{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559761103825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761103826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:22 2019 " "Processing started: Wed Jun 05 21:58:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761103826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559761103826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559761103826 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559761104087 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1559761104088 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1559761104088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559761104167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559761104172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559761104381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559761104399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559761104597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559761104828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559761104829 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1559761104833 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1559761104833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559761104834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104836 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1559761104845 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1559761104848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1559761104850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1559761104851 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1559761104862 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1559761104876 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1559761104876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559761104890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559761105023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559761105058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559761105067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559761105329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559761105330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559761105358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/labs/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559761105775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559761105775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559761105941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559761105948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559761105948 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559761105971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559761105978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559761106057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559761106182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:26 2019 " "Processing ended: Wed Jun 05 21:58:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559761106220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1559761104167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1559761104172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1559761104381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1559761104399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1559761104597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1559761104828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1559761104829 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1559761104833 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1559761104833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1559761104834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104836 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104845 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1559761104848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 1 0 "Fitter" 0 -1 1559761104851 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1559761105023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1559761105067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1559761105329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1559761105358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/labs/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559761105775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1559761105775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559761105948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1559761105948 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1559761105971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1559761106057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1559761106182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:26 2019 " "Processing ended: Wed Jun 05 21:58:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1559761106220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559761107985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:27 2019 " "Processing started: Wed Jun 05 21:58:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559761107986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559761107987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1559761104167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1559761104172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1559761104381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1559761104399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1559761104597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1559761104828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1559761104829 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1559761104833 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1559761104833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1559761104834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104836 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104845 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1559761104848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 1 0 "Fitter" 0 -1 1559761104851 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1559761105023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1559761105067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1559761105329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1559761105358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/labs/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559761105775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1559761105775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559761105948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1559761105948 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1559761105971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1559761106057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1559761106182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:26 2019 " "Processing ended: Wed Jun 05 21:58:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1559761106220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559761108957 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559761108970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:29 2019 " "Processing ended: Wed Jun 05 21:58:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559761109534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1559761104167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1559761104172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1559761104381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1559761104399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1559761104597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1559761104828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1559761104829 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1559761104833 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1559761104833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1559761104834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104836 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104845 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1559761104848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 1 0 "Fitter" 0 -1 1559761104851 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1559761105023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1559761105067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1559761105329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1559761105358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/labs/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559761105775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1559761105775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559761105948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1559761105948 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1559761105971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1559761106057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1559761106182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:26 2019 " "Processing ended: Wed Jun 05 21:58:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1559761106220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761107985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:27 2019 " "Processing started: Wed Jun 05 21:58:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1559761107986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1559761107987 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1559761108957 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1559761108970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:29 2019 " "Processing ended: Wed Jun 05 21:58:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1559761109534 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559761110403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559761112605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761112607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:30 2019 " "Processing started: Wed Jun 05 21:58:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761112607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559761112607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559761112608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559761113243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559761113759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559761113948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559761113948 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559761114036 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559761114136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559761114185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559761114186 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114187 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559761114189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559761114207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.836 " "Worst-case setup slack is -3.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.836       -24.923 clk  " "   -3.836       -24.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.661 " "Worst-case hold slack is 1.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661         0.000 clk  " "    1.661         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559761114217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559761114220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559761114249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559761114268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559761114268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4513 " "Peak virtual memory: 4513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:34 2019 " "Processing ended: Wed Jun 05 21:58:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761097705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:17 2019 " "Processing started: Wed Jun 05 21:58:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761097707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761097707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761099228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-t1 " "Found design unit 1: test-t1" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559761100177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1559761100177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1559761100361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pLED1 lab3.vhd(11) " "VHDL Signal Declaration warning at lab3.vhd(11): used implicit default value for signal \"pLED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Quartus II" 0 -1 1559761100367 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pLED\[7..2\] lab3.vhd(10) " "Output port \"pLED\[7..2\]\" at lab3.vhd(10) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pHex lab3.vhd(12) " "Output port \"pHex\" at lab3.vhd(12) has no driver" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1559761100370 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[2\] GND " "Pin \"pLED\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[3\] GND " "Pin \"pLED\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[5\] GND " "Pin \"pLED\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[6\] GND " "Pin \"pLED\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[7\] GND " "Pin \"pLED\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[0\] GND " "Pin \"pLED1\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[1\] GND " "Pin \"pLED1\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[2\] GND " "Pin \"pLED1\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[3\] GND " "Pin \"pLED1\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[4\] GND " "Pin \"pLED1\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[5\] GND " "Pin \"pLED1\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[6\] GND " "Pin \"pLED1\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pLED1\[7\] GND " "Pin \"pLED1\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pLED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[0\] GND " "Pin \"pHex\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[1\] GND " "Pin \"pHex\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[2\] GND " "Pin \"pHex\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[3\] GND " "Pin \"pHex\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[4\] GND " "Pin \"pHex\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[5\] GND " "Pin \"pHex\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[6\] GND " "Pin \"pHex\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pHex\[7\] GND " "Pin \"pHex\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559761100883 "|test|pHex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1559761100883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[5\] " "No output dependent on input pin \"pSW\[5\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[6\] " "No output dependent on input pin \"pSW\[6\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[7\] " "No output dependent on input pin \"pSW\[7\]\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|pSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559761100925 "|test|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1559761100925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559761100927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559761100927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1559761100927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:21 2019 " "Processing ended: Wed Jun 05 21:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761101009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761101009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1559761104167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1559761104172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1559761104255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1559761104381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1559761104399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559761104597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1559761104597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1559761104828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1559761104829 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1559761104833 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1559761104833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559761104834 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1559761104834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559761104836 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104845 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lab3.vhd" "" { Text "C:/altera/13.0sp1/labs/lab3.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1559761104848 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1559761104850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 1 0 "Fitter" 0 -1 1559761104851 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1559761104862 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 1 0 "Fitter" 0 -1 1559761104876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1559761104877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761104890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1559761105023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1559761105067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1559761105329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1559761105358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/labs/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559761105775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1559761105775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559761105948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1559761105948 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1559761105971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1559761105978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1559761106057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/labs/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1559761106182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:26 2019 " "Processing ended: Wed Jun 05 21:58:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761106220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1559761106220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761107985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:27 2019 " "Processing started: Wed Jun 05 21:58:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761107986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1559761107986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1559761107987 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1559761108957 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1559761108970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:29 2019 " "Processing ended: Wed Jun 05 21:58:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761109534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1559761109534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1559761112605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559761112607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:58:30 2019 " "Processing started: Wed Jun 05 21:58:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559761112607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1559761112607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1559761112608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Quartus II" 0 0 1559761113243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1559761113759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1559761113948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1559761113948 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 1 0 "Quartus II" 0 -1 1559761114036 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 1 0 "Quartus II" 0 -1 1559761114136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1559761114185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 1 0 "Quartus II" 0 -1 1559761114186 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114187 ""}  } {  } 0 332105 "%1!s!" 1 0 "Quartus II" 0 -1 1559761114187 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Quartus II" 0 0 1559761114189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1559761114207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.836 " "Worst-case setup slack is -3.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.836       -24.923 clk  " "   -3.836       -24.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1559761114210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.661 " "Worst-case hold slack is 1.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661         0.000 clk  " "    1.661         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1559761114214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1559761114217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1559761114220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559761114223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1559761114223 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Quartus II" 0 -1 1559761114249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1559761114268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1559761114268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4513 " "Peak virtual memory: 4513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:58:34 2019 " "Processing ended: Wed Jun 05 21:58:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559761114336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1559761114336 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559761115176 ""}
