<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/impl/gwsynthesis/02_pdm_audio.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/src/02_pdm_audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 13 03:31:25 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>458</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>227</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>80.490(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>29.243</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_31_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>12.024</td>
</tr>
<tr>
<td>2</td>
<td>29.300</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_30_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.967</td>
</tr>
<tr>
<td>3</td>
<td>29.357</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_29_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.910</td>
</tr>
<tr>
<td>4</td>
<td>29.414</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_28_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.853</td>
</tr>
<tr>
<td>5</td>
<td>29.471</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_27_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.796</td>
</tr>
<tr>
<td>6</td>
<td>29.528</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_26_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.739</td>
</tr>
<tr>
<td>7</td>
<td>29.585</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_25_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.682</td>
</tr>
<tr>
<td>8</td>
<td>29.642</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_24_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.625</td>
</tr>
<tr>
<td>9</td>
<td>29.699</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_23_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.568</td>
</tr>
<tr>
<td>10</td>
<td>29.756</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_22_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.511</td>
</tr>
<tr>
<td>11</td>
<td>29.813</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_21_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.454</td>
</tr>
<tr>
<td>12</td>
<td>29.870</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_20_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.397</td>
</tr>
<tr>
<td>13</td>
<td>29.927</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_19_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.340</td>
</tr>
<tr>
<td>14</td>
<td>29.984</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_18_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.283</td>
</tr>
<tr>
<td>15</td>
<td>30.041</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_17_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.226</td>
</tr>
<tr>
<td>16</td>
<td>30.098</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_16_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.169</td>
</tr>
<tr>
<td>17</td>
<td>30.155</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_15_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.112</td>
</tr>
<tr>
<td>18</td>
<td>30.212</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_14_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>19</td>
<td>30.269</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.998</td>
</tr>
<tr>
<td>20</td>
<td>30.326</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.941</td>
</tr>
<tr>
<td>21</td>
<td>30.383</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_11_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.884</td>
</tr>
<tr>
<td>22</td>
<td>30.440</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_10_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.827</td>
</tr>
<tr>
<td>23</td>
<td>30.497</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.770</td>
</tr>
<tr>
<td>24</td>
<td>30.554</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.713</td>
</tr>
<tr>
<td>25</td>
<td>30.611</td>
<td>note_index_5_s0/Q</td>
<td>phase_accumulator_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.656</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>div_cnt_2_s0/Q</td>
<td>div_cnt_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>tempo_cnt_0_s0/Q</td>
<td>tempo_cnt_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>div_cnt_1_s0/Q</td>
<td>div_cnt_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.712</td>
<td>phase_accumulator_23_s0/Q</td>
<td>sine_rom_sine_rom_0_3_s/AD[5]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.866</td>
</tr>
<tr>
<td>5</td>
<td>0.714</td>
<td>note_index_0_s0/Q</td>
<td>note_index_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>tempo_cnt_2_s0/Q</td>
<td>tempo_cnt_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>tempo_cnt_6_s0/Q</td>
<td>tempo_cnt_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>tempo_cnt_8_s0/Q</td>
<td>tempo_cnt_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>tempo_cnt_12_s0/Q</td>
<td>tempo_cnt_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>tempo_cnt_14_s0/Q</td>
<td>tempo_cnt_14_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>tempo_cnt_18_s0/Q</td>
<td>tempo_cnt_18_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>tempo_cnt_20_s0/Q</td>
<td>tempo_cnt_20_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.731</td>
<td>phase_accumulator_20_s0/Q</td>
<td>phase_accumulator_20_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>14</td>
<td>0.731</td>
<td>phase_accumulator_24_s0/Q</td>
<td>phase_accumulator_24_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>15</td>
<td>0.731</td>
<td>phase_accumulator_26_s0/Q</td>
<td>phase_accumulator_26_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>16</td>
<td>0.731</td>
<td>phase_accumulator_30_s0/Q</td>
<td>phase_accumulator_30_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>17</td>
<td>0.733</td>
<td>phase_accumulator_29_s0/Q</td>
<td>sine_rom_sine_rom_0_3_s/AD[11]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>18</td>
<td>0.733</td>
<td>phase_accumulator_28_s0/Q</td>
<td>sine_rom_sine_rom_0_3_s/AD[10]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>19</td>
<td>0.733</td>
<td>note_index_2_s0/Q</td>
<td>note_index_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>20</td>
<td>0.738</td>
<td>note_index_6_s0/Q</td>
<td>note_index_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.738</td>
</tr>
<tr>
<td>21</td>
<td>0.852</td>
<td>pdm_acc_1_s0/Q</td>
<td>pdm_acc_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>22</td>
<td>0.852</td>
<td>pdm_acc_3_s0/Q</td>
<td>pdm_acc_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>23</td>
<td>0.852</td>
<td>pdm_acc_7_s0/Q</td>
<td>pdm_acc_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>24</td>
<td>0.852</td>
<td>pdm_acc_9_s0/Q</td>
<td>pdm_acc_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>25</td>
<td>0.852</td>
<td>pdm_acc_13_s0/Q</td>
<td>pdm_acc_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>tempo_cnt_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>tempo_cnt_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>note_index_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phase_accumulator_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>15.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/COUT</td>
</tr>
<tr>
<td>15.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n168_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n168_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>n167_s/CIN</td>
</tr>
<tr>
<td>15.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n167_s/COUT</td>
</tr>
<tr>
<td>15.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>n166_s/CIN</td>
</tr>
<tr>
<td>15.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">n166_s/COUT</td>
</tr>
<tr>
<td>15.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>n165_s/CIN</td>
</tr>
<tr>
<td>16.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n165_s/COUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>n164_s/CIN</td>
</tr>
<tr>
<td>16.600</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n164_s/SUM</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>phase_accumulator_31_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>phase_accumulator_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.594, 29.891%; route: 7.972, 66.298%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>15.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/COUT</td>
</tr>
<tr>
<td>15.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n168_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n168_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>n167_s/CIN</td>
</tr>
<tr>
<td>15.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n167_s/COUT</td>
</tr>
<tr>
<td>15.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>n166_s/CIN</td>
</tr>
<tr>
<td>15.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">n166_s/COUT</td>
</tr>
<tr>
<td>15.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>n165_s/CIN</td>
</tr>
<tr>
<td>16.543</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n165_s/SUM</td>
</tr>
<tr>
<td>16.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.537, 29.557%; route: 7.972, 66.613%; tC2Q: 0.458, 3.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>15.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/COUT</td>
</tr>
<tr>
<td>15.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n168_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n168_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>n167_s/CIN</td>
</tr>
<tr>
<td>15.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n167_s/COUT</td>
</tr>
<tr>
<td>15.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>n166_s/CIN</td>
</tr>
<tr>
<td>16.486</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">n166_s/SUM</td>
</tr>
<tr>
<td>16.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>phase_accumulator_29_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>phase_accumulator_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.480, 29.220%; route: 7.972, 66.932%; tC2Q: 0.458, 3.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>15.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/COUT</td>
</tr>
<tr>
<td>15.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n168_s/CIN</td>
</tr>
<tr>
<td>15.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n168_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>n167_s/CIN</td>
</tr>
<tr>
<td>16.429</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n167_s/SUM</td>
</tr>
<tr>
<td>16.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>phase_accumulator_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.423, 28.879%; route: 7.972, 67.254%; tC2Q: 0.458, 3.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>15.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/COUT</td>
</tr>
<tr>
<td>15.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n168_s/CIN</td>
</tr>
<tr>
<td>16.372</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">n168_s/SUM</td>
</tr>
<tr>
<td>16.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>phase_accumulator_27_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>phase_accumulator_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.366, 28.535%; route: 7.972, 67.579%; tC2Q: 0.458, 3.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>15.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/COUT</td>
</tr>
<tr>
<td>15.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/CIN</td>
</tr>
<tr>
<td>16.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/SUM</td>
</tr>
<tr>
<td>16.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>phase_accumulator_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.309, 28.188%; route: 7.972, 67.907%; tC2Q: 0.458, 3.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>15.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/COUT</td>
</tr>
<tr>
<td>15.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>n170_s/CIN</td>
</tr>
<tr>
<td>16.258</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n170_s/SUM</td>
</tr>
<tr>
<td>16.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>phase_accumulator_25_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>phase_accumulator_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.252, 27.838%; route: 7.972, 68.238%; tC2Q: 0.458, 3.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>15.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/COUT</td>
</tr>
<tr>
<td>15.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/CIN</td>
</tr>
<tr>
<td>16.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/SUM</td>
</tr>
<tr>
<td>16.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>phase_accumulator_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.195, 27.484%; route: 7.972, 68.573%; tC2Q: 0.458, 3.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>15.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/COUT</td>
</tr>
<tr>
<td>15.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][B]</td>
<td>n172_s/CIN</td>
</tr>
<tr>
<td>16.144</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">n172_s/SUM</td>
</tr>
<tr>
<td>16.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>phase_accumulator_23_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>phase_accumulator_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.138, 27.127%; route: 7.972, 68.911%; tC2Q: 0.458, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>15.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/COUT</td>
</tr>
<tr>
<td>15.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[2][A]</td>
<td>n173_s/CIN</td>
</tr>
<tr>
<td>16.087</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">n173_s/SUM</td>
</tr>
<tr>
<td>16.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>phase_accumulator_22_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>phase_accumulator_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.081, 26.766%; route: 7.972, 69.252%; tC2Q: 0.458, 3.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/COUT</td>
</tr>
<tr>
<td>15.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][B]</td>
<td>n174_s/CIN</td>
</tr>
<tr>
<td>16.030</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">n174_s/SUM</td>
</tr>
<tr>
<td>16.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>phase_accumulator_21_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>phase_accumulator_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 26.402%; route: 7.972, 69.597%; tC2Q: 0.458, 4.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/COUT</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/CIN</td>
</tr>
<tr>
<td>15.973</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/SUM</td>
</tr>
<tr>
<td>15.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>phase_accumulator_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.967, 26.034%; route: 7.972, 69.945%; tC2Q: 0.458, 4.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>15.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][B]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">n176_s/SUM</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>phase_accumulator_19_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>phase_accumulator_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.910, 25.662%; route: 7.972, 70.296%; tC2Q: 0.458, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>15.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>15.859</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">n177_s/SUM</td>
</tr>
<tr>
<td>15.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>phase_accumulator_18_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>phase_accumulator_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.853, 25.286%; route: 7.972, 70.652%; tC2Q: 0.458, 4.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>15.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n178_s/SUM</td>
</tr>
<tr>
<td>15.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>phase_accumulator_17_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>phase_accumulator_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.796, 24.907%; route: 7.972, 71.010%; tC2Q: 0.458, 4.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>15.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>15.745</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n179_s/SUM</td>
</tr>
<tr>
<td>15.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>phase_accumulator_16_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>phase_accumulator_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 24.524%; route: 7.972, 71.373%; tC2Q: 0.458, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>15.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>15.688</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>15.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>phase_accumulator_15_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>phase_accumulator_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.682, 24.136%; route: 7.972, 71.739%; tC2Q: 0.458, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>15.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>15.631</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n181_s/SUM</td>
</tr>
<tr>
<td>15.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>phase_accumulator_14_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>phase_accumulator_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.625, 23.745%; route: 7.972, 72.109%; tC2Q: 0.458, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>15.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>15.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n182_s/SUM</td>
</tr>
<tr>
<td>15.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>phase_accumulator_13_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>phase_accumulator_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.568, 23.350%; route: 7.972, 72.482%; tC2Q: 0.458, 4.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>14.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>14.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>15.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n183_s/SUM</td>
</tr>
<tr>
<td>15.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>phase_accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>phase_accumulator_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.511, 22.951%; route: 7.972, 72.860%; tC2Q: 0.458, 4.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>14.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>15.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>15.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>phase_accumulator_11_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>phase_accumulator_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.454, 22.547%; route: 7.972, 73.242%; tC2Q: 0.458, 4.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>15.403</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">n185_s/SUM</td>
</tr>
<tr>
<td>15.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>phase_accumulator_10_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>phase_accumulator_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.397, 22.139%; route: 7.972, 73.627%; tC2Q: 0.458, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>15.346</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">n186_s/SUM</td>
</tr>
<tr>
<td>15.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">phase_accumulator_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>phase_accumulator_9_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>phase_accumulator_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.340, 21.727%; route: 7.972, 74.017%; tC2Q: 0.458, 4.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>14.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/COUT</td>
</tr>
<tr>
<td>14.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>n187_s/CIN</td>
</tr>
<tr>
<td>15.289</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">n187_s/SUM</td>
</tr>
<tr>
<td>15.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>phase_accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>phase_accumulator_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.283, 21.311%; route: 7.972, 74.411%; tC2Q: 0.458, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>note_index_5_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">note_index_5_s0/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>6.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>note_1_s307/S0</td>
</tr>
<tr>
<td>11.725</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">note_1_s307/O</td>
</tr>
<tr>
<td>11.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>note_1_s302/I1</td>
</tr>
<tr>
<td>11.888</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">note_1_s302/O</td>
</tr>
<tr>
<td>11.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>note_1_s257/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">note_1_s257/O</td>
</tr>
<tr>
<td>13.834</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>n194_s/I1</td>
</tr>
<tr>
<td>14.384</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">n194_s/COUT</td>
</tr>
<tr>
<td>14.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>n193_s/CIN</td>
</tr>
<tr>
<td>14.441</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">n193_s/COUT</td>
</tr>
<tr>
<td>14.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>n192_s/CIN</td>
</tr>
<tr>
<td>14.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">n192_s/COUT</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td>n191_s/CIN</td>
</tr>
<tr>
<td>14.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">n191_s/COUT</td>
</tr>
<tr>
<td>14.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][B]</td>
<td>n190_s/CIN</td>
</tr>
<tr>
<td>14.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">n190_s/COUT</td>
</tr>
<tr>
<td>14.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>n189_s/CIN</td>
</tr>
<tr>
<td>14.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">n189_s/COUT</td>
</tr>
<tr>
<td>14.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>n188_s/CIN</td>
</tr>
<tr>
<td>15.232</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">n188_s/SUM</td>
</tr>
<tr>
<td>15.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">phase_accumulator_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>phase_accumulator_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.226, 20.890%; route: 7.972, 74.809%; tC2Q: 0.458, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>n9_s0/I2</td>
</tr>
<tr>
<td>5.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">n9_s0/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>tempo_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>n53_s2/I0</td>
</tr>
<tr>
<td>5.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>tempo_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>tempo_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>n10_s0/I1</td>
</tr>
<tr>
<td>5.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">n10_s0/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>phase_accumulator_23_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_23_s0/Q</td>
</tr>
<tr>
<td>5.382</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_3_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
<tr>
<td>4.671</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 61.489%; tC2Q: 0.333, 38.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>note_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>note_index_0_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>306</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">note_index_0_s0/Q</td>
</tr>
<tr>
<td>4.858</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n113_s2/I0</td>
</tr>
<tr>
<td>5.230</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">note_index_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>note_index_0_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>note_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>tempo_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C35[1][A]</td>
<td>n51_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">n51_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>tempo_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>tempo_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>tempo_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_6_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>tempo_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>tempo_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>tempo_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td>n45_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">n45_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>tempo_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>tempo_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>tempo_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_12_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>tempo_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>tempo_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>tempo_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_14_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td>n39_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>tempo_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>tempo_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>tempo_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C38[0][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">tempo_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>tempo_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>tempo_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>tempo_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tempo_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>tempo_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_20_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">tempo_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>tempo_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>tempo_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_20_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n175_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n175_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>phase_accumulator_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_24_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n171_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n171_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>phase_accumulator_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n169_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n169_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">phase_accumulator_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>phase_accumulator_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>n165_s/I1</td>
</tr>
<tr>
<td>5.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n165_s/SUM</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">phase_accumulator_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>phase_accumulator_29_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">phase_accumulator_29_s0/Q</td>
</tr>
<tr>
<td>5.404</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_3_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
<tr>
<td>4.671</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.428%; tC2Q: 0.333, 37.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>phase_accumulator_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>phase_accumulator_28_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">phase_accumulator_28_s0/Q</td>
</tr>
<tr>
<td>5.404</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">sine_rom_sine_rom_0_3_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s/CLK</td>
</tr>
<tr>
<td>4.671</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>sine_rom_sine_rom_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.428%; tC2Q: 0.333, 37.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>note_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>note_index_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>305</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">note_index_2_s0/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C28[1][A]</td>
<td>n111_s/I1</td>
</tr>
<tr>
<td>5.250</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n111_s/SUM</td>
</tr>
<tr>
<td>5.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">note_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>note_index_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>note_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>note_index_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>note_index_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>note_index_6_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">note_index_6_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n107_s/I1</td>
</tr>
<tr>
<td>5.255</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n107_s/SUM</td>
</tr>
<tr>
<td>5.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">note_index_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>note_index_6_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>note_index_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.391%; route: 0.011, 1.440%; tC2Q: 0.333, 45.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>pdm_acc_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_1_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>n227_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">n227_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>pdm_acc_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>pdm_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>pdm_acc_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_3_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>n225_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">n225_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>pdm_acc_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>pdm_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pdm_acc_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_7_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>n221_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n221_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pdm_acc_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pdm_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>pdm_acc_9_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_9_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>n219_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n219_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" font-weight:bold;">pdm_acc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>pdm_acc_9_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>pdm_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>pdm_acc_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pdm_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>pdm_acc_13_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_13_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td>n215_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">n215_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">pdm_acc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>pdm_acc_13_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>pdm_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ce_4_8mhz_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tempo_cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>tempo_cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>tempo_cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tempo_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>tempo_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>tempo_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>note_index_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>note_index_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>note_index_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>note_index_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>note_index_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>note_index_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_accumulator_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_accumulator_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_accumulator_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>306</td>
<td>note_index[0]</td>
<td>31.199</td>
<td>3.390</td>
</tr>
<tr>
<td>305</td>
<td>note_index[1]</td>
<td>31.467</td>
<td>3.540</td>
</tr>
<tr>
<td>305</td>
<td>note_index[2]</td>
<td>31.646</td>
<td>3.032</td>
</tr>
<tr>
<td>305</td>
<td>note_index[3]</td>
<td>30.281</td>
<td>4.632</td>
</tr>
<tr>
<td>153</td>
<td>note_index[4]</td>
<td>30.002</td>
<td>5.776</td>
</tr>
<tr>
<td>90</td>
<td>clk_24mhz</td>
<td>29.243</td>
<td>0.262</td>
</tr>
<tr>
<td>77</td>
<td>note_index[5]</td>
<td>29.243</td>
<td>6.673</td>
</tr>
<tr>
<td>53</td>
<td>ce_4_8mhz</td>
<td>38.149</td>
<td>3.602</td>
</tr>
<tr>
<td>39</td>
<td>note_index[6]</td>
<td>33.112</td>
<td>2.489</td>
</tr>
<tr>
<td>25</td>
<td>n28_3</td>
<td>34.156</td>
<td>1.469</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C17</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C36</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C18</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C22</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C25</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C23</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C37</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C38</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C24</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C21</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
