Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 18:23:54 2023
| Host         : BB304-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file signalAcquire_timing_summary_routed.rpt -pb signalAcquire_timing_summary_routed.pb -rpx signalAcquire_timing_summary_routed.rpx -warn_on_violation
| Design       : signalAcquire
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.912        0.000                      0                  116        0.154        0.000                      0                  116        9.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.912        0.000                      0                  116        0.154        0.000                      0                  116        9.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.912ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cusw/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.126ns (23.354%)  route 3.695ns (76.646%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 25.002 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 r  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.089     8.064    cusw/state[0]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.153     8.217 r  cusw/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.742     8.959    dpsw/shortCounterInstantiation/FSM_sequential_state_reg[3]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.331     9.290 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.312     9.602    dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.553    10.279    cusw/FSM_sequential_state_reg[3]_1[0]
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.572    25.002    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.429    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.205    25.191    cusw/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                 14.912    

Slack (MET) :             14.975ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cusw/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.126ns (23.657%)  route 3.634ns (76.343%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 r  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.089     8.064    cusw/state[0]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.153     8.217 r  cusw/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.742     8.959    dpsw/shortCounterInstantiation/FSM_sequential_state_reg[3]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.331     9.290 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.312     9.602    dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.491    10.217    cusw/FSM_sequential_state_reg[3]_1[0]
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573    25.003    cusw/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.429    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X36Y40         FDRE (Setup_fdre_C_CE)      -0.205    25.192    cusw/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                 14.975    

Slack (MET) :             15.045ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cusw/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.126ns (23.703%)  route 3.624ns (76.297%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 r  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.089     8.064    cusw/state[0]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.153     8.217 r  cusw/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.742     8.959    dpsw/shortCounterInstantiation/FSM_sequential_state_reg[3]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.331     9.290 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.312     9.602    dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.482    10.208    cusw/FSM_sequential_state_reg[3]_1[0]
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573    25.003    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.454    25.457    
                         clock uncertainty           -0.035    25.422    
    SLICE_X38Y40         FDRE (Setup_fdre_C_CE)      -0.169    25.253    cusw/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 15.045    

Slack (MET) :             15.045ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cusw/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.126ns (23.703%)  route 3.624ns (76.297%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 r  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.089     8.064    cusw/state[0]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.153     8.217 r  cusw/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.742     8.959    dpsw/shortCounterInstantiation/FSM_sequential_state_reg[3]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.331     9.290 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.312     9.602    dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_7_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.726 r  dpsw/shortCounterInstantiation/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.482    10.208    cusw/FSM_sequential_state_reg[3]_1[0]
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573    25.003    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.454    25.457    
                         clock uncertainty           -0.035    25.422    
    SLICE_X38Y40         FDRE (Setup_fdre_C_CE)      -0.169    25.253    cusw/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 15.045    

Slack (MET) :             15.499ns  (required time - arrival time)
  Source:                 dpsw/shortCounterInstantiation/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 2.001ns (46.109%)  route 2.339ns (53.891%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.748     5.455    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.419     5.874 r  dpsw/shortCounterInstantiation/tmp_reg[5]/Q
                         net (fo=2, routed)           0.701     6.575    dpsw/shortCounterInstantiation/tmp_reg_n_0_[5]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.406 r  dpsw/shortCounterInstantiation/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    dpsw/shortCounterInstantiation/plusOp_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  dpsw/shortCounterInstantiation/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    dpsw/shortCounterInstantiation/plusOp_carry__1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  dpsw/shortCounterInstantiation/plusOp_carry__2/O[1]
                         net (fo=1, routed)           1.074     8.928    cusw/tmp_reg[15][1]
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.303     9.231 r  cusw/tmp[14]_i_1/O
                         net (fo=1, routed)           0.564     9.795    dpsw/shortCounterInstantiation/tmp_reg[15]_1[14]
    SLICE_X37Y40         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573    25.003    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[14]/C
                         clock pessimism              0.429    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)       -0.103    25.294    dpsw/shortCounterInstantiation/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         25.294    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 15.499    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 dpsw/shortCounterInstantiation/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.819ns (46.184%)  route 2.120ns (53.816%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.748     5.455    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.419     5.874 r  dpsw/shortCounterInstantiation/tmp_reg[5]/Q
                         net (fo=2, routed)           0.701     6.575    dpsw/shortCounterInstantiation/tmp_reg_n_0_[5]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.406 r  dpsw/shortCounterInstantiation/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    dpsw/shortCounterInstantiation/plusOp_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.645 r  dpsw/shortCounterInstantiation/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.944     8.589    cusw/tmp_reg[12][2]
    SLICE_X36Y40         LUT5 (Prop_lut5_I4_O)        0.330     8.919 r  cusw/tmp[11]_i_1/O
                         net (fo=1, routed)           0.475     9.394    dpsw/shortCounterInstantiation/tmp_reg[15]_1[11]
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573    25.003    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[11]/C
                         clock pessimism              0.429    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.283    25.114    dpsw/shortCounterInstantiation/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         25.114    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 15.720    

Slack (MET) :             15.814ns  (required time - arrival time)
  Source:                 dpsw/longCounterInstantiation/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/longCounterInstantiation/tmp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 2.241ns (53.315%)  route 1.962ns (46.685%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.749     5.456    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.419     5.875 r  dpsw/longCounterInstantiation/tmp_reg[1]/Q
                         net (fo=2, routed)           0.972     6.848    dpsw/longCounterInstantiation/tmp_reg_n_0_[1]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.660 r  dpsw/longCounterInstantiation/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.660    dpsw/longCounterInstantiation/plusOp_carry_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  dpsw/longCounterInstantiation/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.777    dpsw/longCounterInstantiation/plusOp_carry__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  dpsw/longCounterInstantiation/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    dpsw/longCounterInstantiation/plusOp_carry__1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  dpsw/longCounterInstantiation/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.011    dpsw/longCounterInstantiation/plusOp_carry__2_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  dpsw/longCounterInstantiation/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.128    dpsw/longCounterInstantiation/plusOp_carry__3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.347 r  dpsw/longCounterInstantiation/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.990     9.336    cusw/tmp_reg[23][0]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.323     9.659 r  cusw/tmp[21]_i_1/O
                         net (fo=1, routed)           0.000     9.659    dpsw/longCounterInstantiation/D[21]
    SLICE_X43Y39         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.574    25.004    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[21]/C
                         clock pessimism              0.430    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.075    25.474    dpsw/longCounterInstantiation/tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         25.474    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 15.814    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/regFileInstantiation/r0/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.642ns (16.576%)  route 3.231ns (83.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 f  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.296     8.271    cusw/state[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.395 r  cusw/q[15]_i_1/O
                         net (fo=16, routed)          0.935     9.330    dpsw/regFileInstantiation/r0/q_reg[15]_0[0]
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571    25.001    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[3]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X42Y36         FDRE (Setup_fdre_C_CE)      -0.169    25.189    dpsw/regFileInstantiation/r0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/regFileInstantiation/r0/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.642ns (16.576%)  route 3.231ns (83.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 f  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.296     8.271    cusw/state[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.395 r  cusw/q[15]_i_1/O
                         net (fo=16, routed)          0.935     9.330    dpsw/regFileInstantiation/r0/q_reg[15]_0[0]
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571    25.001    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[4]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X42Y36         FDRE (Setup_fdre_C_CE)      -0.169    25.189    dpsw/regFileInstantiation/r0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/regFileInstantiation/r0/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.642ns (16.576%)  route 3.231ns (83.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 f  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          2.296     8.271    cusw/state[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.395 r  cusw/q[15]_i_1/O
                         net (fo=16, routed)          0.935     9.330    dpsw/regFileInstantiation/r0/q_reg[15]_0[0]
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571    25.001    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[5]/C
                         clock pessimism              0.392    25.393    
                         clock uncertainty           -0.035    25.358    
    SLICE_X42Y36         FDRE (Setup_fdre_C_CE)      -0.169    25.189    dpsw/regFileInstantiation/r0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 btnPressed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  btnPressed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  btnPressed_reg[2]/Q
                         net (fo=2, routed)           0.102     1.781    btnPressed_reg_n_0_[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  trigger_i_1/O
                         net (fo=1, routed)           0.000     1.826    trigger_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     2.055    clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  trigger_reg/C
                         clock pessimism             -0.504     1.551    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.672    trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 btnLast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btnPressed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.541    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  btnLast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.682 f  btnLast_reg[0]/Q
                         net (fo=1, routed)           0.155     1.837    btnLast[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.882 r  btnPressed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    btnPressed[0]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  btnPressed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.057    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  btnPressed_reg[0]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091     1.647    btnPressed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 btnLast_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btnPressed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  btnLast_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  btnLast_reg[1]/Q
                         net (fo=1, routed)           0.186     1.865    btnLast[1]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.910 r  btnPressed[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    btnPressed[1]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  btnPressed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     2.055    clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  btnPressed_reg[1]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     1.674    btnPressed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dpsw/rfCounterInstantiation/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/rfCounterInstantiation/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.539    dpsw/rfCounterInstantiation/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  dpsw/rfCounterInstantiation/tmp_reg[0]/Q
                         net (fo=6, routed)           0.170     1.850    dpsw/rfCounterInstantiation/Q[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I3_O)        0.043     1.893 r  dpsw/rfCounterInstantiation/tmp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.893    dpsw/rfCounterInstantiation/tmp[3]_i_2_n_0
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.056    dpsw/rfCounterInstantiation/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.107     1.646    dpsw/rfCounterInstantiation/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 btnPressed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btnPressed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  btnPressed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  btnPressed_reg[2]/Q
                         net (fo=2, routed)           0.167     1.846    btnPressed_reg_n_0_[2]
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  btnPressed[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    btnPressed[2]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  btnPressed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     2.055    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  btnPressed_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.091     1.629    btnPressed_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpsw/rfCounterInstantiation/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/rfCounterInstantiation/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.539    dpsw/rfCounterInstantiation/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  dpsw/rfCounterInstantiation/tmp_reg[0]/Q
                         net (fo=6, routed)           0.170     1.850    dpsw/rfCounterInstantiation/Q[0]
    SLICE_X39Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  dpsw/rfCounterInstantiation/tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    dpsw/rfCounterInstantiation/tmp[2]_i_1__0_n_0
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.056    dpsw/rfCounterInstantiation/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  dpsw/rfCounterInstantiation/tmp_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.631    dpsw/rfCounterInstantiation/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.081%)  route 0.204ns (51.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.204     1.883    cusw/Q[0]
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.048     1.931 r  cusw/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.931    dpsw/shortCounterInstantiation/tmp_reg[15]_1[10]
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     2.055    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[10]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.659    dpsw/shortCounterInstantiation/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dpsw/longCounterInstantiation/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/longCounterInstantiation/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  dpsw/longCounterInstantiation/tmp_reg[0]/Q
                         net (fo=3, routed)           0.180     1.860    cusw/tmp_reg[0]_0[0]
    SLICE_X41Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  cusw/tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    dpsw/longCounterInstantiation/D[0]
    SLICE_X41Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.054    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[0]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.091     1.629    dpsw/longCounterInstantiation/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cusw/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cusw/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.539    cusw/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  cusw/FSM_sequential_state_reg[3]/Q
                         net (fo=35, routed)          0.197     1.877    cusw/Q[2]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.922 r  cusw/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.000     1.922    cusw/state__0[3]
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.056    cusw/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.091     1.630    cusw/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.795%)  route 0.220ns (54.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.220     1.899    cusw/Q[0]
    SLICE_X36Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.944 r  cusw/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    dpsw/shortCounterInstantiation/tmp_reg[15]_1[1]
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     2.053    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[1]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.091     1.643    dpsw/shortCounterInstantiation/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y40   btnLast_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y38   btnLast_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y38   btnLast_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y39   btnPressed_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y38   btnPressed_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y38   btnPressed_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y38   trigger_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y40   cusw/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y38   cusw/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y40   btnLast_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y40   btnLast_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38   btnLast_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38   btnLast_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y38   btnLast_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y38   btnLast_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   btnPressed_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   btnPressed_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y38   btnPressed_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y38   btnPressed_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y40   btnLast_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y40   btnLast_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38   btnLast_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y38   btnLast_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y38   btnLast_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y38   btnLast_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   btnPressed_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y39   btnPressed_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y38   btnPressed_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y38   btnPressed_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.571ns (48.439%)  route 4.866ns (51.561%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.753     5.460    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.916 f  dpsw/regFileInstantiation/r0/q_reg[9]/Q
                         net (fo=3, routed)           1.019     6.935    dpsw/regFileInstantiation/r0/q[9]
    SLICE_X41Y41         LUT5 (Prop_lut5_I2_O)        0.152     7.087 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.962     8.049    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_4_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.326     8.375 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.826     9.201    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.124     9.325 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.059    11.384    reg0Magnitude_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513    14.897 r  reg0Magnitude_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.897    reg0Magnitude[2]
    K16                                                               r  reg0Magnitude[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 4.297ns (50.710%)  route 4.177ns (49.290%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.749     5.456    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.974 f  dpsw/regFileInstantiation/r0/q_reg[3]/Q
                         net (fo=4, routed)           1.152     7.126    dpsw/regFileInstantiation/r0/q[3]
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.250 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.815     8.065    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.189 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.210    10.399    reg0Magnitude_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    13.930 r  reg0Magnitude_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.930    reg0Magnitude[0]
    M14                                                               r  reg0Magnitude[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.287ns (51.670%)  route 4.010ns (48.330%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.749     5.456    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.974 f  dpsw/regFileInstantiation/r0/q_reg[5]/Q
                         net (fo=4, routed)           1.126     7.100    dpsw/regFileInstantiation/r0/q[5]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.960     8.184    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.924    10.232    reg0Magnitude_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         3.521    13.753 r  reg0Magnitude_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.753    reg0Magnitude[3]
    J16                                                               r  reg0Magnitude[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.305ns (52.812%)  route 3.847ns (47.188%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.753     5.460    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.978 f  dpsw/regFileInstantiation/r0/q_reg[15]/Q
                         net (fo=5, routed)           0.965     6.944    dpsw/regFileInstantiation/r0/q[15]
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.068 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.818     7.885    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     8.009 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.073    reg0Magnitude_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    13.612 r  reg0Magnitude_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.612    reg0Magnitude[1]
    M15                                                               r  reg0Magnitude[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.299ns (53.970%)  route 3.666ns (46.030%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.935 f  cusw/FSM_sequential_state_reg[2]/Q
                         net (fo=31, routed)          1.160     7.095    cusw/Q[1]
    SLICE_X39Y37         LUT4 (Prop_lut4_I1_O)        0.295     7.390 r  cusw/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.506     9.896    an7606cs_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    13.422 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000    13.422    an7606cs
    V16                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.264ns (58.632%)  route 3.008ns (41.368%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.975 f  cusw/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.180     7.155    cusw/state[0]
    SLICE_X39Y37         LUT4 (Prop_lut4_I2_O)        0.124     7.279 r  cusw/an7606reset_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.828     9.107    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622    12.729 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000    12.729    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.195ns (58.004%)  route 3.037ns (41.996%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.913 r  cusw/FSM_sequential_state_reg[3]/Q
                         net (fo=35, routed)          1.211     7.124    cusw/Q[2]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.248 r  cusw/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826     9.074    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    12.689 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000    12.689    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.340ns (60.472%)  route 2.837ns (39.528%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.750     5.457    cusw/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  cusw/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.935 f  cusw/FSM_sequential_state_reg[2]/Q
                         net (fo=31, routed)          1.155     7.090    cusw/Q[1]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.295     7.385 r  cusw/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.682     9.067    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    12.634 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000    12.634    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.431ns (71.642%)  route 0.567ns (28.358%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.541    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.705 f  dpsw/regFileInstantiation/r0/q_reg[8]/Q
                         net (fo=2, routed)           0.115     1.820    dpsw/regFileInstantiation/r0/q[8]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.317    reg0Magnitude_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.539 r  reg0Magnitude_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.539    reg0Magnitude[3]
    J16                                                               r  reg0Magnitude[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.426ns (67.918%)  route 0.674ns (32.082%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.541    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.682 f  dpsw/regFileInstantiation/r0/q_reg[11]/Q
                         net (fo=4, routed)           0.182     1.864    dpsw/regFileInstantiation/r0/q[11]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.401    reg0Magnitude_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.641 r  reg0Magnitude_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.641    reg0Magnitude[1]
    M15                                                               r  reg0Magnitude[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.501ns (70.942%)  route 0.615ns (29.058%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.224     1.903    cusw/Q[0]
    SLICE_X39Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  cusw/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.339    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.654 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.654    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.508ns (71.034%)  route 0.615ns (28.966%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.224     1.903    cusw/Q[0]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.948 r  cusw/an7606reset_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.339    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.661 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000     3.661    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.454ns (67.728%)  route 0.693ns (32.272%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.363     2.042    cusw/Q[0]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.045     2.087 r  cusw/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     2.417    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.685 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.418ns (65.263%)  route 0.755ns (34.737%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.541    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.682 f  dpsw/regFileInstantiation/r0/q_reg[11]/Q
                         net (fo=4, routed)           0.181     1.863    dpsw/regFileInstantiation/r0/q[11]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.482    reg0Magnitude_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.714 r  reg0Magnitude_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.714    reg0Magnitude[0]
    M14                                                               r  reg0Magnitude[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpsw/regFileInstantiation/r0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg0Magnitude[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.445ns (66.232%)  route 0.737ns (33.768%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.541    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.682 f  dpsw/regFileInstantiation/r0/q_reg[10]/Q
                         net (fo=3, routed)           0.109     1.791    dpsw/regFileInstantiation/r0/q[10]
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.130     1.966    dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.011 r  dpsw/regFileInstantiation/r0/reg0Magnitude_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.509    reg0Magnitude_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     3.723 r  reg0Magnitude_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.723    reg0Magnitude[2]
    K16                                                               r  reg0Magnitude[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cusw/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.413ns (57.019%)  route 1.065ns (42.981%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.538    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  cusw/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.362     2.041    cusw/Q[0]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.045     2.086 r  cusw/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.703     2.789    an7606cs_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     4.016 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.016    an7606cs
    V16                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.601ns (33.645%)  route 3.157ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.185     4.758    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.601ns (33.645%)  route 3.157ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.185     4.758    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.601ns (33.645%)  route 3.157ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.185     4.758    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.601ns (33.645%)  route 3.157ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.185     4.758    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cusw/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.666ns  (logic 1.601ns (34.309%)  route 3.065ns (65.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.093     4.666    cusw/SR[0]
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.572     5.002    cusw/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  cusw/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.601ns (34.617%)  route 3.023ns (65.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.051     4.624    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573     5.003    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.601ns (34.617%)  route 3.023ns (65.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.051     4.624    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573     5.003    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/shortCounterInstantiation/tmp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.601ns (34.650%)  route 3.019ns (65.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.047     4.620    dpsw/shortCounterInstantiation/SR[0]
    SLICE_X37Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.573     5.003    dpsw/shortCounterInstantiation/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  dpsw/shortCounterInstantiation/tmp_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/longCounterInstantiation/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 1.601ns (34.694%)  route 3.013ns (65.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.041     4.614    dpsw/longCounterInstantiation/SR[0]
    SLICE_X43Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            dpsw/longCounterInstantiation/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 1.601ns (34.694%)  route 3.013ns (65.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           1.972     3.449    dpsw/longCounterInstantiation/resetn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.573 r  dpsw/longCounterInstantiation/FSM_sequential_state[3]_i_1/O
                         net (fo=64, routed)          1.041     4.614    dpsw/longCounterInstantiation/SR[0]
    SLICE_X43Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.571     5.001    dpsw/longCounterInstantiation/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  dpsw/longCounterInstantiation/tmp_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606data[12]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.306ns (47.328%)  route 0.341ns (52.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  an7606data[12] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[12]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  an7606data_IBUF[12]_inst/O
                         net (fo=1, routed)           0.341     0.647    dpsw/regFileInstantiation/r0/q_reg[15]_1[12]
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[12]/C

Slack:                    inf
  Source:                 an7606data[8]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.279ns (42.008%)  route 0.385ns (57.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  an7606data[8] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[8]
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  an7606data_IBUF[8]_inst/O
                         net (fo=1, routed)           0.385     0.664    dpsw/regFileInstantiation/r0/q_reg[15]_1[8]
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[8]/C

Slack:                    inf
  Source:                 an7606data[11]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.287ns (41.825%)  route 0.399ns (58.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  an7606data[11] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[11]
    U13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[11]_inst/O
                         net (fo=1, routed)           0.399     0.687    dpsw/regFileInstantiation/r0/q_reg[15]_1[11]
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[11]/C

Slack:                    inf
  Source:                 an7606data[9]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.276ns (40.164%)  route 0.411ns (59.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  an7606data[9] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  an7606data_IBUF[9]_inst/O
                         net (fo=1, routed)           0.411     0.687    dpsw/regFileInstantiation/r0/q_reg[15]_1[9]
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[9]/C

Slack:                    inf
  Source:                 an7606data[13]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.300ns (43.448%)  route 0.390ns (56.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  an7606data[13] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[13]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  an7606data_IBUF[13]_inst/O
                         net (fo=1, routed)           0.390     0.690    dpsw/regFileInstantiation/r0/q_reg[15]_1[13]
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[13]/C

Slack:                    inf
  Source:                 an7606data[4]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.292ns (41.758%)  route 0.408ns (58.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  an7606data[4] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  an7606data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.408     0.700    dpsw/regFileInstantiation/r0/q_reg[15]_1[4]
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.054    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[4]/C

Slack:                    inf
  Source:                 an7606data[5]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.296ns (42.141%)  route 0.406ns (57.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  an7606data[5] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[5]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  an7606data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.406     0.701    dpsw/regFileInstantiation/r0/q_reg[15]_1[5]
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     2.054    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[5]/C

Slack:                    inf
  Source:                 an7606data[10]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.287ns (40.725%)  route 0.417ns (59.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  an7606data[10] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[10]_inst/O
                         net (fo=1, routed)           0.417     0.704    dpsw/regFileInstantiation/r0/q_reg[15]_1[10]
    SLICE_X40Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[10]/C

Slack:                    inf
  Source:                 an7606data[14]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.318ns (44.879%)  route 0.391ns (55.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  an7606data[14] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[14]
    U12                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  an7606data_IBUF[14]_inst/O
                         net (fo=1, routed)           0.391     0.709    dpsw/regFileInstantiation/r0/q_reg[15]_1[14]
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[14]/C

Slack:                    inf
  Source:                 an7606data[15]
                            (input port)
  Destination:            dpsw/regFileInstantiation/r0/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.309ns (41.376%)  route 0.438ns (58.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  an7606data[15] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[15]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  an7606data_IBUF[15]_inst/O
                         net (fo=1, routed)           0.438     0.747    dpsw/regFileInstantiation/r0/q_reg[15]_1[15]
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.058    dpsw/regFileInstantiation/r0/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dpsw/regFileInstantiation/r0/q_reg[15]/C





