3,42c3,25
< 0xfffffffc
< 0x00000bad
< 0x00000001
< 0x00000000
< 0x00000000
< 0x00000001
< 0x0000eec5
< 0x0000aa80
< 0xfeedeec5
< 0x0000ffff
< 0x00005555
< 0x00010000
< 0xffffffde
< 0xffffffad
< 0xffffffed
< 0xdeadbeef
< 0xfeedeec5
< 0x000000de
< 0x000000ad
< 0x000000ed
< 0xaa0000ff
< 0xaa00aaff
< 0xbadc0de5
< 0xc0de5bad
< 0x00feedee
< 0xfffeedee
< 0xb9c9fcaa
< 0x4411e0e0
< 0x4411e0e0
< 0xbacc0cc5
< 0xfefdefe5
< 0x4431e320
< 0x0102101a
< 0x00000000
< 0x00000001
< Emulating EXIT syscall, terminating simulation
< 
< Total Cycles: 520
< IMEM stall cycles: 157
< DMEM stall cycles: 2
---
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000000| 0x14000094: BNE		$zero,		$zero,		0x00000254
> ALU (op=1) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000004| 0x2404fffc: ADDIU		$a0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000008| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xfffffffcALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
44c27,48389
< Insts.Fetched: 361
---
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000000c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000000c from 0x0000000c op 0x00000000
> Read MEM[0x0000000c] Stalled in cycle 17
> Read MEM[0x0000000c] = 0x00000000
> Presumptive RS read: 0x0000000c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000000c from 0x0000000c op 0x00000000
> Read MEM[0x0000000c] = 0x24040bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000000c| 0x24040bad: ADDIU		$a0,		$zero		0x00000bad
> ALU (op=0) computed 0x00000bad from 0x00000000 op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000010| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000badALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000014 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000014 from 0x00000014 op 0x00000000
> Read MEM[0x00000014] Stalled in cycle 28
> Read MEM[0x00000014] = 0x00000000
> Presumptive RS read: 0x00000014 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000014 from 0x00000014 op 0x00000000
> Read MEM[0x00000014] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000014| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000018| 0x29040bad: SLTI		$a0,		$t0		0x00000bad
> ALU (op=6) computed 0x00000001 from 0xfffffffc op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000001c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000001ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000020 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000020 from 0x00000020 op 0x00000000
> Read MEM[0x00000020] Stalled in cycle 41
> Read MEM[0x00000020] = 0x00000000
> Presumptive RS read: 0x00000020 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000020 from 0x00000020 op 0x00000000
> Read MEM[0x00000020] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000020| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000024| 0x29048000: SLTI		$a0,		$t0		0x00008000
> ALU (op=6) computed 0x00000000 from 0xfffffffc op 0xffff8000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000028| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000002c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000002c from 0x0000002c op 0x00000000
> Read MEM[0x0000002c] Stalled in cycle 54
> Read MEM[0x0000002c] = 0x00000000
> Presumptive RS read: 0x0000002c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000002c from 0x0000002c op 0x00000000
> Read MEM[0x0000002c] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000002c| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000030| 0x2d040bad: SLTIU		$a0,		$t0		0x00000bad
> ALU (op=7) computed 0x00000000 from 0xfffffffc op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000034| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000038 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000038 from 0x00000038 op 0x00000000
> Read MEM[0x00000038] Stalled in cycle 67
> Read MEM[0x00000038] = 0x00000000
> Presumptive RS read: 0x00000038 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000038 from 0x00000038 op 0x00000000
> Read MEM[0x00000038] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000038| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x0000003c| 0x2d04ffff: SLTIU		$a0,		$t0		0x0000ffff
> ALU (op=7) computed 0x00000001 from 0xfffffffc op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000040| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000001ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000044 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000044 from 0x00000044 op 0x00000000
> Read MEM[0x00000044] Stalled in cycle 80
> Read MEM[0x00000044] = 0x00000000
> Presumptive RS read: 0x00000044 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000044 from 0x00000044 op 0x00000000
> Read MEM[0x00000044] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000044| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000048| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000004c| 0x3104ffff: ANDI		$a0,		$t0		0x0000ffff
> ALU (op=2) computed 0xffffeec5 from 0xffffeec5 op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000050| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffeec5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000054 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000054 from 0x00000054 op 0x00000000
> Read MEM[0x00000054] Stalled in cycle 95
> Read MEM[0x00000054] = 0x00000000
> Presumptive RS read: 0x00000054 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000054 from 0x00000054 op 0x00000000
> Read MEM[0x00000054] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000054| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000058| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000005c| 0x3104aaaa: ANDI		$a0,		$t0		0x0000aaaa
> ALU (op=2) computed 0xffffaa80 from 0xffffeec5 op 0xffffaaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000060| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffaa80ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000064 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000064 from 0x00000064 op 0x00000000
> Read MEM[0x00000064] Stalled in cycle 110
> Read MEM[0x00000064] = 0x00000000
> Presumptive RS read: 0x00000064 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000064 from 0x00000064 op 0x00000000
> Read MEM[0x00000064] = 0x3c08feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000064| 0x3c08feed: LUI		$t0,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000008
> Decoding 0x00000068| 0x3504eec5: ORI		$a0,		$t0		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000006c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffeec5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000070 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000070 from 0x00000070 op 0x00000000
> Read MEM[0x00000070] Stalled in cycle 123
> Read MEM[0x00000070] = 0x00000000
> Presumptive RS read: 0x00000070 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000070 from 0x00000070 op 0x00000000
> Read MEM[0x00000070] = 0x3408aaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000070| 0x3408aaaa: ORI		$t0,		$zero		0x0000aaaa
> ALU (op=3) computed 0xffffaaaa from 0x00000000 op 0xffffaaaa
> Presumptive RS read: 0xffffaaaa from register 0x00000008
> Decoding 0x00000074| 0x35045555: ORI		$a0,		$t0		0x00005555
> ALU (op=3) computed 0xffffffff from 0xffffaaaa op 0x00005555
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000078| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffffffALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000007c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000007c from 0x0000007c op 0x00000000
> Read MEM[0x0000007c] Stalled in cycle 136
> Read MEM[0x0000007c] = 0x00000000
> Presumptive RS read: 0x0000007c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000007c from 0x0000007c op 0x00000000
> Read MEM[0x0000007c] = 0x3408aaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000007c| 0x3408aaaa: ORI		$t0,		$zero		0x0000aaaa
> ALU (op=3) computed 0xffffaaaa from 0x00000000 op 0xffffaaaa
> Presumptive RS read: 0xffffaaaa from register 0x00000008
> Decoding 0x00000080| 0x3904ffff: XORI		$a0,		$t0		0x0000ffff
> ALU (op=5) computed 0x00005555 from 0xffffaaaa op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000084| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00005555ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000088 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000088 from 0x00000088 op 0x00000000
> Read MEM[0x00000088] Stalled in cycle 149
> Read MEM[0x00000088] = 0x00000000
> Presumptive RS read: 0x00000088 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000088 from 0x00000088 op 0x00000000
> Read MEM[0x00000088] = 0x3c040001
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000088| 0x3c040001: LUI		$a0,		0x00000001
> ALU (op=11) computed 0x00010000 from 0x00000000 op 0x00000001
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000008c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00010000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000090 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000090 from 0x00000090 op 0x00000000
> Read MEM[0x00000090] Stalled in cycle 160
> Read MEM[0x00000090] = 0x00000000
> Presumptive RS read: 0x00000090 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000090 from 0x00000090 op 0x00000000
> Read MEM[0x00000090] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000090| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000094| 0x81040000: LB 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] Stalled in cycle 165
> Read MEM[0x00002000] = 0x00000000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000094| 0x81040000: LB 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0xffffffde
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000098| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000009c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000009c from 0x0000009c op 0x00000000
> Read MEM[0x0000009c] Stalled in cycle 174
> Read MEM[0x0000009c] = 0x00000000
> Presumptive RS read: 0x0000009c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000009c from 0x0000009c op 0x00000000
> Read MEM[0x0000009c] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000009c| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000a0| 0x81040001: LB 		$a0,		0x00000001	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0xffffffde
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000a4| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000a8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000a8 from 0x000000a8 op 0x00000000
> Read MEM[0x000000a8] Stalled in cycle 187
> Read MEM[0x000000a8] = 0x00000000
> Presumptive RS read: 0x000000a8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000a8 from 0x000000a8 op 0x00000000
> Read MEM[0x000000a8] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000a8| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000ac| 0x25080008: ADDIU		$t0,		$t0		0x00000008
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000b0| 0x8104fffd: LB 		$a0,		0x0000fffd	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> Read MEM[0x00002027] Stalled in cycle 194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000b0| 0x8104fffd: LB 		$a0,		0x0000fffd	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000b4| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000b8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000b8 from 0x000000b8 op 0x00000000
> Read MEM[0x000000b8] Stalled in cycle 203
> Read MEM[0x000000b8] = 0x00000000
> Presumptive RS read: 0x000000b8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000b8 from 0x000000b8 op 0x00000000
> Read MEM[0x000000b8] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000b8| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000bc| 0x8d040000: LW 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0xdeadbeef
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000c0| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000c4 from 0x000000c4 op 0x00000000
> Read MEM[0x000000c4] Stalled in cycle 216
> Read MEM[0x000000c4] = 0x00000000
> Presumptive RS read: 0x000000c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000c4 from 0x000000c4 op 0x00000000
> Read MEM[0x000000c4] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000c4| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000c8| 0x25080008: ADDIU		$t0,		$t0		0x00000008
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 1999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 2999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 3999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 4999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 5999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 6999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7191
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7192
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7193
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7194
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7195
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7196
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7197
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7198
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7199
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7200
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7201
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7202
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7203
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7204
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7205
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7206
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7207
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7208
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7209
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7210
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7211
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7212
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7213
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7214
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7215
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7216
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7217
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7218
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7219
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7220
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7221
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7222
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7223
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7224
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7225
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7226
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7227
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7228
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7229
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7230
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7231
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7232
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7233
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7234
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7235
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7236
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7237
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7238
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7239
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7240
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7241
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7242
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7243
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7244
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7245
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7246
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7247
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7248
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7249
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7250
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7251
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7252
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7253
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7254
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7255
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7256
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7257
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7258
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7259
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7260
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7261
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7262
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7263
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7264
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7265
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7266
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7267
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7268
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7269
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7270
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7271
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7272
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7273
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7274
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7275
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7276
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7277
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7278
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7279
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7280
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7281
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7282
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7283
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7284
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7285
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7286
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7287
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7288
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7289
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7290
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7291
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7292
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7293
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7294
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7295
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7296
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7297
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7298
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7299
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7300
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7301
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7302
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7303
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7304
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7305
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7306
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7307
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7308
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7309
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7310
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7311
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7312
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7313
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7314
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7315
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7316
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7317
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7318
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7319
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7320
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7321
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7322
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7323
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7324
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7325
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7326
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7327
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7328
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7329
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7330
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7331
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7332
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7333
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7334
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7335
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7336
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7337
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7338
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7339
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7340
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7341
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7342
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7343
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7344
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7345
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7346
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7347
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7348
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7349
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7350
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7351
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7352
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7353
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7354
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7355
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7356
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7357
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7358
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7359
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7360
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7361
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7362
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7363
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7364
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7365
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7366
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7367
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7368
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7369
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7370
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7371
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7372
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7373
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7374
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7375
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7376
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7377
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7378
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7379
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7380
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7381
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7382
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7383
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7384
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7385
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7386
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7387
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7388
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7389
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7390
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7391
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7392
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7393
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7394
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7395
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7396
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7397
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7398
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7399
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7400
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7401
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7402
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7403
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7404
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7405
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7406
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7407
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7408
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7409
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7410
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7411
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7412
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7413
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7414
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7415
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7416
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7417
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7418
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7419
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7420
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7421
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7422
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7423
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7424
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7425
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7426
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7427
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7428
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7429
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7430
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7431
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7432
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7433
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7434
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7435
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7436
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7437
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7438
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7439
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7440
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7441
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7442
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7443
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7444
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7445
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7446
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7447
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7448
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7449
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7450
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7451
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7452
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7453
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7454
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7455
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7456
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7457
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7458
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7459
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7460
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7461
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7462
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7463
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7464
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7465
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7466
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7467
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7468
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7469
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7470
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7471
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7472
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7473
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7474
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7475
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7476
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7477
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7478
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7479
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7480
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7481
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7482
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7483
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7484
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7485
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7486
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7487
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7488
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7489
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7490
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7491
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7492
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7493
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7494
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7495
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7496
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7497
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7498
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7499
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7500
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7501
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7502
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7503
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7504
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7505
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7506
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7507
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7508
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7509
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7510
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7511
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7512
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7513
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7514
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7515
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7516
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7517
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7518
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7519
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7520
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7521
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7522
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7523
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7524
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7525
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7526
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7527
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7528
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7529
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7530
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7531
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7532
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7533
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7534
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7535
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7536
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7537
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7538
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7539
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7540
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7541
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7542
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7543
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7544
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7545
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7546
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7547
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7548
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7549
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7550
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7551
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7552
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7553
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7554
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7555
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7556
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7557
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7558
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7559
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7560
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7561
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7562
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7563
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7564
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7565
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7566
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7567
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7568
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7569
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7570
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7571
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7572
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7573
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7574
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7575
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7576
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7577
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7578
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7579
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7580
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7581
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7582
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7583
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7584
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7585
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7586
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7587
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7588
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7589
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7590
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7591
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7592
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7593
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7594
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7595
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7596
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7597
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7598
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7599
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7600
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7601
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7602
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7603
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7604
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7605
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7606
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7607
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7608
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7609
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7610
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7611
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7612
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7613
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7614
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7615
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7616
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7617
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7618
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7619
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7620
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7621
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7622
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7623
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7624
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7625
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7626
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7627
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7628
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7629
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7630
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7631
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7632
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7633
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7634
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7635
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7636
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7637
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7638
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7639
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7640
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7641
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7642
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7643
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7644
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7645
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7646
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7647
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7648
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7649
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7650
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7651
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7652
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7653
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7654
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7655
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7656
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7657
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7658
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7659
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7660
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7661
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7662
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7663
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7664
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7665
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7666
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7667
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7668
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7669
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7670
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7671
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7672
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7673
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7674
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7675
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7676
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7677
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7678
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7679
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7680
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7681
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7682
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7683
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7684
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7685
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7686
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7687
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7688
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7689
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7690
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7691
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7692
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7693
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7694
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7695
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7696
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7697
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7698
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7699
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7700
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7701
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7702
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7703
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7704
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7705
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7706
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7707
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7708
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7709
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7710
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7711
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7712
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7713
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7714
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7715
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7716
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7717
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7718
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7719
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7720
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7721
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7722
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7723
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7724
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7725
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7726
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7727
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7728
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7729
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7730
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7731
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7732
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7733
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7734
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7735
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7736
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7737
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7738
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7739
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7740
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7741
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7742
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7743
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7744
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7745
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7746
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7747
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7748
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7749
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7750
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7751
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7752
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7753
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7754
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7755
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7756
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7757
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7758
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7759
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7760
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7761
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7762
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7763
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7764
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7765
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7766
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7767
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7768
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7769
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7770
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7771
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7772
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7773
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7774
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7775
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7776
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7777
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7778
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7779
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7780
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7781
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7782
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7783
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7784
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7785
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7786
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7787
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7788
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7789
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7790
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7791
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7792
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7793
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7794
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7795
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7796
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7797
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7798
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7799
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7800
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7801
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7802
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7803
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7804
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7805
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7806
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7807
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7808
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7809
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7810
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7811
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7812
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7813
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7814
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7815
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7816
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7817
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7818
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7819
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7820
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7821
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7822
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7823
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7824
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7825
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7826
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7827
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7828
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7829
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7830
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7831
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7832
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7833
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7834
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7835
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7836
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7837
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7838
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7839
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7840
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7841
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7842
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7843
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7844
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7845
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7846
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7847
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7848
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7849
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7850
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7851
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7852
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7853
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7854
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7855
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7856
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7857
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7858
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7859
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7860
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7861
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7862
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7863
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7864
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7865
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7866
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7867
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7868
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7869
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7870
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7871
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7872
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7873
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7874
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7875
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7876
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7877
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7878
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7879
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7880
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7881
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7882
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7883
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7884
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7885
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7886
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7887
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7888
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7889
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7890
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7891
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7892
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7893
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7894
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7895
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7896
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7897
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7898
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7899
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7900
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7901
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7902
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7903
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7904
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7905
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7906
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7907
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7908
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7909
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7910
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7911
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7912
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7913
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7914
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7915
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7916
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7917
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7918
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7919
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7920
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7921
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7922
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7923
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7924
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7925
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7926
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7927
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7928
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7929
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7930
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7931
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7932
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7933
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7934
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7935
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7936
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7937
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7938
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7939
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7940
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7941
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7942
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7943
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7944
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7945
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7946
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7947
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7948
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7949
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7950
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7951
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7952
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7953
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7954
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7955
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7956
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7957
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7958
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7959
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7960
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7961
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7962
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7963
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7964
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7965
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7966
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7967
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7968
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7969
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7970
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7971
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7972
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7973
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7974
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7975
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7976
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7977
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7978
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7979
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7980
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7981
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7982
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7983
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7984
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7985
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7986
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7987
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7988
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7989
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7990
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7991
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7992
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7993
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7994
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7995
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7996
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7997
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7998
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 7999
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8000
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8001
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8002
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8003
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8004
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8005
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8006
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8007
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8008
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8009
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8010
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8011
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8012
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8013
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8014
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8015
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8016
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8017
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8018
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8019
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8020
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8021
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8022
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8023
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8024
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8025
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8026
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8027
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8028
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8029
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8030
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8031
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8032
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8033
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8034
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8035
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8036
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8037
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8038
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8039
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8040
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8041
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8042
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8043
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8044
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8045
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8046
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8047
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8048
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8049
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8050
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8051
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8052
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8053
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8054
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8055
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8056
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8057
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8058
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8059
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8060
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8061
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8062
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8063
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8064
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8065
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8066
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8067
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8068
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8069
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8070
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8071
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8072
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8073
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8074
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8075
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8076
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8077
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8078
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8079
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8080
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8081
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8082
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8083
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8084
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8085
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8086
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8087
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8088
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8089
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8090
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8091
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8092
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8093
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8094
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8095
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8096
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8097
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8098
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8099
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8100
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8101
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8102
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8103
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8104
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8105
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8106
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8107
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8108
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8109
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8110
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8111
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8112
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8113
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8114
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8115
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8116
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8117
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8118
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8119
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8120
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8121
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8122
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8123
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8124
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8125
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8126
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8127
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8128
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8129
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8130
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8131
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8132
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8133
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8134
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8135
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8136
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8137
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8138
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8139
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8140
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8141
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8142
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8143
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8144
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8145
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8146
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8147
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8148
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8149
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8150
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8151
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8152
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8153
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8154
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8155
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8156
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8157
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8158
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8159
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8160
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8161
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8162
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8163
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8164
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8165
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8166
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8167
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8168
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8169
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8170
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8171
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8172
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8173
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8174
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8175
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8176
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8177
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8178
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8179
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8180
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8181
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8182
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8183
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8184
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8185
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8186
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8187
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8188
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8189
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8190
> Read MEM[0x00002027] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002027 from 0x00002008 op 0x0000001f
> DMEM UNALIGNED ACCESS ERROR on LW: Address =  0x2027
> Read MEM[0x00002027] Stalled in cycle 8191
> Read MEM[0x00002027] = 0x00000000
> 
> Total Cycles: 8192
> IMEM stall cycles: 58
> DMEM stall cycles: 7987
> 
> Insts.Fetched: 147
46c48391
< Insts.Completed: 361
---
> Insts.Completed: 147
48,53c48393,48398
< 	Insts.Loads: 12
< 	Insts.Stores: 4
< 	Insts.ALU Ops: 142
< 	Insts.Boolean Ops: 61
< 	Insts.Control Ops: 71
< 	Insts.SYSCALLs: 71
---
> 	Insts.Loads: -12
> 	Insts.Stores: 0
> 	Insts.ALU Ops: 65
> 	Insts.Boolean Ops: 13
> 	Insts.Control Ops: 49
> 	Insts.SYSCALLs: 32
