
esp_last.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000333c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f00  08003448  08003448  00013448  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004348  08004348  00014348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800434c  0800434c  0001434c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08004350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000c34  20000088  080043d4  00020088  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000cbc  080043d4  00020cbc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017b64  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000323d  00000000  00000000  00037c11  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000664e  00000000  00000000  0003ae4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000990  00000000  00000000  000414a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000eb0  00000000  00000000  00041e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006d37  00000000  00000000  00042ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003532  00000000  00000000  00049a17  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004cf49  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001f98  00000000  00000000  0004cfc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08003430 	.word	0x08003430

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08003430 	.word	0x08003430

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <HAL_InitTick+0x3c>)
{
 8000160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	7818      	ldrb	r0, [r3, #0]
 8000164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000168:	fbb3 f3f0 	udiv	r3, r3, r0
 800016c:	4a0b      	ldr	r2, [pc, #44]	; (800019c <HAL_InitTick+0x40>)
 800016e:	6810      	ldr	r0, [r2, #0]
 8000170:	fbb0 f0f3 	udiv	r0, r0, r3
 8000174:	f000 f89e 	bl	80002b4 <HAL_SYSTICK_Config>
 8000178:	4604      	mov	r4, r0
 800017a:	b958      	cbnz	r0, 8000194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017c:	2d0f      	cmp	r5, #15
 800017e:	d809      	bhi.n	8000194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000180:	4602      	mov	r2, r0
 8000182:	4629      	mov	r1, r5
 8000184:	f04f 30ff 	mov.w	r0, #4294967295
 8000188:	f000 f854 	bl	8000234 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <HAL_InitTick+0x44>)
 800018e:	4620      	mov	r0, r4
 8000190:	601d      	str	r5, [r3, #0]
 8000192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000194:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	2000001c 	.word	0x2000001c
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 f82d 	bl	8000210 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f002 fa68 	bl	8002690 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200004c8 	.word	0x200004c8
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200004c8 	.word	0x200004c8

080001ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001ec:	b538      	push	{r3, r4, r5, lr}
 80001ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001f0:	f7ff fff6 	bl	80001e0 <HAL_GetTick>
 80001f4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001f6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001f8:	bf1e      	ittt	ne
 80001fa:	4b04      	ldrne	r3, [pc, #16]	; (800020c <HAL_Delay+0x20>)
 80001fc:	781b      	ldrbne	r3, [r3, #0]
 80001fe:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000200:	f7ff ffee 	bl	80001e0 <HAL_GetTick>
 8000204:	1b40      	subs	r0, r0, r5
 8000206:	4284      	cmp	r4, r0
 8000208:	d8fa      	bhi.n	8000200 <HAL_Delay+0x14>
  {
  }
}
 800020a:	bd38      	pop	{r3, r4, r5, pc}
 800020c:	20000000 	.word	0x20000000

08000210 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000210:	4a07      	ldr	r2, [pc, #28]	; (8000230 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000212:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000214:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000216:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800021a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800021e:	041b      	lsls	r3, r3, #16
 8000220:	0c1b      	lsrs	r3, r3, #16
 8000222:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800022a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800022c:	60d3      	str	r3, [r2, #12]
 800022e:	4770      	bx	lr
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000234:	4b17      	ldr	r3, [pc, #92]	; (8000294 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000236:	b530      	push	{r4, r5, lr}
 8000238:	68dc      	ldr	r4, [r3, #12]
 800023a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800023e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000242:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000244:	2b04      	cmp	r3, #4
 8000246:	bf28      	it	cs
 8000248:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800024c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000250:	bf98      	it	ls
 8000252:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000254:	fa05 f303 	lsl.w	r3, r5, r3
 8000258:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800025c:	bf88      	it	hi
 800025e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000260:	4019      	ands	r1, r3
 8000262:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000264:	fa05 f404 	lsl.w	r4, r5, r4
 8000268:	3c01      	subs	r4, #1
 800026a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800026c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800026e:	ea42 0201 	orr.w	r2, r2, r1
 8000272:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000276:	bfaf      	iteee	ge
 8000278:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	4b06      	ldrlt	r3, [pc, #24]	; (8000298 <HAL_NVIC_SetPriority+0x64>)
 800027e:	f000 000f 	andlt.w	r0, r0, #15
 8000282:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000284:	bfa5      	ittet	ge
 8000286:	b2d2      	uxtbge	r2, r2
 8000288:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000292:	bd30      	pop	{r4, r5, pc}
 8000294:	e000ed00 	.word	0xe000ed00
 8000298:	e000ed14 	.word	0xe000ed14

0800029c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800029c:	2301      	movs	r3, #1
 800029e:	0942      	lsrs	r2, r0, #5
 80002a0:	f000 001f 	and.w	r0, r0, #31
 80002a4:	fa03 f000 	lsl.w	r0, r3, r0
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_NVIC_EnableIRQ+0x14>)
 80002aa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80002ae:	4770      	bx	lr
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002b4:	3801      	subs	r0, #1
 80002b6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002ba:	d20a      	bcs.n	80002d2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002bc:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002be:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c0:	4a06      	ldr	r2, [pc, #24]	; (80002dc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002c2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002c8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ca:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002cc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002d2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	e000e010 	.word	0xe000e010
 80002dc:	e000ed00 	.word	0xe000ed00

080002e0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002e0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80002e4:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002e6:	2b02      	cmp	r3, #2
 80002e8:	d003      	beq.n	80002f2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80002ea:	2304      	movs	r3, #4
 80002ec:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80002ee:	2001      	movs	r0, #1
 80002f0:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002f2:	6803      	ldr	r3, [r0, #0]
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	f022 020e 	bic.w	r2, r2, #14
 80002fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	f022 0201 	bic.w	r2, r2, #1
 8000302:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000304:	4a18      	ldr	r2, [pc, #96]	; (8000368 <HAL_DMA_Abort_IT+0x88>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d01f      	beq.n	800034a <HAL_DMA_Abort_IT+0x6a>
 800030a:	3214      	adds	r2, #20
 800030c:	4293      	cmp	r3, r2
 800030e:	d01e      	beq.n	800034e <HAL_DMA_Abort_IT+0x6e>
 8000310:	3214      	adds	r2, #20
 8000312:	4293      	cmp	r3, r2
 8000314:	d01d      	beq.n	8000352 <HAL_DMA_Abort_IT+0x72>
 8000316:	3214      	adds	r2, #20
 8000318:	4293      	cmp	r3, r2
 800031a:	d01d      	beq.n	8000358 <HAL_DMA_Abort_IT+0x78>
 800031c:	3214      	adds	r2, #20
 800031e:	4293      	cmp	r3, r2
 8000320:	d01d      	beq.n	800035e <HAL_DMA_Abort_IT+0x7e>
 8000322:	3214      	adds	r2, #20
 8000324:	4293      	cmp	r3, r2
 8000326:	bf0c      	ite	eq
 8000328:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800032c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000330:	4a0e      	ldr	r2, [pc, #56]	; (800036c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000332:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000334:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000336:	2301      	movs	r3, #1
 8000338:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800033c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800033e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000342:	b17b      	cbz	r3, 8000364 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000344:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000346:	4620      	mov	r0, r4
 8000348:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800034a:	2301      	movs	r3, #1
 800034c:	e7f0      	b.n	8000330 <HAL_DMA_Abort_IT+0x50>
 800034e:	2310      	movs	r3, #16
 8000350:	e7ee      	b.n	8000330 <HAL_DMA_Abort_IT+0x50>
 8000352:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000356:	e7eb      	b.n	8000330 <HAL_DMA_Abort_IT+0x50>
 8000358:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800035c:	e7e8      	b.n	8000330 <HAL_DMA_Abort_IT+0x50>
 800035e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000362:	e7e5      	b.n	8000330 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000364:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000366:	bd10      	pop	{r4, pc}
 8000368:	40020008 	.word	0x40020008
 800036c:	40020000 	.word	0x40020000

08000370 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000370:	4a11      	ldr	r2, [pc, #68]	; (80003b8 <FLASH_SetErrorCode+0x48>)
 8000372:	68d3      	ldr	r3, [r2, #12]
 8000374:	f013 0310 	ands.w	r3, r3, #16
 8000378:	d005      	beq.n	8000386 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800037a:	4910      	ldr	r1, [pc, #64]	; (80003bc <FLASH_SetErrorCode+0x4c>)
 800037c:	69cb      	ldr	r3, [r1, #28]
 800037e:	f043 0302 	orr.w	r3, r3, #2
 8000382:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000384:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000386:	68d2      	ldr	r2, [r2, #12]
 8000388:	0750      	lsls	r0, r2, #29
 800038a:	d506      	bpl.n	800039a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800038c:	490b      	ldr	r1, [pc, #44]	; (80003bc <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800038e:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000392:	69ca      	ldr	r2, [r1, #28]
 8000394:	f042 0201 	orr.w	r2, r2, #1
 8000398:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800039a:	4a07      	ldr	r2, [pc, #28]	; (80003b8 <FLASH_SetErrorCode+0x48>)
 800039c:	69d1      	ldr	r1, [r2, #28]
 800039e:	07c9      	lsls	r1, r1, #31
 80003a0:	d508      	bpl.n	80003b4 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80003a2:	4806      	ldr	r0, [pc, #24]	; (80003bc <FLASH_SetErrorCode+0x4c>)
 80003a4:	69c1      	ldr	r1, [r0, #28]
 80003a6:	f041 0104 	orr.w	r1, r1, #4
 80003aa:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80003ac:	69d1      	ldr	r1, [r2, #28]
 80003ae:	f021 0101 	bic.w	r1, r1, #1
 80003b2:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80003b4:	60d3      	str	r3, [r2, #12]
 80003b6:	4770      	bx	lr
 80003b8:	40022000 	.word	0x40022000
 80003bc:	200004d0 	.word	0x200004d0

080003c0 <HAL_FLASH_EndOfOperationCallback>:
 80003c0:	4770      	bx	lr

080003c2 <HAL_FLASH_OperationErrorCallback>:
{
 80003c2:	4770      	bx	lr

080003c4 <HAL_FLASH_IRQHandler>:
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80003c4:	4b42      	ldr	r3, [pc, #264]	; (80004d0 <HAL_FLASH_IRQHandler+0x10c>)
{
 80003c6:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80003c8:	68da      	ldr	r2, [r3, #12]
 80003ca:	4c42      	ldr	r4, [pc, #264]	; (80004d4 <HAL_FLASH_IRQHandler+0x110>)
 80003cc:	f012 0f10 	tst.w	r2, #16
 80003d0:	d102      	bne.n	80003d8 <HAL_FLASH_IRQHandler+0x14>
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	075a      	lsls	r2, r3, #29
 80003d6:	d50a      	bpl.n	80003ee <HAL_FLASH_IRQHandler+0x2a>
    pFlash.Address = 0xFFFFFFFFU;
 80003d8:	f04f 33ff 	mov.w	r3, #4294967295
    addresstmp = pFlash.Address;
 80003dc:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 80003de:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 80003e0:	f7ff ffc6 	bl	8000370 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 80003e4:	4628      	mov	r0, r5
 80003e6:	f7ff ffec 	bl	80003c2 <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80003ea:	2300      	movs	r3, #0
 80003ec:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80003ee:	4d38      	ldr	r5, [pc, #224]	; (80004d0 <HAL_FLASH_IRQHandler+0x10c>)
 80003f0:	68eb      	ldr	r3, [r5, #12]
 80003f2:	069b      	lsls	r3, r3, #26
 80003f4:	d518      	bpl.n	8000428 <HAL_FLASH_IRQHandler+0x64>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80003f6:	2320      	movs	r3, #32
 80003f8:	60eb      	str	r3, [r5, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 80003fa:	7823      	ldrb	r3, [r4, #0]
 80003fc:	b1a3      	cbz	r3, 8000428 <HAL_FLASH_IRQHandler+0x64>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 80003fe:	7823      	ldrb	r3, [r4, #0]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d127      	bne.n	8000454 <HAL_FLASH_IRQHandler+0x90>
        pFlash.DataRemaining--;
 8000404:	6863      	ldr	r3, [r4, #4]
 8000406:	3b01      	subs	r3, #1
 8000408:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 800040a:	6863      	ldr	r3, [r4, #4]
 800040c:	b1db      	cbz	r3, 8000446 <HAL_FLASH_IRQHandler+0x82>
          addresstmp = pFlash.Address;
 800040e:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8000410:	f7ff ffd6 	bl	80003c0 <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8000414:	68a0      	ldr	r0, [r4, #8]
 8000416:	f500 6080 	add.w	r0, r0, #1024	; 0x400
          pFlash.Address = addresstmp;
 800041a:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800041c:	692b      	ldr	r3, [r5, #16]
 800041e:	f023 0302 	bic.w	r3, r3, #2
 8000422:	612b      	str	r3, [r5, #16]
          FLASH_PageErase(addresstmp);
 8000424:	f000 f858 	bl	80004d8 <FLASH_PageErase>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8000428:	7823      	ldrb	r3, [r4, #0]
 800042a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 800042e:	b94b      	cbnz	r3, 8000444 <HAL_FLASH_IRQHandler+0x80>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8000430:	4b27      	ldr	r3, [pc, #156]	; (80004d0 <HAL_FLASH_IRQHandler+0x10c>)
 8000432:	691a      	ldr	r2, [r3, #16]
 8000434:	f022 0207 	bic.w	r2, r2, #7
 8000438:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 800043a:	691a      	ldr	r2, [r3, #16]
 800043c:	f422 52a0 	bic.w	r2, r2, #5120	; 0x1400
 8000440:	611a      	str	r2, [r3, #16]
    __HAL_UNLOCK(&pFlash);
 8000442:	7621      	strb	r1, [r4, #24]
 8000444:	bd70      	pop	{r4, r5, r6, pc}
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8000446:	f04f 30ff 	mov.w	r0, #4294967295
 800044a:	60a0      	str	r0, [r4, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800044c:	7023      	strb	r3, [r4, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 800044e:	f7ff ffb7 	bl	80003c0 <HAL_FLASH_EndOfOperationCallback>
 8000452:	e7e9      	b.n	8000428 <HAL_FLASH_IRQHandler+0x64>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8000454:	7823      	ldrb	r3, [r4, #0]
 8000456:	2b02      	cmp	r3, #2
 8000458:	d109      	bne.n	800046e <HAL_FLASH_IRQHandler+0xaa>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800045a:	692b      	ldr	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 800045c:	2000      	movs	r0, #0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800045e:	f023 0304 	bic.w	r3, r3, #4
 8000462:	612b      	str	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8000464:	f7ff ffac 	bl	80003c0 <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8000468:	2300      	movs	r3, #0
 800046a:	7023      	strb	r3, [r4, #0]
 800046c:	e7dc      	b.n	8000428 <HAL_FLASH_IRQHandler+0x64>
        pFlash.DataRemaining--;
 800046e:	6863      	ldr	r3, [r4, #4]
 8000470:	3b01      	subs	r3, #1
 8000472:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 8000474:	6863      	ldr	r3, [r4, #4]
 8000476:	b1d3      	cbz	r3, 80004ae <HAL_FLASH_IRQHandler+0xea>
          pFlash.Address += 2U;
 8000478:	68a3      	ldr	r3, [r4, #8]
 800047a:	3302      	adds	r3, #2
 800047c:	60a3      	str	r3, [r4, #8]
          addresstmp = pFlash.Address;
 800047e:	68a6      	ldr	r6, [r4, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8000480:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8000484:	0c02      	lsrs	r2, r0, #16
 8000486:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048a:	0c0b      	lsrs	r3, r1, #16
 800048c:	e9c4 2304 	strd	r2, r3, [r4, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000490:	692b      	ldr	r3, [r5, #16]
 8000492:	f023 0301 	bic.w	r3, r3, #1
 8000496:	612b      	str	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8000498:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800049c:	2300      	movs	r3, #0
 800049e:	61e3      	str	r3, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80004a0:	692b      	ldr	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 80004a2:	b292      	uxth	r2, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80004a4:	f043 0301 	orr.w	r3, r3, #1
 80004a8:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 80004aa:	8032      	strh	r2, [r6, #0]
 80004ac:	e7bc      	b.n	8000428 <HAL_FLASH_IRQHandler+0x64>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 80004ae:	7823      	ldrb	r3, [r4, #0]
 80004b0:	2b03      	cmp	r3, #3
 80004b2:	d106      	bne.n	80004c2 <HAL_FLASH_IRQHandler+0xfe>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80004b4:	68a0      	ldr	r0, [r4, #8]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 80004b6:	f7ff ff83 	bl	80003c0 <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 80004ba:	f04f 33ff 	mov.w	r3, #4294967295
 80004be:	60a3      	str	r3, [r4, #8]
 80004c0:	e7d2      	b.n	8000468 <HAL_FLASH_IRQHandler+0xa4>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 80004c2:	7823      	ldrb	r3, [r4, #0]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80004c4:	68a0      	ldr	r0, [r4, #8]
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 80004c6:	2b04      	cmp	r3, #4
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80004c8:	bf0c      	ite	eq
 80004ca:	3802      	subeq	r0, #2
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 80004cc:	3806      	subne	r0, #6
 80004ce:	e7f2      	b.n	80004b6 <HAL_FLASH_IRQHandler+0xf2>
 80004d0:	40022000 	.word	0x40022000
 80004d4:	200004d0 	.word	0x200004d0

080004d8 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80004d8:	2200      	movs	r2, #0
 80004da:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <FLASH_PageErase+0x1c>)
 80004dc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <FLASH_PageErase+0x20>)
 80004e0:	691a      	ldr	r2, [r3, #16]
 80004e2:	f042 0202 	orr.w	r2, r2, #2
 80004e6:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80004e8:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80004ea:	691a      	ldr	r2, [r3, #16]
 80004ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80004f0:	611a      	str	r2, [r3, #16]
 80004f2:	4770      	bx	lr
 80004f4:	200004d0 	.word	0x200004d0
 80004f8:	40022000 	.word	0x40022000

080004fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000500:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000502:	4616      	mov	r6, r2
 8000504:	4b65      	ldr	r3, [pc, #404]	; (800069c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000506:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80006ac <HAL_GPIO_Init+0x1b0>
 800050a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80006b0 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800050e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000512:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000514:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000518:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800051c:	45a0      	cmp	r8, r4
 800051e:	d17f      	bne.n	8000620 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000520:	684d      	ldr	r5, [r1, #4]
 8000522:	2d12      	cmp	r5, #18
 8000524:	f000 80af 	beq.w	8000686 <HAL_GPIO_Init+0x18a>
 8000528:	f200 8088 	bhi.w	800063c <HAL_GPIO_Init+0x140>
 800052c:	2d02      	cmp	r5, #2
 800052e:	f000 80a7 	beq.w	8000680 <HAL_GPIO_Init+0x184>
 8000532:	d87c      	bhi.n	800062e <HAL_GPIO_Init+0x132>
 8000534:	2d00      	cmp	r5, #0
 8000536:	f000 808e 	beq.w	8000656 <HAL_GPIO_Init+0x15a>
 800053a:	2d01      	cmp	r5, #1
 800053c:	f000 809e 	beq.w	800067c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000540:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000544:	2cff      	cmp	r4, #255	; 0xff
 8000546:	bf93      	iteet	ls
 8000548:	4682      	movls	sl, r0
 800054a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800054e:	3d08      	subhi	r5, #8
 8000550:	f8d0 b000 	ldrls.w	fp, [r0]
 8000554:	bf92      	itee	ls
 8000556:	00b5      	lslls	r5, r6, #2
 8000558:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800055c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800055e:	fa09 f805 	lsl.w	r8, r9, r5
 8000562:	ea2b 0808 	bic.w	r8, fp, r8
 8000566:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800056a:	bf88      	it	hi
 800056c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000570:	ea48 0505 	orr.w	r5, r8, r5
 8000574:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000578:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800057c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000580:	d04e      	beq.n	8000620 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000582:	4d47      	ldr	r5, [pc, #284]	; (80006a0 <HAL_GPIO_Init+0x1a4>)
 8000584:	4f46      	ldr	r7, [pc, #280]	; (80006a0 <HAL_GPIO_Init+0x1a4>)
 8000586:	69ad      	ldr	r5, [r5, #24]
 8000588:	f026 0803 	bic.w	r8, r6, #3
 800058c:	f045 0501 	orr.w	r5, r5, #1
 8000590:	61bd      	str	r5, [r7, #24]
 8000592:	69bd      	ldr	r5, [r7, #24]
 8000594:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000598:	f005 0501 	and.w	r5, r5, #1
 800059c:	9501      	str	r5, [sp, #4]
 800059e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005a2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005a8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80005ac:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005b0:	fa09 f90b 	lsl.w	r9, r9, fp
 80005b4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005b8:	4d3a      	ldr	r5, [pc, #232]	; (80006a4 <HAL_GPIO_Init+0x1a8>)
 80005ba:	42a8      	cmp	r0, r5
 80005bc:	d068      	beq.n	8000690 <HAL_GPIO_Init+0x194>
 80005be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005c2:	42a8      	cmp	r0, r5
 80005c4:	d066      	beq.n	8000694 <HAL_GPIO_Init+0x198>
 80005c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005ca:	42a8      	cmp	r0, r5
 80005cc:	d064      	beq.n	8000698 <HAL_GPIO_Init+0x19c>
 80005ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80005d2:	42a8      	cmp	r0, r5
 80005d4:	bf0c      	ite	eq
 80005d6:	2503      	moveq	r5, #3
 80005d8:	2504      	movne	r5, #4
 80005da:	fa05 f50b 	lsl.w	r5, r5, fp
 80005de:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80005e2:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005e6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005e8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80005ec:	bf14      	ite	ne
 80005ee:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005f0:	43a5      	biceq	r5, r4
 80005f2:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005f4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005f6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80005fa:	bf14      	ite	ne
 80005fc:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005fe:	43a5      	biceq	r5, r4
 8000600:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000602:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000604:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000608:	bf14      	ite	ne
 800060a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800060c:	43a5      	biceq	r5, r4
 800060e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000610:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000612:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000616:	bf14      	ite	ne
 8000618:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800061a:	ea25 0404 	biceq.w	r4, r5, r4
 800061e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000620:	3601      	adds	r6, #1
 8000622:	2e10      	cmp	r6, #16
 8000624:	f47f af73 	bne.w	800050e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000628:	b003      	add	sp, #12
 800062a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800062e:	2d03      	cmp	r5, #3
 8000630:	d022      	beq.n	8000678 <HAL_GPIO_Init+0x17c>
 8000632:	2d11      	cmp	r5, #17
 8000634:	d184      	bne.n	8000540 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000636:	68ca      	ldr	r2, [r1, #12]
 8000638:	3204      	adds	r2, #4
          break;
 800063a:	e781      	b.n	8000540 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800063c:	4f1a      	ldr	r7, [pc, #104]	; (80006a8 <HAL_GPIO_Init+0x1ac>)
 800063e:	42bd      	cmp	r5, r7
 8000640:	d009      	beq.n	8000656 <HAL_GPIO_Init+0x15a>
 8000642:	d812      	bhi.n	800066a <HAL_GPIO_Init+0x16e>
 8000644:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80006b4 <HAL_GPIO_Init+0x1b8>
 8000648:	454d      	cmp	r5, r9
 800064a:	d004      	beq.n	8000656 <HAL_GPIO_Init+0x15a>
 800064c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000650:	454d      	cmp	r5, r9
 8000652:	f47f af75 	bne.w	8000540 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000656:	688a      	ldr	r2, [r1, #8]
 8000658:	b1c2      	cbz	r2, 800068c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800065a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800065c:	bf0c      	ite	eq
 800065e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000662:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000666:	2208      	movs	r2, #8
 8000668:	e76a      	b.n	8000540 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800066a:	4575      	cmp	r5, lr
 800066c:	d0f3      	beq.n	8000656 <HAL_GPIO_Init+0x15a>
 800066e:	4565      	cmp	r5, ip
 8000670:	d0f1      	beq.n	8000656 <HAL_GPIO_Init+0x15a>
 8000672:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80006b8 <HAL_GPIO_Init+0x1bc>
 8000676:	e7eb      	b.n	8000650 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000678:	2200      	movs	r2, #0
 800067a:	e761      	b.n	8000540 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800067c:	68ca      	ldr	r2, [r1, #12]
          break;
 800067e:	e75f      	b.n	8000540 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000680:	68ca      	ldr	r2, [r1, #12]
 8000682:	3208      	adds	r2, #8
          break;
 8000684:	e75c      	b.n	8000540 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000686:	68ca      	ldr	r2, [r1, #12]
 8000688:	320c      	adds	r2, #12
          break;
 800068a:	e759      	b.n	8000540 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800068c:	2204      	movs	r2, #4
 800068e:	e757      	b.n	8000540 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000690:	2500      	movs	r5, #0
 8000692:	e7a2      	b.n	80005da <HAL_GPIO_Init+0xde>
 8000694:	2501      	movs	r5, #1
 8000696:	e7a0      	b.n	80005da <HAL_GPIO_Init+0xde>
 8000698:	2502      	movs	r5, #2
 800069a:	e79e      	b.n	80005da <HAL_GPIO_Init+0xde>
 800069c:	40010400 	.word	0x40010400
 80006a0:	40021000 	.word	0x40021000
 80006a4:	40010800 	.word	0x40010800
 80006a8:	10210000 	.word	0x10210000
 80006ac:	10310000 	.word	0x10310000
 80006b0:	10320000 	.word	0x10320000
 80006b4:	10110000 	.word	0x10110000
 80006b8:	10220000 	.word	0x10220000

080006bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006bc:	b10a      	cbz	r2, 80006c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80006be:	6101      	str	r1, [r0, #16]
 80006c0:	4770      	bx	lr
 80006c2:	0409      	lsls	r1, r1, #16
 80006c4:	e7fb      	b.n	80006be <HAL_GPIO_WritePin+0x2>

080006c6 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80006c6:	6802      	ldr	r2, [r0, #0]
 80006c8:	6953      	ldr	r3, [r2, #20]
 80006ca:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80006ce:	d00d      	beq.n	80006ec <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80006d0:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80006d4:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80006d6:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80006d8:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80006da:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80006e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 80006e4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 80006e8:	2001      	movs	r0, #1
 80006ea:	4770      	bx	lr
  }
  return HAL_OK;
 80006ec:	4618      	mov	r0, r3
}
 80006ee:	4770      	bx	lr

080006f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80006f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80006f4:	4604      	mov	r4, r0
 80006f6:	4617      	mov	r7, r2
 80006f8:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80006fa:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80006fe:	b28e      	uxth	r6, r1
 8000700:	6825      	ldr	r5, [r4, #0]
 8000702:	f1b8 0f01 	cmp.w	r8, #1
 8000706:	bf0c      	ite	eq
 8000708:	696b      	ldreq	r3, [r5, #20]
 800070a:	69ab      	ldrne	r3, [r5, #24]
 800070c:	ea36 0303 	bics.w	r3, r6, r3
 8000710:	bf14      	ite	ne
 8000712:	2001      	movne	r0, #1
 8000714:	2000      	moveq	r0, #0
 8000716:	b908      	cbnz	r0, 800071c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8000718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800071c:	696b      	ldr	r3, [r5, #20]
 800071e:	055a      	lsls	r2, r3, #21
 8000720:	d512      	bpl.n	8000748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000722:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8000724:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800072a:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800072c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000730:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000732:	2304      	movs	r3, #4
 8000734:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8000736:	2300      	movs	r3, #0
      return HAL_ERROR;
 8000738:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 800073a:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 800073c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8000740:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8000744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000748:	1c7b      	adds	r3, r7, #1
 800074a:	d0d9      	beq.n	8000700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800074c:	b94f      	cbnz	r7, 8000762 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 800074e:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000750:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000752:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8000754:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000758:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 800075c:	2003      	movs	r0, #3
 800075e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000762:	f7ff fd3d 	bl	80001e0 <HAL_GetTick>
 8000766:	eba0 0009 	sub.w	r0, r0, r9
 800076a:	4287      	cmp	r7, r0
 800076c:	d2c8      	bcs.n	8000700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 800076e:	e7ee      	b.n	800074e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08000770 <I2C_WaitOnFlagUntilTimeout>:
{
 8000770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000774:	4604      	mov	r4, r0
 8000776:	4690      	mov	r8, r2
 8000778:	461f      	mov	r7, r3
 800077a:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800077c:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8000780:	b28d      	uxth	r5, r1
 8000782:	6823      	ldr	r3, [r4, #0]
 8000784:	f1b9 0f01 	cmp.w	r9, #1
 8000788:	bf0c      	ite	eq
 800078a:	695b      	ldreq	r3, [r3, #20]
 800078c:	699b      	ldrne	r3, [r3, #24]
 800078e:	ea35 0303 	bics.w	r3, r5, r3
 8000792:	bf0c      	ite	eq
 8000794:	2301      	moveq	r3, #1
 8000796:	2300      	movne	r3, #0
 8000798:	4543      	cmp	r3, r8
 800079a:	d002      	beq.n	80007a2 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 800079c:	2000      	movs	r0, #0
}
 800079e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80007a2:	1c7b      	adds	r3, r7, #1
 80007a4:	d0ed      	beq.n	8000782 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80007a6:	b95f      	cbnz	r7, 80007c0 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 80007a8:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80007aa:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80007ac:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80007ae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80007b2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80007b6:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80007b8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80007bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80007c0:	f7ff fd0e 	bl	80001e0 <HAL_GetTick>
 80007c4:	1b80      	subs	r0, r0, r6
 80007c6:	4287      	cmp	r7, r0
 80007c8:	d2db      	bcs.n	8000782 <I2C_WaitOnFlagUntilTimeout+0x12>
 80007ca:	e7ed      	b.n	80007a8 <I2C_WaitOnFlagUntilTimeout+0x38>

080007cc <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	4604      	mov	r4, r0
 80007d0:	460d      	mov	r5, r1
 80007d2:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80007d4:	6823      	ldr	r3, [r4, #0]
 80007d6:	695b      	ldr	r3, [r3, #20]
 80007d8:	061b      	lsls	r3, r3, #24
 80007da:	d501      	bpl.n	80007e0 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 80007dc:	2000      	movs	r0, #0
 80007de:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80007e0:	4620      	mov	r0, r4
 80007e2:	f7ff ff70 	bl	80006c6 <I2C_IsAcknowledgeFailed>
 80007e6:	b9a8      	cbnz	r0, 8000814 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80007e8:	1c6a      	adds	r2, r5, #1
 80007ea:	d0f3      	beq.n	80007d4 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80007ec:	b965      	cbnz	r5, 8000808 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80007ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80007f0:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80007f2:	f043 0320 	orr.w	r3, r3, #32
 80007f6:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80007f8:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80007fa:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80007fc:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80007fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000802:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8000806:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000808:	f7ff fcea 	bl	80001e0 <HAL_GetTick>
 800080c:	1b80      	subs	r0, r0, r6
 800080e:	4285      	cmp	r5, r0
 8000810:	d2e0      	bcs.n	80007d4 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8000812:	e7ec      	b.n	80007ee <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8000814:	2001      	movs	r0, #1
}
 8000816:	bd70      	pop	{r4, r5, r6, pc}

08000818 <I2C_RequestMemoryWrite>:
{
 8000818:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800081c:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800081e:	6802      	ldr	r2, [r0, #0]
{
 8000820:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8000822:	6813      	ldr	r3, [r2, #0]
{
 8000824:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8000826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800082a:	6013      	str	r3, [r2, #0]
{
 800082c:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800082e:	9600      	str	r6, [sp, #0]
 8000830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000832:	2200      	movs	r2, #0
 8000834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8000838:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800083a:	f7ff ff99 	bl	8000770 <I2C_WaitOnFlagUntilTimeout>
 800083e:	b968      	cbnz	r0, 800085c <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000840:	6823      	ldr	r3, [r4, #0]
 8000842:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8000846:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000848:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800084a:	4633      	mov	r3, r6
 800084c:	491a      	ldr	r1, [pc, #104]	; (80008b8 <I2C_RequestMemoryWrite+0xa0>)
 800084e:	4620      	mov	r0, r4
 8000850:	f7ff ff4e 	bl	80006f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000854:	b130      	cbz	r0, 8000864 <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000856:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000858:	2b04      	cmp	r3, #4
 800085a:	d018      	beq.n	800088e <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 800085c:	2003      	movs	r0, #3
}
 800085e:	b004      	add	sp, #16
 8000860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000864:	6823      	ldr	r3, [r4, #0]
 8000866:	9003      	str	r0, [sp, #12]
 8000868:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800086a:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800086c:	9203      	str	r2, [sp, #12]
 800086e:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000870:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000872:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000874:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000876:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000878:	f7ff ffa8 	bl	80007cc <I2C_WaitOnTXEFlagUntilTimeout>
 800087c:	b148      	cbz	r0, 8000892 <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800087e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000880:	2b04      	cmp	r3, #4
 8000882:	d1eb      	bne.n	800085c <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000884:	6822      	ldr	r2, [r4, #0]
 8000886:	6813      	ldr	r3, [r2, #0]
 8000888:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800088c:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800088e:	2001      	movs	r0, #1
 8000890:	e7e5      	b.n	800085e <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000892:	f1b8 0f01 	cmp.w	r8, #1
 8000896:	6823      	ldr	r3, [r4, #0]
 8000898:	d102      	bne.n	80008a0 <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800089a:	b2ed      	uxtb	r5, r5
 800089c:	611d      	str	r5, [r3, #16]
 800089e:	e7de      	b.n	800085e <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80008a0:	0a2a      	lsrs	r2, r5, #8
 80008a2:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80008a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80008a6:	4632      	mov	r2, r6
 80008a8:	4620      	mov	r0, r4
 80008aa:	f7ff ff8f 	bl	80007cc <I2C_WaitOnTXEFlagUntilTimeout>
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d1e5      	bne.n	800087e <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80008b2:	6823      	ldr	r3, [r4, #0]
 80008b4:	e7f1      	b.n	800089a <I2C_RequestMemoryWrite+0x82>
 80008b6:	bf00      	nop
 80008b8:	00010002 	.word	0x00010002

080008bc <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	4604      	mov	r4, r0
 80008c0:	460d      	mov	r5, r1
 80008c2:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80008c4:	6823      	ldr	r3, [r4, #0]
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	075b      	lsls	r3, r3, #29
 80008ca:	d501      	bpl.n	80008d0 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80008cc:	2000      	movs	r0, #0
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80008d0:	4620      	mov	r0, r4
 80008d2:	f7ff fef8 	bl	80006c6 <I2C_IsAcknowledgeFailed>
 80008d6:	b9a8      	cbnz	r0, 8000904 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80008d8:	1c6a      	adds	r2, r5, #1
 80008da:	d0f3      	beq.n	80008c4 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80008dc:	b965      	cbnz	r5, 80008f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008de:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80008e0:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80008e8:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80008ea:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80008ec:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80008ee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80008f2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80008f8:	f7ff fc72 	bl	80001e0 <HAL_GetTick>
 80008fc:	1b80      	subs	r0, r0, r6
 80008fe:	4285      	cmp	r5, r0
 8000900:	d2e0      	bcs.n	80008c4 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8000902:	e7ec      	b.n	80008de <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8000904:	2001      	movs	r0, #1
}
 8000906:	bd70      	pop	{r4, r5, r6, pc}

08000908 <HAL_I2C_Init>:
{
 8000908:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 800090a:	4604      	mov	r4, r0
 800090c:	b908      	cbnz	r0, 8000912 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800090e:	2001      	movs	r0, #1
 8000910:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000912:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000916:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800091a:	b91b      	cbnz	r3, 8000924 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 800091c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000920:	f001 ff0c 	bl	800273c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000924:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000926:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000928:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800092c:	6813      	ldr	r3, [r2, #0]
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000934:	f001 f844 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000938:	6863      	ldr	r3, [r4, #4]
 800093a:	4a2f      	ldr	r2, [pc, #188]	; (80009f8 <HAL_I2C_Init+0xf0>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d830      	bhi.n	80009a2 <HAL_I2C_Init+0x9a>
 8000940:	4a2e      	ldr	r2, [pc, #184]	; (80009fc <HAL_I2C_Init+0xf4>)
 8000942:	4290      	cmp	r0, r2
 8000944:	d9e3      	bls.n	800090e <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000946:	4a2e      	ldr	r2, [pc, #184]	; (8000a00 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 8000948:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800094a:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 800094e:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000950:	3201      	adds	r2, #1
 8000952:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000954:	4a28      	ldr	r2, [pc, #160]	; (80009f8 <HAL_I2C_Init+0xf0>)
 8000956:	3801      	subs	r0, #1
 8000958:	4293      	cmp	r3, r2
 800095a:	d832      	bhi.n	80009c2 <HAL_I2C_Init+0xba>
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000962:	1c43      	adds	r3, r0, #1
 8000964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000968:	2b04      	cmp	r3, #4
 800096a:	bf38      	it	cc
 800096c:	2304      	movcc	r3, #4
 800096e:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000970:	6a22      	ldr	r2, [r4, #32]
 8000972:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000974:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000976:	4313      	orrs	r3, r2
 8000978:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800097a:	68e2      	ldr	r2, [r4, #12]
 800097c:	6923      	ldr	r3, [r4, #16]
 800097e:	4313      	orrs	r3, r2
 8000980:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000982:	69a2      	ldr	r2, [r4, #24]
 8000984:	6963      	ldr	r3, [r4, #20]
 8000986:	4313      	orrs	r3, r2
 8000988:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 800098a:	680b      	ldr	r3, [r1, #0]
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000992:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000994:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000996:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800099a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800099c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80009a0:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80009a2:	4a18      	ldr	r2, [pc, #96]	; (8000a04 <HAL_I2C_Init+0xfc>)
 80009a4:	4290      	cmp	r0, r2
 80009a6:	d9b2      	bls.n	800090e <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80009a8:	4d15      	ldr	r5, [pc, #84]	; (8000a00 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80009aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80009ae:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 80009b2:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80009b4:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 80009b6:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80009b8:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80009bc:	fbb2 f2f5 	udiv	r2, r2, r5
 80009c0:	e7c6      	b.n	8000950 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80009c2:	68a2      	ldr	r2, [r4, #8]
 80009c4:	b952      	cbnz	r2, 80009dc <HAL_I2C_Init+0xd4>
 80009c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80009ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80009ce:	1c43      	adds	r3, r0, #1
 80009d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80009d4:	b16b      	cbz	r3, 80009f2 <HAL_I2C_Init+0xea>
 80009d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009da:	e7c8      	b.n	800096e <HAL_I2C_Init+0x66>
 80009dc:	2219      	movs	r2, #25
 80009de:	4353      	muls	r3, r2
 80009e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80009e4:	1c43      	adds	r3, r0, #1
 80009e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80009ea:	b113      	cbz	r3, 80009f2 <HAL_I2C_Init+0xea>
 80009ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009f0:	e7bd      	b.n	800096e <HAL_I2C_Init+0x66>
 80009f2:	2301      	movs	r3, #1
 80009f4:	e7bb      	b.n	800096e <HAL_I2C_Init+0x66>
 80009f6:	bf00      	nop
 80009f8:	000186a0 	.word	0x000186a0
 80009fc:	001e847f 	.word	0x001e847f
 8000a00:	000f4240 	.word	0x000f4240
 8000a04:	003d08ff 	.word	0x003d08ff

08000a08 <HAL_I2C_Mem_Write>:
{
 8000a08:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8000a0c:	4604      	mov	r4, r0
 8000a0e:	469a      	mov	sl, r3
 8000a10:	4688      	mov	r8, r1
 8000a12:	4691      	mov	r9, r2
 8000a14:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 8000a16:	f7ff fbe3 	bl	80001e0 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a1a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8000a1e:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a20:	2b20      	cmp	r3, #32
 8000a22:	d003      	beq.n	8000a2c <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8000a24:	2002      	movs	r0, #2
}
 8000a26:	b002      	add	sp, #8
 8000a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000a2c:	9000      	str	r0, [sp, #0]
 8000a2e:	2319      	movs	r3, #25
 8000a30:	2201      	movs	r2, #1
 8000a32:	493e      	ldr	r1, [pc, #248]	; (8000b2c <HAL_I2C_Mem_Write+0x124>)
 8000a34:	4620      	mov	r0, r4
 8000a36:	f7ff fe9b 	bl	8000770 <I2C_WaitOnFlagUntilTimeout>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	d1f2      	bne.n	8000a24 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8000a3e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d0ee      	beq.n	8000a24 <HAL_I2C_Mem_Write+0x1c>
 8000a46:	2301      	movs	r3, #1
 8000a48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000a4c:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000a4e:	2700      	movs	r7, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000a50:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a52:	4641      	mov	r1, r8
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000a54:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000a56:	bf58      	it	pl
 8000a58:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a5a:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 8000a5c:	bf5c      	itt	pl
 8000a5e:	f042 0201 	orrpl.w	r2, r2, #1
 8000a62:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000a6a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000a6c:	2321      	movs	r3, #33	; 0x21
 8000a6e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000a72:	2340      	movs	r3, #64	; 0x40
 8000a74:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8000a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000a7a:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8000a7c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000a7e:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a82:	9501      	str	r5, [sp, #4]
    hi2c->XferCount   = Size;
 8000a84:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a86:	4b2a      	ldr	r3, [pc, #168]	; (8000b30 <HAL_I2C_Mem_Write+0x128>)
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a88:	9600      	str	r6, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a8a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000a8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a8e:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8000a90:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a92:	4653      	mov	r3, sl
 8000a94:	f7ff fec0 	bl	8000818 <I2C_RequestMemoryWrite>
 8000a98:	2800      	cmp	r0, #0
 8000a9a:	d02a      	beq.n	8000af2 <HAL_I2C_Mem_Write+0xea>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000a9e:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d107      	bne.n	8000ab6 <HAL_I2C_Mem_Write+0xae>
        return HAL_ERROR;
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	e7bd      	b.n	8000a26 <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000aaa:	f7ff fe8f 	bl	80007cc <I2C_WaitOnTXEFlagUntilTimeout>
 8000aae:	b120      	cbz	r0, 8000aba <HAL_I2C_Mem_Write+0xb2>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000ab0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	d034      	beq.n	8000b20 <HAL_I2C_Mem_Write+0x118>
          return HAL_TIMEOUT;
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	e7b5      	b.n	8000a26 <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000aba:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000abc:	6827      	ldr	r7, [r4, #0]
 8000abe:	1c4b      	adds	r3, r1, #1
 8000ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8000ac2:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8000ac4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000ac6:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 8000ac8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000aca:	1e50      	subs	r0, r2, #1
      hi2c->XferCount--;
 8000acc:	3b01      	subs	r3, #1
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000ad2:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 8000ad4:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000ad6:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 8000ad8:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000ada:	d50a      	bpl.n	8000af2 <HAL_I2C_Mem_Write+0xea>
 8000adc:	b148      	cbz	r0, 8000af2 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000ade:	1c8b      	adds	r3, r1, #2
 8000ae0:	6263      	str	r3, [r4, #36]	; 0x24
 8000ae2:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8000ae4:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000ae6:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 8000ae8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000aea:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8000aec:	3b01      	subs	r3, #1
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8000af2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000af4:	462a      	mov	r2, r5
 8000af6:	4631      	mov	r1, r6
 8000af8:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d1d5      	bne.n	8000aaa <HAL_I2C_Mem_Write+0xa2>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000afe:	f7ff fedd 	bl	80008bc <I2C_WaitOnBTFFlagUntilTimeout>
 8000b02:	2800      	cmp	r0, #0
 8000b04:	d1d4      	bne.n	8000ab0 <HAL_I2C_Mem_Write+0xa8>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b06:	6822      	ldr	r2, [r4, #0]
 8000b08:	6813      	ldr	r3, [r2, #0]
 8000b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b0e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000b10:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8000b12:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000b16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b1a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8000b1e:	e782      	b.n	8000a26 <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b20:	6822      	ldr	r2, [r4, #0]
 8000b22:	6813      	ldr	r3, [r2, #0]
 8000b24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b28:	6013      	str	r3, [r2, #0]
 8000b2a:	e7bc      	b.n	8000aa6 <HAL_I2C_Mem_Write+0x9e>
 8000b2c:	00100002 	.word	0x00100002
 8000b30:	ffff0000 	.word	0xffff0000

08000b34 <HAL_I2C_MasterTxCpltCallback>:
 8000b34:	4770      	bx	lr

08000b36 <HAL_I2C_MasterRxCpltCallback>:
 8000b36:	4770      	bx	lr

08000b38 <HAL_I2C_SlaveTxCpltCallback>:
 8000b38:	4770      	bx	lr

08000b3a <HAL_I2C_SlaveRxCpltCallback>:
 8000b3a:	4770      	bx	lr

08000b3c <HAL_I2C_AddrCallback>:
{
 8000b3c:	4770      	bx	lr

08000b3e <HAL_I2C_ListenCpltCallback>:
 8000b3e:	4770      	bx	lr

08000b40 <HAL_I2C_MemTxCpltCallback>:
 8000b40:	4770      	bx	lr

08000b42 <HAL_I2C_MemRxCpltCallback>:
 8000b42:	4770      	bx	lr

08000b44 <HAL_I2C_ErrorCallback>:
 8000b44:	4770      	bx	lr

08000b46 <HAL_I2C_AbortCpltCallback>:
{
 8000b46:	4770      	bx	lr

08000b48 <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 8000b48:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8000b4c:	b510      	push	{r4, lr}
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000b4e:	3b29      	subs	r3, #41	; 0x29
 8000b50:	2b01      	cmp	r3, #1
{
 8000b52:	4604      	mov	r4, r0
 8000b54:	6803      	ldr	r3, [r0, #0]
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000b56:	d839      	bhi.n	8000bcc <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 8000b58:	2200      	movs	r2, #0
 8000b5a:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8000b5c:	2228      	movs	r2, #40	; 0x28
 8000b5e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b68:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8000b70:	d054      	beq.n	8000c1c <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000b72:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000b74:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000b76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b7a:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000b7c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	4b39      	ldr	r3, [pc, #228]	; (8000c68 <I2C_ITError+0x120>)
 8000b84:	d031      	beq.n	8000bea <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000b86:	6343      	str	r3, [r0, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000b88:	f7ff fbaa 	bl	80002e0 <HAL_DMA_Abort_IT>
 8000b8c:	b150      	cbz	r0, 8000ba4 <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 8000b8e:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000b90:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8000b92:	6813      	ldr	r3, [r2, #0]
 8000b94:	f023 0301 	bic.w	r3, r3, #1
 8000b98:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8000b9a:	2320      	movs	r3, #32
 8000b9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000ba0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000ba2:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8000ba4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000ba8:	2b28      	cmp	r3, #40	; 0x28
 8000baa:	d10e      	bne.n	8000bca <I2C_ITError+0x82>
 8000bac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bae:	075b      	lsls	r3, r3, #29
 8000bb0:	d50b      	bpl.n	8000bca <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000bb2:	4b2e      	ldr	r3, [pc, #184]	; (8000c6c <I2C_ITError+0x124>)
    hi2c->State = HAL_I2C_STATE_READY;
 8000bb4:	2220      	movs	r2, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000bb6:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8000bb8:	2300      	movs	r3, #0
    HAL_I2C_ListenCpltCallback(hi2c);
 8000bba:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8000bbc:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8000bbe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bc2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8000bc6:	f7ff ffba 	bl	8000b3e <HAL_I2C_ListenCpltCallback>
 8000bca:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8000bcc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8000bd0:	2a60      	cmp	r2, #96	; 0x60
 8000bd2:	d005      	beq.n	8000be0 <I2C_ITError+0x98>
 8000bd4:	685a      	ldr	r2, [r3, #4]
 8000bd6:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 8000bd8:	bf5c      	itt	pl
 8000bda:	2220      	movpl	r2, #32
 8000bdc:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8000be0:	2200      	movs	r2, #0
 8000be2:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000be4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8000be8:	e7bb      	b.n	8000b62 <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000bea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000bec:	6343      	str	r3, [r0, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000bee:	f7ff fb77 	bl	80002e0 <HAL_DMA_Abort_IT>
 8000bf2:	2800      	cmp	r0, #0
 8000bf4:	d0d6      	beq.n	8000ba4 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000bf6:	6822      	ldr	r2, [r4, #0]
 8000bf8:	6953      	ldr	r3, [r2, #20]
 8000bfa:	0658      	lsls	r0, r3, #25
 8000bfc:	d504      	bpl.n	8000c08 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c00:	6912      	ldr	r2, [r2, #16]
 8000c02:	1c59      	adds	r1, r3, #1
 8000c04:	6261      	str	r1, [r4, #36]	; 0x24
 8000c06:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 8000c08:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000c0a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8000c0c:	6813      	ldr	r3, [r2, #0]
 8000c0e:	f023 0301 	bic.w	r3, r3, #1
 8000c12:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8000c14:	2320      	movs	r3, #32
 8000c16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8000c1a:	e7c1      	b.n	8000ba0 <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8000c1c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8000c20:	2960      	cmp	r1, #96	; 0x60
 8000c22:	d114      	bne.n	8000c4e <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 8000c24:	2120      	movs	r1, #32
 8000c26:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c2a:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000c2c:	695a      	ldr	r2, [r3, #20]
 8000c2e:	0651      	lsls	r1, r2, #25
 8000c30:	d504      	bpl.n	8000c3c <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000c32:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c34:	691b      	ldr	r3, [r3, #16]
 8000c36:	1c51      	adds	r1, r2, #1
 8000c38:	6261      	str	r1, [r4, #36]	; 0x24
 8000c3a:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000c3c:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8000c3e:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8000c40:	6813      	ldr	r3, [r2, #0]
 8000c42:	f023 0301 	bic.w	r3, r3, #1
 8000c46:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8000c48:	f7ff ff7d 	bl	8000b46 <HAL_I2C_AbortCpltCallback>
 8000c4c:	e7aa      	b.n	8000ba4 <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000c4e:	695a      	ldr	r2, [r3, #20]
 8000c50:	0652      	lsls	r2, r2, #25
 8000c52:	d504      	bpl.n	8000c5e <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000c54:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c56:	691b      	ldr	r3, [r3, #16]
 8000c58:	1c51      	adds	r1, r2, #1
 8000c5a:	6261      	str	r1, [r4, #36]	; 0x24
 8000c5c:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8000c5e:	4620      	mov	r0, r4
 8000c60:	f7ff ff70 	bl	8000b44 <HAL_I2C_ErrorCallback>
 8000c64:	e79e      	b.n	8000ba4 <I2C_ITError+0x5c>
 8000c66:	bf00      	nop
 8000c68:	08001481 	.word	0x08001481
 8000c6c:	ffff0000 	.word	0xffff0000

08000c70 <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8000c70:	6803      	ldr	r3, [r0, #0]
{
 8000c72:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8000c74:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8000c76:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8000c78:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 8000c7a:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
{
 8000c7e:	b08d      	sub	sp, #52	; 0x34
  uint32_t CurrentMode  = hi2c->Mode;
 8000c80:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8000c82:	2c10      	cmp	r4, #16
 8000c84:	d002      	beq.n	8000c8c <HAL_I2C_EV_IRQHandler+0x1c>
 8000c86:	2c40      	cmp	r4, #64	; 0x40
 8000c88:	f040 8256 	bne.w	8001138 <HAL_I2C_EV_IRQHandler+0x4c8>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000c8c:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8000c90:	d066      	beq.n	8000d60 <HAL_I2C_EV_IRQHandler+0xf0>
 8000c92:	0597      	lsls	r7, r2, #22
 8000c94:	d564      	bpl.n	8000d60 <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000c96:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8000c9a:	2c40      	cmp	r4, #64	; 0x40
 8000c9c:	d143      	bne.n	8000d26 <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 8000c9e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8000ca0:	2c00      	cmp	r4, #0
 8000ca2:	d13b      	bne.n	8000d1c <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8000ca4:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8000ca6:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8000caa:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8000cac:	4e94      	ldr	r6, [pc, #592]	; (8000f00 <HAL_I2C_EV_IRQHandler+0x290>)
 8000cae:	4c95      	ldr	r4, [pc, #596]	; (8000f04 <HAL_I2C_EV_IRQHandler+0x294>)
 8000cb0:	402e      	ands	r6, r5
 8000cb2:	400c      	ands	r4, r1
 8000cb4:	2e00      	cmp	r6, #0
 8000cb6:	f000 81a2 	beq.w	8000ffe <HAL_I2C_EV_IRQHandler+0x38e>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000cba:	4d93      	ldr	r5, [pc, #588]	; (8000f08 <HAL_I2C_EV_IRQHandler+0x298>)
 8000cbc:	400d      	ands	r5, r1
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	f000 8169 	beq.w	8000f96 <HAL_I2C_EV_IRQHandler+0x326>
 8000cc4:	0555      	lsls	r5, r2, #21
 8000cc6:	f140 8166 	bpl.w	8000f96 <HAL_I2C_EV_IRQHandler+0x326>
 8000cca:	2c00      	cmp	r4, #0
 8000ccc:	f040 8163 	bne.w	8000f96 <HAL_I2C_EV_IRQHandler+0x326>
  uint32_t CurrentState       = hi2c->State;
 8000cd0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8000cd4:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 8000cd6:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentState       = hi2c->State;
 8000cda:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8000cdc:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000cde:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8000ce0:	2d00      	cmp	r5, #0
 8000ce2:	f040 8117 	bne.w	8000f14 <HAL_I2C_EV_IRQHandler+0x2a4>
 8000ce6:	2a21      	cmp	r2, #33	; 0x21
 8000ce8:	f040 8116 	bne.w	8000f18 <HAL_I2C_EV_IRQHandler+0x2a8>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8000cec:	2c04      	cmp	r4, #4
 8000cee:	f000 816f 	beq.w	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
 8000cf2:	2c08      	cmp	r4, #8
 8000cf4:	f000 816c 	beq.w	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
 8000cf8:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8000cfc:	f000 8168 	beq.w	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000d00:	685a      	ldr	r2, [r3, #4]
 8000d02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000d06:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8000d08:	2311      	movs	r3, #17
 8000d0a:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d0c:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8000d10:	2320      	movs	r3, #32
 8000d12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8000d16:	f7ff ff0d 	bl	8000b34 <HAL_I2C_MasterTxCpltCallback>
 8000d1a:	e118      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8000d1c:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8000d1e:	f044 0401 	orr.w	r4, r4, #1
 8000d22:	b2e4      	uxtb	r4, r4
 8000d24:	e7c1      	b.n	8000caa <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d26:	6904      	ldr	r4, [r0, #16]
 8000d28:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8000d2c:	d105      	bne.n	8000d3a <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8000d2e:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8000d32:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8000d34:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8000d36:	d1f2      	bne.n	8000d1e <HAL_I2C_EV_IRQHandler+0xae>
 8000d38:	e7b5      	b.n	8000ca6 <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 8000d3a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8000d3c:	b934      	cbnz	r4, 8000d4c <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8000d3e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000d40:	11e4      	asrs	r4, r4, #7
 8000d42:	f004 0406 	and.w	r4, r4, #6
 8000d46:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8000d4a:	e7ae      	b.n	8000caa <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8000d4c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8000d4e:	2c01      	cmp	r4, #1
 8000d50:	d1ac      	bne.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8000d52:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000d54:	11e4      	asrs	r4, r4, #7
 8000d56:	f004 0406 	and.w	r4, r4, #6
 8000d5a:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 8000d5e:	e7a4      	b.n	8000caa <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000d60:	4c6a      	ldr	r4, [pc, #424]	; (8000f0c <HAL_I2C_EV_IRQHandler+0x29c>)
 8000d62:	400c      	ands	r4, r1
 8000d64:	b11c      	cbz	r4, 8000d6e <HAL_I2C_EV_IRQHandler+0xfe>
 8000d66:	0596      	lsls	r6, r2, #22
 8000d68:	d501      	bpl.n	8000d6e <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8000d6a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000d6c:	e7d9      	b.n	8000d22 <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000d6e:	4c68      	ldr	r4, [pc, #416]	; (8000f10 <HAL_I2C_EV_IRQHandler+0x2a0>)
 8000d70:	400c      	ands	r4, r1
 8000d72:	2c00      	cmp	r4, #0
 8000d74:	d09a      	beq.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
 8000d76:	0594      	lsls	r4, r2, #22
 8000d78:	d598      	bpl.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 8000d7a:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000d7e:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8000d80:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000d84:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
  uint32_t CurrentMode        = hi2c->Mode;
 8000d88:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000d8a:	2f22      	cmp	r7, #34	; 0x22
 8000d8c:	f040 80af 	bne.w	8000eee <HAL_I2C_EV_IRQHandler+0x27e>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8000d90:	6d07      	ldr	r7, [r0, #80]	; 0x50
 8000d92:	b947      	cbnz	r7, 8000da6 <HAL_I2C_EV_IRQHandler+0x136>
 8000d94:	2c40      	cmp	r4, #64	; 0x40
 8000d96:	d106      	bne.n	8000da6 <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000d98:	9700      	str	r7, [sp, #0]
 8000d9a:	695c      	ldr	r4, [r3, #20]
 8000d9c:	9400      	str	r4, [sp, #0]
 8000d9e:	699c      	ldr	r4, [r3, #24]
 8000da0:	9400      	str	r4, [sp, #0]
 8000da2:	9c00      	ldr	r4, [sp, #0]
 8000da4:	e782      	b.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8000da6:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8000da8:	b98c      	cbnz	r4, 8000dce <HAL_I2C_EV_IRQHandler+0x15e>
 8000daa:	6907      	ldr	r7, [r0, #16]
 8000dac:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 8000db0:	d10d      	bne.n	8000dce <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000db2:	9401      	str	r4, [sp, #4]
 8000db4:	695c      	ldr	r4, [r3, #20]
 8000db6:	9401      	str	r4, [sp, #4]
 8000db8:	699c      	ldr	r4, [r3, #24]
 8000dba:	9401      	str	r4, [sp, #4]
 8000dbc:	9c01      	ldr	r4, [sp, #4]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8000dbe:	681c      	ldr	r4, [r3, #0]
 8000dc0:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8000dc4:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 8000dc6:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8000dc8:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8000dca:	6504      	str	r4, [r0, #80]	; 0x50
 8000dcc:	e76e      	b.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 8000dce:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8000dd0:	b2a4      	uxth	r4, r4
 8000dd2:	b954      	cbnz	r4, 8000dea <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000dd4:	9402      	str	r4, [sp, #8]
 8000dd6:	695c      	ldr	r4, [r3, #20]
 8000dd8:	9402      	str	r4, [sp, #8]
 8000dda:	699c      	ldr	r4, [r3, #24]
 8000ddc:	9402      	str	r4, [sp, #8]
 8000dde:	9c02      	ldr	r4, [sp, #8]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000de0:	681c      	ldr	r4, [r3, #0]
 8000de2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8000de6:	601c      	str	r4, [r3, #0]
 8000de8:	e019      	b.n	8000e1e <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 8000dea:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8000dec:	b2a4      	uxth	r4, r4
 8000dee:	2c01      	cmp	r4, #1
 8000df0:	d142      	bne.n	8000e78 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8000df2:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 8000df6:	d11b      	bne.n	8000e30 <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000df8:	681c      	ldr	r4, [r3, #0]
 8000dfa:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8000dfe:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000e00:	685c      	ldr	r4, [r3, #4]
 8000e02:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 8000e06:	d00c      	beq.n	8000e22 <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e08:	681c      	ldr	r4, [r3, #0]
 8000e0a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8000e0e:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e10:	2400      	movs	r4, #0
 8000e12:	9403      	str	r4, [sp, #12]
 8000e14:	695c      	ldr	r4, [r3, #20]
 8000e16:	9403      	str	r4, [sp, #12]
 8000e18:	699c      	ldr	r4, [r3, #24]
 8000e1a:	9403      	str	r4, [sp, #12]
 8000e1c:	9c03      	ldr	r4, [sp, #12]
      hi2c->EventCount = 0U;
 8000e1e:	2400      	movs	r4, #0
 8000e20:	e7d3      	b.n	8000dca <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e22:	9404      	str	r4, [sp, #16]
 8000e24:	695c      	ldr	r4, [r3, #20]
 8000e26:	9404      	str	r4, [sp, #16]
 8000e28:	699c      	ldr	r4, [r3, #24]
 8000e2a:	9404      	str	r4, [sp, #16]
 8000e2c:	9c04      	ldr	r4, [sp, #16]
 8000e2e:	e7d7      	b.n	8000de0 <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8000e30:	2e04      	cmp	r6, #4
 8000e32:	d015      	beq.n	8000e60 <HAL_I2C_EV_IRQHandler+0x1f0>
 8000e34:	2e08      	cmp	r6, #8
 8000e36:	d013      	beq.n	8000e60 <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8000e38:	f1be 0f12 	cmp.w	lr, #18
 8000e3c:	d010      	beq.n	8000e60 <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8000e3e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000e40:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e42:	681c      	ldr	r4, [r3, #0]
 8000e44:	bf14      	ite	ne
 8000e46:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000e4a:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8000e4e:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e50:	2400      	movs	r4, #0
 8000e52:	9405      	str	r4, [sp, #20]
 8000e54:	695c      	ldr	r4, [r3, #20]
 8000e56:	9405      	str	r4, [sp, #20]
 8000e58:	699c      	ldr	r4, [r3, #24]
 8000e5a:	9405      	str	r4, [sp, #20]
 8000e5c:	9c05      	ldr	r4, [sp, #20]
 8000e5e:	e7de      	b.n	8000e1e <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e60:	681c      	ldr	r4, [r3, #0]
 8000e62:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8000e66:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e68:	2400      	movs	r4, #0
 8000e6a:	9406      	str	r4, [sp, #24]
 8000e6c:	695c      	ldr	r4, [r3, #20]
 8000e6e:	9406      	str	r4, [sp, #24]
 8000e70:	699c      	ldr	r4, [r3, #24]
 8000e72:	9406      	str	r4, [sp, #24]
 8000e74:	9c06      	ldr	r4, [sp, #24]
 8000e76:	e7b3      	b.n	8000de0 <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 8000e78:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	2c02      	cmp	r4, #2
 8000e7e:	d123      	bne.n	8000ec8 <HAL_I2C_EV_IRQHandler+0x258>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8000e80:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000e82:	2600      	movs	r6, #0
 8000e84:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8000e86:	681c      	ldr	r4, [r3, #0]
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8000e88:	d014      	beq.n	8000eb4 <HAL_I2C_EV_IRQHandler+0x244>
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8000e8a:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8000e8e:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e90:	9607      	str	r6, [sp, #28]
 8000e92:	695c      	ldr	r4, [r3, #20]
 8000e94:	9407      	str	r4, [sp, #28]
 8000e96:	699c      	ldr	r4, [r3, #24]
 8000e98:	9407      	str	r4, [sp, #28]
 8000e9a:	9c07      	ldr	r4, [sp, #28]
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e9c:	681c      	ldr	r4, [r3, #0]
 8000e9e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8000ea2:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000ea4:	685c      	ldr	r4, [r3, #4]
 8000ea6:	0527      	lsls	r7, r4, #20
 8000ea8:	d5b9      	bpl.n	8000e1e <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8000eaa:	685c      	ldr	r4, [r3, #4]
 8000eac:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 8000eb0:	605c      	str	r4, [r3, #4]
 8000eb2:	e7b4      	b.n	8000e1e <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000eb4:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8000eb8:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000eba:	9608      	str	r6, [sp, #32]
 8000ebc:	695c      	ldr	r4, [r3, #20]
 8000ebe:	9408      	str	r4, [sp, #32]
 8000ec0:	699c      	ldr	r4, [r3, #24]
 8000ec2:	9408      	str	r4, [sp, #32]
 8000ec4:	9c08      	ldr	r4, [sp, #32]
 8000ec6:	e7ed      	b.n	8000ea4 <HAL_I2C_EV_IRQHandler+0x234>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000ec8:	681c      	ldr	r4, [r3, #0]
 8000eca:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8000ece:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000ed0:	685c      	ldr	r4, [r3, #4]
 8000ed2:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8000ed4:	bf42      	ittt	mi
 8000ed6:	685c      	ldrmi	r4, [r3, #4]
 8000ed8:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8000edc:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000ede:	2400      	movs	r4, #0
 8000ee0:	9409      	str	r4, [sp, #36]	; 0x24
 8000ee2:	695c      	ldr	r4, [r3, #20]
 8000ee4:	9409      	str	r4, [sp, #36]	; 0x24
 8000ee6:	699c      	ldr	r4, [r3, #24]
 8000ee8:	9409      	str	r4, [sp, #36]	; 0x24
 8000eea:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8000eec:	e797      	b.n	8000e1e <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000eee:	2400      	movs	r4, #0
 8000ef0:	940a      	str	r4, [sp, #40]	; 0x28
 8000ef2:	695c      	ldr	r4, [r3, #20]
 8000ef4:	940a      	str	r4, [sp, #40]	; 0x28
 8000ef6:	699c      	ldr	r4, [r3, #24]
 8000ef8:	940a      	str	r4, [sp, #40]	; 0x28
 8000efa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8000efc:	e6d6      	b.n	8000cac <HAL_I2C_EV_IRQHandler+0x3c>
 8000efe:	bf00      	nop
 8000f00:	00100004 	.word	0x00100004
 8000f04:	00010004 	.word	0x00010004
 8000f08:	00010080 	.word	0x00010080
 8000f0c:	00010008 	.word	0x00010008
 8000f10:	00010002 	.word	0x00010002
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8000f14:	2a21      	cmp	r2, #33	; 0x21
 8000f16:	d003      	beq.n	8000f20 <HAL_I2C_EV_IRQHandler+0x2b0>
 8000f18:	2940      	cmp	r1, #64	; 0x40
 8000f1a:	d118      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8000f1c:	2a22      	cmp	r2, #34	; 0x22
 8000f1e:	d116      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    if(hi2c->XferCount == 0U)
 8000f20:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8000f22:	b292      	uxth	r2, r2
 8000f24:	b922      	cbnz	r2, 8000f30 <HAL_I2C_EV_IRQHandler+0x2c0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	e00e      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000f30:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8000f34:	2a40      	cmp	r2, #64	; 0x40
 8000f36:	d128      	bne.n	8000f8a <HAL_I2C_EV_IRQHandler+0x31a>
        if(hi2c->EventCount == 0)
 8000f38:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8000f3a:	b982      	cbnz	r2, 8000f5e <HAL_I2C_EV_IRQHandler+0x2ee>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8000f3c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8000f3e:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8000f40:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8000f42:	d106      	bne.n	8000f52 <HAL_I2C_EV_IRQHandler+0x2e2>
 8000f44:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8000f46:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8000f48:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8000f4a:	3302      	adds	r3, #2
            hi2c->EventCount++;
 8000f4c:	6503      	str	r3, [r0, #80]	; 0x50
}
 8000f4e:	b00d      	add	sp, #52	; 0x34
 8000f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8000f52:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000f56:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8000f58:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	e7f6      	b.n	8000f4c <HAL_I2C_EV_IRQHandler+0x2dc>
        else if(hi2c->EventCount == 1)
 8000f5e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8000f60:	2a01      	cmp	r2, #1
 8000f62:	d102      	bne.n	8000f6a <HAL_I2C_EV_IRQHandler+0x2fa>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8000f64:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	e7f5      	b.n	8000f56 <HAL_I2C_EV_IRQHandler+0x2e6>
        else if(hi2c->EventCount == 2)
 8000f6a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8000f6c:	2a02      	cmp	r2, #2
 8000f6e:	d1ee      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000f70:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8000f74:	2a22      	cmp	r2, #34	; 0x22
 8000f76:	d104      	bne.n	8000f82 <HAL_I2C_EV_IRQHandler+0x312>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	e7e5      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8000f82:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8000f86:	2a21      	cmp	r2, #33	; 0x21
 8000f88:	d1e1      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000f8a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000f8c:	1c51      	adds	r1, r2, #1
 8000f8e:	6241      	str	r1, [r0, #36]	; 0x24
 8000f90:	7812      	ldrb	r2, [r2, #0]
 8000f92:	611a      	str	r2, [r3, #16]
 8000f94:	e099      	b.n	80010ca <HAL_I2C_EV_IRQHandler+0x45a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000f96:	2c00      	cmp	r4, #0
 8000f98:	d0d9      	beq.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 8000f9a:	0594      	lsls	r4, r2, #22
 8000f9c:	d5d7      	bpl.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000f9e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8000fa0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8000fa4:	2a21      	cmp	r2, #33	; 0x21
 8000fa6:	d1d2      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    if(hi2c->XferCount != 0U)
 8000fa8:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8000faa:	b292      	uxth	r2, r2
 8000fac:	2a00      	cmp	r2, #0
 8000fae:	d1ec      	bne.n	8000f8a <HAL_I2C_EV_IRQHandler+0x31a>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8000fb0:	2904      	cmp	r1, #4
 8000fb2:	d00d      	beq.n	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
 8000fb4:	2908      	cmp	r1, #8
 8000fb6:	d00b      	beq.n	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
 8000fb8:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8000fbc:	d008      	beq.n	8000fd0 <HAL_I2C_EV_IRQHandler+0x360>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000fbe:	6859      	ldr	r1, [r3, #4]
 8000fc0:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8000fc4:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8000fc6:	2311      	movs	r3, #17
 8000fc8:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fca:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8000fce:	e69f      	b.n	8000d10 <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000fd0:	685a      	ldr	r2, [r3, #4]
 8000fd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000fd6:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fde:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8000fe0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8000fe2:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000fe4:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8000fe6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000fea:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fee:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000ff2:	2a40      	cmp	r2, #64	; 0x40
 8000ff4:	f47f ae8f 	bne.w	8000d16 <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8000ff8:	f7ff fda2 	bl	8000b40 <HAL_I2C_MemTxCpltCallback>
 8000ffc:	e7a7      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000ffe:	4d8f      	ldr	r5, [pc, #572]	; (800123c <HAL_I2C_EV_IRQHandler+0x5cc>)
 8001000:	400d      	ands	r5, r1
 8001002:	2d00      	cmp	r5, #0
 8001004:	d046      	beq.n	8001094 <HAL_I2C_EV_IRQHandler+0x424>
 8001006:	0551      	lsls	r1, r2, #21
 8001008:	d544      	bpl.n	8001094 <HAL_I2C_EV_IRQHandler+0x424>
 800100a:	2c00      	cmp	r4, #0
 800100c:	d142      	bne.n	8001094 <HAL_I2C_EV_IRQHandler+0x424>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800100e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001012:	2a22      	cmp	r2, #34	; 0x22
 8001014:	d19b      	bne.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    tmp = hi2c->XferCount;
 8001016:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001018:	b292      	uxth	r2, r2
    if(tmp > 3U)
 800101a:	2a03      	cmp	r2, #3
 800101c:	d905      	bls.n	800102a <HAL_I2C_EV_IRQHandler+0x3ba>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800101e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001020:	691b      	ldr	r3, [r3, #16]
 8001022:	1c51      	adds	r1, r2, #1
 8001024:	6241      	str	r1, [r0, #36]	; 0x24
 8001026:	7013      	strb	r3, [r2, #0]
 8001028:	e04f      	b.n	80010ca <HAL_I2C_EV_IRQHandler+0x45a>
    else if((tmp == 2U) || (tmp == 3U))
 800102a:	3a02      	subs	r2, #2
 800102c:	2a01      	cmp	r2, #1
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800102e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    else if((tmp == 2U) || (tmp == 3U))
 8001030:	d80d      	bhi.n	800104e <HAL_I2C_EV_IRQHandler+0x3de>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001032:	2a02      	cmp	r2, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	bf1d      	ittte	ne
 8001038:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
 800103c:	601a      	strne	r2, [r3, #0]
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 800103e:	681a      	ldrne	r2, [r3, #0]
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001040:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001044:	bf18      	it	ne
 8001046:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e76b      	b.n	8000f26 <HAL_I2C_EV_IRQHandler+0x2b6>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800104e:	2a02      	cmp	r2, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	bf14      	ite	ne
 8001054:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001058:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 800105c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001064:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001066:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	1c51      	adds	r1, r2, #1
 800106c:	6241      	str	r1, [r0, #36]	; 0x24
 800106e:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8001070:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001072:	3b01      	subs	r3, #1
 8001074:	b29b      	uxth	r3, r3
 8001076:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 8001078:	2320      	movs	r3, #32
 800107a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 800107e:	2300      	movs	r3, #0
 8001080:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001082:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001086:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800108a:	2a40      	cmp	r2, #64	; 0x40
 800108c:	d151      	bne.n	8001132 <HAL_I2C_EV_IRQHandler+0x4c2>
      HAL_I2C_MemRxCpltCallback(hi2c);
 800108e:	f7ff fd58 	bl	8000b42 <HAL_I2C_MemRxCpltCallback>
 8001092:	e75c      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001094:	2c00      	cmp	r4, #0
 8001096:	f43f af5a 	beq.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 800109a:	0597      	lsls	r7, r2, #22
 800109c:	f57f af57 	bpl.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80010a0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 3U)
 80010a2:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 80010a4:	b289      	uxth	r1, r1
 80010a6:	2903      	cmp	r1, #3
 80010a8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80010aa:	d113      	bne.n	80010d4 <HAL_I2C_EV_IRQHandler+0x464>
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80010ac:	2a04      	cmp	r2, #4
 80010ae:	d004      	beq.n	80010ba <HAL_I2C_EV_IRQHandler+0x44a>
 80010b0:	2a08      	cmp	r2, #8
 80010b2:	d002      	beq.n	80010ba <HAL_I2C_EV_IRQHandler+0x44a>
 80010b4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80010b8:	d103      	bne.n	80010c2 <HAL_I2C_EV_IRQHandler+0x452>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010c0:	601a      	str	r2, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	1c4a      	adds	r2, r1, #1
 80010c6:	6242      	str	r2, [r0, #36]	; 0x24
 80010c8:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 80010ca:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80010cc:	3b01      	subs	r3, #1
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 80010d2:	e73c      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
  else if(hi2c->XferCount == 2U)
 80010d4:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80010d6:	b2a4      	uxth	r4, r4
 80010d8:	2c02      	cmp	r4, #2
 80010da:	d1f2      	bne.n	80010c2 <HAL_I2C_EV_IRQHandler+0x452>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80010dc:	2a04      	cmp	r2, #4
 80010de:	d01f      	beq.n	8001120 <HAL_I2C_EV_IRQHandler+0x4b0>
 80010e0:	2a08      	cmp	r2, #8
 80010e2:	d01d      	beq.n	8001120 <HAL_I2C_EV_IRQHandler+0x4b0>
 80010e4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80010e8:	d01a      	beq.n	8001120 <HAL_I2C_EV_IRQHandler+0x4b0>
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 80010ea:	2a02      	cmp	r2, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	bf14      	ite	ne
 80010f0:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80010f4:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 80010f8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001100:	605a      	str	r2, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	1c4a      	adds	r2, r1, #1
 8001106:	6242      	str	r2, [r0, #36]	; 0x24
 8001108:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 800110a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800110c:	3b01      	subs	r3, #1
 800110e:	b29b      	uxth	r3, r3
 8001110:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001112:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	6242      	str	r2, [r0, #36]	; 0x24
 8001118:	6802      	ldr	r2, [r0, #0]
 800111a:	6912      	ldr	r2, [r2, #16]
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e7a7      	b.n	8001070 <HAL_I2C_EV_IRQHandler+0x400>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001126:	605a      	str	r2, [r3, #4]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	e7e7      	b.n	8001102 <HAL_I2C_EV_IRQHandler+0x492>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001132:	f7ff fd00 	bl	8000b36 <HAL_I2C_MasterRxCpltCallback>
 8001136:	e70a      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001138:	4c41      	ldr	r4, [pc, #260]	; (8001240 <HAL_I2C_EV_IRQHandler+0x5d0>)
 800113a:	400c      	ands	r4, r1
 800113c:	b174      	cbz	r4, 800115c <HAL_I2C_EV_IRQHandler+0x4ec>
 800113e:	0596      	lsls	r6, r2, #22
 8001140:	d50c      	bpl.n	800115c <HAL_I2C_EV_IRQHandler+0x4ec>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8001142:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8001144:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8001146:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 800114a:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800114c:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8001150:	bf54      	ite	pl
 8001152:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8001154:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8001156:	f7ff fcf1 	bl	8000b3c <HAL_I2C_AddrCallback>
 800115a:	e6f8      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800115c:	4c39      	ldr	r4, [pc, #228]	; (8001244 <HAL_I2C_EV_IRQHandler+0x5d4>)
 800115e:	400c      	ands	r4, r1
 8001160:	2c00      	cmp	r4, #0
 8001162:	d073      	beq.n	800124c <HAL_I2C_EV_IRQHandler+0x5dc>
 8001164:	0594      	lsls	r4, r2, #22
 8001166:	d571      	bpl.n	800124c <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 8001168:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800116c:	6859      	ldr	r1, [r3, #4]
  uint32_t CurrentState = hi2c->State;
 800116e:	b2d2      	uxtb	r2, r2
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001170:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001174:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8001176:	2100      	movs	r1, #0
 8001178:	910b      	str	r1, [sp, #44]	; 0x2c
 800117a:	6959      	ldr	r1, [r3, #20]
 800117c:	910b      	str	r1, [sp, #44]	; 0x2c
 800117e:	6819      	ldr	r1, [r3, #0]
 8001180:	f041 0101 	orr.w	r1, r1, #1
 8001184:	6019      	str	r1, [r3, #0]
 8001186:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001188:	6819      	ldr	r1, [r3, #0]
 800118a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800118e:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001190:	6859      	ldr	r1, [r3, #4]
 8001192:	0509      	lsls	r1, r1, #20
 8001194:	d50c      	bpl.n	80011b0 <HAL_I2C_EV_IRQHandler+0x540>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001196:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800119a:	2922      	cmp	r1, #34	; 0x22
 800119c:	d003      	beq.n	80011a6 <HAL_I2C_EV_IRQHandler+0x536>
 800119e:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80011a2:	292a      	cmp	r1, #42	; 0x2a
 80011a4:	d129      	bne.n	80011fa <HAL_I2C_EV_IRQHandler+0x58a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80011a6:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80011a8:	6809      	ldr	r1, [r1, #0]
 80011aa:	6849      	ldr	r1, [r1, #4]
 80011ac:	b289      	uxth	r1, r1
 80011ae:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 80011b0:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 80011b2:	b289      	uxth	r1, r1
 80011b4:	b1e1      	cbz	r1, 80011f0 <HAL_I2C_EV_IRQHandler+0x580>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80011b6:	6959      	ldr	r1, [r3, #20]
 80011b8:	074f      	lsls	r7, r1, #29
 80011ba:	d508      	bpl.n	80011ce <HAL_I2C_EV_IRQHandler+0x55e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80011bc:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80011be:	691b      	ldr	r3, [r3, #16]
 80011c0:	1c4c      	adds	r4, r1, #1
 80011c2:	6244      	str	r4, [r0, #36]	; 0x24
 80011c4:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 80011c6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80011c8:	3b01      	subs	r3, #1
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80011ce:	6801      	ldr	r1, [r0, #0]
 80011d0:	694b      	ldr	r3, [r1, #20]
 80011d2:	065e      	lsls	r6, r3, #25
 80011d4:	d508      	bpl.n	80011e8 <HAL_I2C_EV_IRQHandler+0x578>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80011d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011d8:	6909      	ldr	r1, [r1, #16]
 80011da:	1c5c      	adds	r4, r3, #1
 80011dc:	6244      	str	r4, [r0, #36]	; 0x24
 80011de:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 80011e0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80011e2:	3b01      	subs	r3, #1
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80011e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011ea:	f043 0304 	orr.w	r3, r3, #4
 80011ee:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80011f0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80011f2:	b123      	cbz	r3, 80011fe <HAL_I2C_EV_IRQHandler+0x58e>
    I2C_ITError(hi2c);
 80011f4:	f7ff fca8 	bl	8000b48 <I2C_ITError>
 80011f8:	e6a9      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80011fa:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80011fc:	e7d4      	b.n	80011a8 <HAL_I2C_EV_IRQHandler+0x538>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 80011fe:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 8001202:	2902      	cmp	r1, #2
 8001204:	d80a      	bhi.n	800121c <HAL_I2C_EV_IRQHandler+0x5ac>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001206:	4a10      	ldr	r2, [pc, #64]	; (8001248 <HAL_I2C_EV_IRQHandler+0x5d8>)
 8001208:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 800120a:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 800120c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800120e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001212:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8001216:	f7ff fc92 	bl	8000b3e <HAL_I2C_ListenCpltCallback>
 800121a:	e698      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800121c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800121e:	2b22      	cmp	r3, #34	; 0x22
 8001220:	d002      	beq.n	8001228 <HAL_I2C_EV_IRQHandler+0x5b8>
 8001222:	2a22      	cmp	r2, #34	; 0x22
 8001224:	f47f ae93 	bne.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001228:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800122a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800122c:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800122e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001232:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001236:	f7ff fc80 	bl	8000b3a <HAL_I2C_SlaveRxCpltCallback>
 800123a:	e688      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 800123c:	00010040 	.word	0x00010040
 8001240:	00010002 	.word	0x00010002
 8001244:	00010010 	.word	0x00010010
 8001248:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800124c:	4e39      	ldr	r6, [pc, #228]	; (8001334 <HAL_I2C_EV_IRQHandler+0x6c4>)
 800124e:	4c3a      	ldr	r4, [pc, #232]	; (8001338 <HAL_I2C_EV_IRQHandler+0x6c8>)
 8001250:	402e      	ands	r6, r5
 8001252:	400c      	ands	r4, r1
 8001254:	2e00      	cmp	r6, #0
 8001256:	d036      	beq.n	80012c6 <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001258:	4d38      	ldr	r5, [pc, #224]	; (800133c <HAL_I2C_EV_IRQHandler+0x6cc>)
 800125a:	400d      	ands	r5, r1
 800125c:	b33d      	cbz	r5, 80012ae <HAL_I2C_EV_IRQHandler+0x63e>
 800125e:	0555      	lsls	r5, r2, #21
 8001260:	d525      	bpl.n	80012ae <HAL_I2C_EV_IRQHandler+0x63e>
 8001262:	bb24      	cbnz	r4, 80012ae <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8001264:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8001268:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
  uint32_t CurrentState = hi2c->State;
 800126a:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 800126c:	b292      	uxth	r2, r2
 800126e:	2a00      	cmp	r2, #0
 8001270:	f43f ae6d 	beq.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001274:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001276:	1c54      	adds	r4, r2, #1
 8001278:	6244      	str	r4, [r0, #36]	; 0x24
 800127a:	7812      	ldrb	r2, [r2, #0]
 800127c:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 800127e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001280:	3a01      	subs	r2, #1
 8001282:	b292      	uxth	r2, r2
 8001284:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001286:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001288:	b292      	uxth	r2, r2
 800128a:	2a00      	cmp	r2, #0
 800128c:	f47f ae5f 	bne.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 8001290:	2929      	cmp	r1, #41	; 0x29
 8001292:	f47f ae5c 	bne.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800129c:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800129e:	2321      	movs	r3, #33	; 0x21
 80012a0:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80012a2:	2328      	movs	r3, #40	; 0x28
 80012a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80012a8:	f7ff fc46 	bl	8000b38 <HAL_I2C_SlaveTxCpltCallback>
 80012ac:	e64f      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80012ae:	2c00      	cmp	r4, #0
 80012b0:	f43f ae4d 	beq.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 80012b4:	0594      	lsls	r4, r2, #22
 80012b6:	f57f ae4a 	bpl.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
  if(hi2c->XferCount != 0U)
 80012ba:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80012bc:	b292      	uxth	r2, r2
 80012be:	2a00      	cmp	r2, #0
 80012c0:	f47f ae63 	bne.w	8000f8a <HAL_I2C_EV_IRQHandler+0x31a>
 80012c4:	e643      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80012c6:	4d1e      	ldr	r5, [pc, #120]	; (8001340 <HAL_I2C_EV_IRQHandler+0x6d0>)
 80012c8:	400d      	ands	r5, r1
 80012ca:	b335      	cbz	r5, 800131a <HAL_I2C_EV_IRQHandler+0x6aa>
 80012cc:	0551      	lsls	r1, r2, #21
 80012ce:	d524      	bpl.n	800131a <HAL_I2C_EV_IRQHandler+0x6aa>
 80012d0:	bb1c      	cbnz	r4, 800131a <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 80012d2:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 80012d6:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
  uint32_t CurrentState = hi2c->State;
 80012d8:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 80012da:	b289      	uxth	r1, r1
 80012dc:	2900      	cmp	r1, #0
 80012de:	f43f ae36 	beq.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80012e2:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	1c4c      	adds	r4, r1, #1
 80012e8:	6244      	str	r4, [r0, #36]	; 0x24
 80012ea:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 80012ec:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80012ee:	3b01      	subs	r3, #1
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80012f4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f47f ae28 	bne.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 80012fe:	2a2a      	cmp	r2, #42	; 0x2a
 8001300:	f47f ae25 	bne.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001304:	6802      	ldr	r2, [r0, #0]
 8001306:	6853      	ldr	r3, [r2, #4]
 8001308:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800130c:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800130e:	2322      	movs	r3, #34	; 0x22
 8001310:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001312:	2328      	movs	r3, #40	; 0x28
 8001314:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8001318:	e78d      	b.n	8001236 <HAL_I2C_EV_IRQHandler+0x5c6>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800131a:	2c00      	cmp	r4, #0
 800131c:	f43f ae17 	beq.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 8001320:	0592      	lsls	r2, r2, #22
 8001322:	f57f ae14 	bpl.w	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
  if(hi2c->XferCount != 0U)
 8001326:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001328:	b292      	uxth	r2, r2
 800132a:	2a00      	cmp	r2, #0
 800132c:	f47f ae77 	bne.w	800101e <HAL_I2C_EV_IRQHandler+0x3ae>
 8001330:	e60d      	b.n	8000f4e <HAL_I2C_EV_IRQHandler+0x2de>
 8001332:	bf00      	nop
 8001334:	00100004 	.word	0x00100004
 8001338:	00010004 	.word	0x00010004
 800133c:	00010080 	.word	0x00010080
 8001340:	00010040 	.word	0x00010040

08001344 <HAL_I2C_ER_IRQHandler>:
{
 8001344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001346:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001348:	4a4b      	ldr	r2, [pc, #300]	; (8001478 <HAL_I2C_ER_IRQHandler+0x134>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800134a:	695e      	ldr	r6, [r3, #20]
{
 800134c:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800134e:	4216      	tst	r6, r2
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001350:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001352:	d00c      	beq.n	800136e <HAL_I2C_ER_IRQHandler+0x2a>
 8001354:	05e8      	lsls	r0, r5, #23
 8001356:	d50a      	bpl.n	800136e <HAL_I2C_ER_IRQHandler+0x2a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001358:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800135a:	f042 0201 	orr.w	r2, r2, #1
 800135e:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001360:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001364:	615a      	str	r2, [r3, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800136c:	601a      	str	r2, [r3, #0]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800136e:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8001372:	d008      	beq.n	8001386 <HAL_I2C_ER_IRQHandler+0x42>
 8001374:	05e9      	lsls	r1, r5, #23
 8001376:	d506      	bpl.n	8001386 <HAL_I2C_ER_IRQHandler+0x42>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001378:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800137a:	f042 0202 	orr.w	r2, r2, #2
 800137e:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001380:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001384:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001386:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 800138a:	d036      	beq.n	80013fa <HAL_I2C_ER_IRQHandler+0xb6>
 800138c:	05ea      	lsls	r2, r5, #23
 800138e:	d534      	bpl.n	80013fa <HAL_I2C_ER_IRQHandler+0xb6>
    tmp1 = hi2c->Mode;
 8001390:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8001394:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8001396:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800139a:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 800139c:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 800139e:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
 80013a0:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80013a2:	d158      	bne.n	8001456 <HAL_I2C_ER_IRQHandler+0x112>
 80013a4:	2900      	cmp	r1, #0
 80013a6:	d156      	bne.n	8001456 <HAL_I2C_ER_IRQHandler+0x112>
 80013a8:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 80013ac:	2921      	cmp	r1, #33	; 0x21
 80013ae:	d003      	beq.n	80013b8 <HAL_I2C_ER_IRQHandler+0x74>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80013b0:	2a28      	cmp	r2, #40	; 0x28
 80013b2:	d150      	bne.n	8001456 <HAL_I2C_ER_IRQHandler+0x112>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80013b4:	2821      	cmp	r0, #33	; 0x21
 80013b6:	d14e      	bne.n	8001456 <HAL_I2C_ER_IRQHandler+0x112>
  uint32_t CurrentState       = hi2c->State;
 80013b8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80013bc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 80013be:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80013c0:	2904      	cmp	r1, #4
 80013c2:	d001      	beq.n	80013c8 <HAL_I2C_ER_IRQHandler+0x84>
 80013c4:	2908      	cmp	r1, #8
 80013c6:	d12c      	bne.n	8001422 <HAL_I2C_ER_IRQHandler+0xde>
 80013c8:	2a28      	cmp	r2, #40	; 0x28
 80013ca:	d12a      	bne.n	8001422 <HAL_I2C_ER_IRQHandler+0xde>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80013cc:	4a2b      	ldr	r2, [pc, #172]	; (800147c <HAL_I2C_ER_IRQHandler+0x138>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80013ce:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80013d0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80013d8:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80013de:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013e6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80013e8:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80013ea:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80013ec:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80013ee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80013f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80013f6:	f7ff fba2 	bl	8000b3e <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80013fa:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 80013fe:	d009      	beq.n	8001414 <HAL_I2C_ER_IRQHandler+0xd0>
 8001400:	05eb      	lsls	r3, r5, #23
 8001402:	d507      	bpl.n	8001414 <HAL_I2C_ER_IRQHandler+0xd0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001404:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001408:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800140a:	f043 0308 	orr.w	r3, r3, #8
 800140e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001410:	6823      	ldr	r3, [r4, #0]
 8001412:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001414:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001416:	b373      	cbz	r3, 8001476 <HAL_I2C_ER_IRQHandler+0x132>
    I2C_ITError(hi2c);
 8001418:	4620      	mov	r0, r4
}
 800141a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 800141e:	f7ff bb93 	b.w	8000b48 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001422:	2a21      	cmp	r2, #33	; 0x21
 8001424:	d123      	bne.n	800146e <HAL_I2C_ER_IRQHandler+0x12a>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001426:	4915      	ldr	r1, [pc, #84]	; (800147c <HAL_I2C_ER_IRQHandler+0x138>)
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001428:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800142a:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800142c:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800142e:	2220      	movs	r2, #32
 8001430:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001434:	2200      	movs	r2, #0
 8001436:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001440:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001442:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001446:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800144e:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001450:	f7ff fb72 	bl	8000b38 <HAL_I2C_SlaveTxCpltCallback>
 8001454:	e7d1      	b.n	80013fa <HAL_I2C_ER_IRQHandler+0xb6>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001456:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001458:	f042 0204 	orr.w	r2, r2, #4
 800145c:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 800145e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001462:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001464:	bf02      	ittt	eq
 8001466:	681a      	ldreq	r2, [r3, #0]
 8001468:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 800146c:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800146e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001472:	615a      	str	r2, [r3, #20]
 8001474:	e7c1      	b.n	80013fa <HAL_I2C_ER_IRQHandler+0xb6>
 8001476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001478:	00010100 	.word	0x00010100
 800147c:	ffff0000 	.word	0xffff0000

08001480 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001480:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8001482:	b508      	push	{r3, lr}
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001484:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001486:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800148e:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8001490:	2200      	movs	r2, #0
 8001492:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001494:	634a      	str	r2, [r1, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001496:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001498:	634a      	str	r2, [r1, #52]	; 0x34
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 800149a:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800149e:	2960      	cmp	r1, #96	; 0x60
 80014a0:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 80014a4:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80014a8:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80014ac:	d107      	bne.n	80014be <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014ae:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	f022 0201 	bic.w	r2, r2, #1
 80014b6:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80014b8:	f7ff fb45 	bl	8000b46 <HAL_I2C_AbortCpltCallback>
 80014bc:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	f022 0201 	bic.w	r2, r2, #1
 80014c4:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80014c6:	f7ff fb3d 	bl	8000b44 <HAL_I2C_ErrorCallback>
 80014ca:	bd08      	pop	{r3, pc}

080014cc <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014cc:	6803      	ldr	r3, [r0, #0]
{
 80014ce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d2:	07db      	lsls	r3, r3, #31
{
 80014d4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d6:	d410      	bmi.n	80014fa <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014d8:	682b      	ldr	r3, [r5, #0]
 80014da:	079f      	lsls	r7, r3, #30
 80014dc:	d45e      	bmi.n	800159c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014de:	682b      	ldr	r3, [r5, #0]
 80014e0:	0719      	lsls	r1, r3, #28
 80014e2:	f100 8095 	bmi.w	8001610 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e6:	682b      	ldr	r3, [r5, #0]
 80014e8:	075a      	lsls	r2, r3, #29
 80014ea:	f100 80bf 	bmi.w	800166c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014ee:	69ea      	ldr	r2, [r5, #28]
 80014f0:	2a00      	cmp	r2, #0
 80014f2:	f040 812d 	bne.w	8001750 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80014f6:	2000      	movs	r0, #0
 80014f8:	e014      	b.n	8001524 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80014fa:	4c90      	ldr	r4, [pc, #576]	; (800173c <HAL_RCC_OscConfig+0x270>)
 80014fc:	6863      	ldr	r3, [r4, #4]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b04      	cmp	r3, #4
 8001504:	d007      	beq.n	8001516 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001506:	6863      	ldr	r3, [r4, #4]
 8001508:	f003 030c 	and.w	r3, r3, #12
 800150c:	2b08      	cmp	r3, #8
 800150e:	d10c      	bne.n	800152a <HAL_RCC_OscConfig+0x5e>
 8001510:	6863      	ldr	r3, [r4, #4]
 8001512:	03de      	lsls	r6, r3, #15
 8001514:	d509      	bpl.n	800152a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001516:	6823      	ldr	r3, [r4, #0]
 8001518:	039c      	lsls	r4, r3, #14
 800151a:	d5dd      	bpl.n	80014d8 <HAL_RCC_OscConfig+0xc>
 800151c:	686b      	ldr	r3, [r5, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1da      	bne.n	80014d8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001522:	2001      	movs	r0, #1
}
 8001524:	b002      	add	sp, #8
 8001526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800152a:	686b      	ldr	r3, [r5, #4]
 800152c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001530:	d110      	bne.n	8001554 <HAL_RCC_OscConfig+0x88>
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001538:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800153a:	f7fe fe51 	bl	80001e0 <HAL_GetTick>
 800153e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001540:	6823      	ldr	r3, [r4, #0]
 8001542:	0398      	lsls	r0, r3, #14
 8001544:	d4c8      	bmi.n	80014d8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001546:	f7fe fe4b 	bl	80001e0 <HAL_GetTick>
 800154a:	1b80      	subs	r0, r0, r6
 800154c:	2864      	cmp	r0, #100	; 0x64
 800154e:	d9f7      	bls.n	8001540 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001550:	2003      	movs	r0, #3
 8001552:	e7e7      	b.n	8001524 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001554:	b99b      	cbnz	r3, 800157e <HAL_RCC_OscConfig+0xb2>
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155c:	6023      	str	r3, [r4, #0]
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001564:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001566:	f7fe fe3b 	bl	80001e0 <HAL_GetTick>
 800156a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156c:	6823      	ldr	r3, [r4, #0]
 800156e:	0399      	lsls	r1, r3, #14
 8001570:	d5b2      	bpl.n	80014d8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001572:	f7fe fe35 	bl	80001e0 <HAL_GetTick>
 8001576:	1b80      	subs	r0, r0, r6
 8001578:	2864      	cmp	r0, #100	; 0x64
 800157a:	d9f7      	bls.n	800156c <HAL_RCC_OscConfig+0xa0>
 800157c:	e7e8      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800157e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	d103      	bne.n	800158e <HAL_RCC_OscConfig+0xc2>
 8001586:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800158a:	6023      	str	r3, [r4, #0]
 800158c:	e7d1      	b.n	8001532 <HAL_RCC_OscConfig+0x66>
 800158e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001592:	6023      	str	r3, [r4, #0]
 8001594:	6823      	ldr	r3, [r4, #0]
 8001596:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800159a:	e7cd      	b.n	8001538 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800159c:	4c67      	ldr	r4, [pc, #412]	; (800173c <HAL_RCC_OscConfig+0x270>)
 800159e:	6863      	ldr	r3, [r4, #4]
 80015a0:	f013 0f0c 	tst.w	r3, #12
 80015a4:	d007      	beq.n	80015b6 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015a6:	6863      	ldr	r3, [r4, #4]
 80015a8:	f003 030c 	and.w	r3, r3, #12
 80015ac:	2b08      	cmp	r3, #8
 80015ae:	d110      	bne.n	80015d2 <HAL_RCC_OscConfig+0x106>
 80015b0:	6863      	ldr	r3, [r4, #4]
 80015b2:	03da      	lsls	r2, r3, #15
 80015b4:	d40d      	bmi.n	80015d2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b6:	6823      	ldr	r3, [r4, #0]
 80015b8:	079b      	lsls	r3, r3, #30
 80015ba:	d502      	bpl.n	80015c2 <HAL_RCC_OscConfig+0xf6>
 80015bc:	692b      	ldr	r3, [r5, #16]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d1af      	bne.n	8001522 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	696a      	ldr	r2, [r5, #20]
 80015c6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015ca:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015ce:	6023      	str	r3, [r4, #0]
 80015d0:	e785      	b.n	80014de <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015d2:	692a      	ldr	r2, [r5, #16]
 80015d4:	4b5a      	ldr	r3, [pc, #360]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015d6:	b16a      	cbz	r2, 80015f4 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80015d8:	2201      	movs	r2, #1
 80015da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015dc:	f7fe fe00 	bl	80001e0 <HAL_GetTick>
 80015e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e2:	6823      	ldr	r3, [r4, #0]
 80015e4:	079f      	lsls	r7, r3, #30
 80015e6:	d4ec      	bmi.n	80015c2 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e8:	f7fe fdfa 	bl	80001e0 <HAL_GetTick>
 80015ec:	1b80      	subs	r0, r0, r6
 80015ee:	2802      	cmp	r0, #2
 80015f0:	d9f7      	bls.n	80015e2 <HAL_RCC_OscConfig+0x116>
 80015f2:	e7ad      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80015f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015f6:	f7fe fdf3 	bl	80001e0 <HAL_GetTick>
 80015fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fc:	6823      	ldr	r3, [r4, #0]
 80015fe:	0798      	lsls	r0, r3, #30
 8001600:	f57f af6d 	bpl.w	80014de <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001604:	f7fe fdec 	bl	80001e0 <HAL_GetTick>
 8001608:	1b80      	subs	r0, r0, r6
 800160a:	2802      	cmp	r0, #2
 800160c:	d9f6      	bls.n	80015fc <HAL_RCC_OscConfig+0x130>
 800160e:	e79f      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001610:	69aa      	ldr	r2, [r5, #24]
 8001612:	4c4a      	ldr	r4, [pc, #296]	; (800173c <HAL_RCC_OscConfig+0x270>)
 8001614:	4b4b      	ldr	r3, [pc, #300]	; (8001744 <HAL_RCC_OscConfig+0x278>)
 8001616:	b1da      	cbz	r2, 8001650 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001618:	2201      	movs	r2, #1
 800161a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800161c:	f7fe fde0 	bl	80001e0 <HAL_GetTick>
 8001620:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001624:	079b      	lsls	r3, r3, #30
 8001626:	d50d      	bpl.n	8001644 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001628:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800162c:	4b46      	ldr	r3, [pc, #280]	; (8001748 <HAL_RCC_OscConfig+0x27c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	fbb3 f3f2 	udiv	r3, r3, r2
 8001634:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001636:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001638:	9b01      	ldr	r3, [sp, #4]
 800163a:	1e5a      	subs	r2, r3, #1
 800163c:	9201      	str	r2, [sp, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f9      	bne.n	8001636 <HAL_RCC_OscConfig+0x16a>
 8001642:	e750      	b.n	80014e6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001644:	f7fe fdcc 	bl	80001e0 <HAL_GetTick>
 8001648:	1b80      	subs	r0, r0, r6
 800164a:	2802      	cmp	r0, #2
 800164c:	d9e9      	bls.n	8001622 <HAL_RCC_OscConfig+0x156>
 800164e:	e77f      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001650:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001652:	f7fe fdc5 	bl	80001e0 <HAL_GetTick>
 8001656:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800165a:	079f      	lsls	r7, r3, #30
 800165c:	f57f af43 	bpl.w	80014e6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001660:	f7fe fdbe 	bl	80001e0 <HAL_GetTick>
 8001664:	1b80      	subs	r0, r0, r6
 8001666:	2802      	cmp	r0, #2
 8001668:	d9f6      	bls.n	8001658 <HAL_RCC_OscConfig+0x18c>
 800166a:	e771      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800166c:	4c33      	ldr	r4, [pc, #204]	; (800173c <HAL_RCC_OscConfig+0x270>)
 800166e:	69e3      	ldr	r3, [r4, #28]
 8001670:	00d8      	lsls	r0, r3, #3
 8001672:	d424      	bmi.n	80016be <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001674:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	69e3      	ldr	r3, [r4, #28]
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800167c:	61e3      	str	r3, [r4, #28]
 800167e:	69e3      	ldr	r3, [r4, #28]
 8001680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001688:	4e30      	ldr	r6, [pc, #192]	; (800174c <HAL_RCC_OscConfig+0x280>)
 800168a:	6833      	ldr	r3, [r6, #0]
 800168c:	05d9      	lsls	r1, r3, #23
 800168e:	d518      	bpl.n	80016c2 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001690:	68eb      	ldr	r3, [r5, #12]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d126      	bne.n	80016e4 <HAL_RCC_OscConfig+0x218>
 8001696:	6a23      	ldr	r3, [r4, #32]
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800169e:	f7fe fd9f 	bl	80001e0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80016a6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a8:	6a23      	ldr	r3, [r4, #32]
 80016aa:	079b      	lsls	r3, r3, #30
 80016ac:	d53f      	bpl.n	800172e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80016ae:	2f00      	cmp	r7, #0
 80016b0:	f43f af1d 	beq.w	80014ee <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b4:	69e3      	ldr	r3, [r4, #28]
 80016b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ba:	61e3      	str	r3, [r4, #28]
 80016bc:	e717      	b.n	80014ee <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80016be:	2700      	movs	r7, #0
 80016c0:	e7e2      	b.n	8001688 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016c2:	6833      	ldr	r3, [r6, #0]
 80016c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016c8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016ca:	f7fe fd89 	bl	80001e0 <HAL_GetTick>
 80016ce:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	6833      	ldr	r3, [r6, #0]
 80016d2:	05da      	lsls	r2, r3, #23
 80016d4:	d4dc      	bmi.n	8001690 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d6:	f7fe fd83 	bl	80001e0 <HAL_GetTick>
 80016da:	eba0 0008 	sub.w	r0, r0, r8
 80016de:	2864      	cmp	r0, #100	; 0x64
 80016e0:	d9f6      	bls.n	80016d0 <HAL_RCC_OscConfig+0x204>
 80016e2:	e735      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e4:	b9ab      	cbnz	r3, 8001712 <HAL_RCC_OscConfig+0x246>
 80016e6:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	6223      	str	r3, [r4, #32]
 80016f2:	6a23      	ldr	r3, [r4, #32]
 80016f4:	f023 0304 	bic.w	r3, r3, #4
 80016f8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80016fa:	f7fe fd71 	bl	80001e0 <HAL_GetTick>
 80016fe:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001700:	6a23      	ldr	r3, [r4, #32]
 8001702:	0798      	lsls	r0, r3, #30
 8001704:	d5d3      	bpl.n	80016ae <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001706:	f7fe fd6b 	bl	80001e0 <HAL_GetTick>
 800170a:	1b80      	subs	r0, r0, r6
 800170c:	4540      	cmp	r0, r8
 800170e:	d9f7      	bls.n	8001700 <HAL_RCC_OscConfig+0x234>
 8001710:	e71e      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001712:	2b05      	cmp	r3, #5
 8001714:	6a23      	ldr	r3, [r4, #32]
 8001716:	d103      	bne.n	8001720 <HAL_RCC_OscConfig+0x254>
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6223      	str	r3, [r4, #32]
 800171e:	e7ba      	b.n	8001696 <HAL_RCC_OscConfig+0x1ca>
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	6223      	str	r3, [r4, #32]
 8001726:	6a23      	ldr	r3, [r4, #32]
 8001728:	f023 0304 	bic.w	r3, r3, #4
 800172c:	e7b6      	b.n	800169c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800172e:	f7fe fd57 	bl	80001e0 <HAL_GetTick>
 8001732:	eba0 0008 	sub.w	r0, r0, r8
 8001736:	42b0      	cmp	r0, r6
 8001738:	d9b6      	bls.n	80016a8 <HAL_RCC_OscConfig+0x1dc>
 800173a:	e709      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
 800173c:	40021000 	.word	0x40021000
 8001740:	42420000 	.word	0x42420000
 8001744:	42420480 	.word	0x42420480
 8001748:	2000001c 	.word	0x2000001c
 800174c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001750:	4c22      	ldr	r4, [pc, #136]	; (80017dc <HAL_RCC_OscConfig+0x310>)
 8001752:	6863      	ldr	r3, [r4, #4]
 8001754:	f003 030c 	and.w	r3, r3, #12
 8001758:	2b08      	cmp	r3, #8
 800175a:	f43f aee2 	beq.w	8001522 <HAL_RCC_OscConfig+0x56>
 800175e:	2300      	movs	r3, #0
 8001760:	4e1f      	ldr	r6, [pc, #124]	; (80017e0 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001762:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001764:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001766:	d12b      	bne.n	80017c0 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001768:	f7fe fd3a 	bl	80001e0 <HAL_GetTick>
 800176c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800176e:	6823      	ldr	r3, [r4, #0]
 8001770:	0199      	lsls	r1, r3, #6
 8001772:	d41f      	bmi.n	80017b4 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001774:	6a2b      	ldr	r3, [r5, #32]
 8001776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177a:	d105      	bne.n	8001788 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800177c:	6862      	ldr	r2, [r4, #4]
 800177e:	68a9      	ldr	r1, [r5, #8]
 8001780:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001784:	430a      	orrs	r2, r1
 8001786:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001788:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800178a:	6862      	ldr	r2, [r4, #4]
 800178c:	430b      	orrs	r3, r1
 800178e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001792:	4313      	orrs	r3, r2
 8001794:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001796:	2301      	movs	r3, #1
 8001798:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800179a:	f7fe fd21 	bl	80001e0 <HAL_GetTick>
 800179e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017a0:	6823      	ldr	r3, [r4, #0]
 80017a2:	019a      	lsls	r2, r3, #6
 80017a4:	f53f aea7 	bmi.w	80014f6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a8:	f7fe fd1a 	bl	80001e0 <HAL_GetTick>
 80017ac:	1b40      	subs	r0, r0, r5
 80017ae:	2802      	cmp	r0, #2
 80017b0:	d9f6      	bls.n	80017a0 <HAL_RCC_OscConfig+0x2d4>
 80017b2:	e6cd      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b4:	f7fe fd14 	bl	80001e0 <HAL_GetTick>
 80017b8:	1bc0      	subs	r0, r0, r7
 80017ba:	2802      	cmp	r0, #2
 80017bc:	d9d7      	bls.n	800176e <HAL_RCC_OscConfig+0x2a2>
 80017be:	e6c7      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80017c0:	f7fe fd0e 	bl	80001e0 <HAL_GetTick>
 80017c4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	019b      	lsls	r3, r3, #6
 80017ca:	f57f ae94 	bpl.w	80014f6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ce:	f7fe fd07 	bl	80001e0 <HAL_GetTick>
 80017d2:	1b40      	subs	r0, r0, r5
 80017d4:	2802      	cmp	r0, #2
 80017d6:	d9f6      	bls.n	80017c6 <HAL_RCC_OscConfig+0x2fa>
 80017d8:	e6ba      	b.n	8001550 <HAL_RCC_OscConfig+0x84>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	42420060 	.word	0x42420060

080017e4 <HAL_RCC_GetSysClockFreq>:
{
 80017e4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017e6:	4b19      	ldr	r3, [pc, #100]	; (800184c <HAL_RCC_GetSysClockFreq+0x68>)
{
 80017e8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017ea:	ac02      	add	r4, sp, #8
 80017ec:	f103 0510 	add.w	r5, r3, #16
 80017f0:	4622      	mov	r2, r4
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	6859      	ldr	r1, [r3, #4]
 80017f6:	3308      	adds	r3, #8
 80017f8:	c203      	stmia	r2!, {r0, r1}
 80017fa:	42ab      	cmp	r3, r5
 80017fc:	4614      	mov	r4, r2
 80017fe:	d1f7      	bne.n	80017f0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001800:	2301      	movs	r3, #1
 8001802:	f88d 3004 	strb.w	r3, [sp, #4]
 8001806:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001808:	4911      	ldr	r1, [pc, #68]	; (8001850 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800180a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800180e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001810:	f003 020c 	and.w	r2, r3, #12
 8001814:	2a08      	cmp	r2, #8
 8001816:	d117      	bne.n	8001848 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001818:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800181c:	a806      	add	r0, sp, #24
 800181e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001820:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001822:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001826:	d50c      	bpl.n	8001842 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001828:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800182a:	480a      	ldr	r0, [pc, #40]	; (8001854 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800182c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001830:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001832:	aa06      	add	r2, sp, #24
 8001834:	4413      	add	r3, r2
 8001836:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800183a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800183e:	b007      	add	sp, #28
 8001840:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_RCC_GetSysClockFreq+0x74>)
 8001844:	4350      	muls	r0, r2
 8001846:	e7fa      	b.n	800183e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001848:	4802      	ldr	r0, [pc, #8]	; (8001854 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800184a:	e7f8      	b.n	800183e <HAL_RCC_GetSysClockFreq+0x5a>
 800184c:	08003448 	.word	0x08003448
 8001850:	40021000 	.word	0x40021000
 8001854:	007a1200 	.word	0x007a1200
 8001858:	003d0900 	.word	0x003d0900

0800185c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800185c:	4a54      	ldr	r2, [pc, #336]	; (80019b0 <HAL_RCC_ClockConfig+0x154>)
{
 800185e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001862:	6813      	ldr	r3, [r2, #0]
{
 8001864:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	428b      	cmp	r3, r1
{
 800186c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800186e:	d32a      	bcc.n	80018c6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001870:	6829      	ldr	r1, [r5, #0]
 8001872:	078c      	lsls	r4, r1, #30
 8001874:	d434      	bmi.n	80018e0 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001876:	07ca      	lsls	r2, r1, #31
 8001878:	d447      	bmi.n	800190a <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800187a:	4a4d      	ldr	r2, [pc, #308]	; (80019b0 <HAL_RCC_ClockConfig+0x154>)
 800187c:	6813      	ldr	r3, [r2, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	429e      	cmp	r6, r3
 8001884:	f0c0 8082 	bcc.w	800198c <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001888:	682a      	ldr	r2, [r5, #0]
 800188a:	4c4a      	ldr	r4, [pc, #296]	; (80019b4 <HAL_RCC_ClockConfig+0x158>)
 800188c:	f012 0f04 	tst.w	r2, #4
 8001890:	f040 8087 	bne.w	80019a2 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001894:	0713      	lsls	r3, r2, #28
 8001896:	d506      	bpl.n	80018a6 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001898:	6863      	ldr	r3, [r4, #4]
 800189a:	692a      	ldr	r2, [r5, #16]
 800189c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80018a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018a4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a6:	f7ff ff9d 	bl	80017e4 <HAL_RCC_GetSysClockFreq>
 80018aa:	6863      	ldr	r3, [r4, #4]
 80018ac:	4a42      	ldr	r2, [pc, #264]	; (80019b8 <HAL_RCC_ClockConfig+0x15c>)
 80018ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018b2:	5cd3      	ldrb	r3, [r2, r3]
 80018b4:	40d8      	lsrs	r0, r3
 80018b6:	4b41      	ldr	r3, [pc, #260]	; (80019bc <HAL_RCC_ClockConfig+0x160>)
 80018b8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7fe fc4e 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 80018c0:	2000      	movs	r0, #0
}
 80018c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c6:	6813      	ldr	r3, [r2, #0]
 80018c8:	f023 0307 	bic.w	r3, r3, #7
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018d0:	6813      	ldr	r3, [r2, #0]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	4299      	cmp	r1, r3
 80018d8:	d0ca      	beq.n	8001870 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80018da:	2001      	movs	r0, #1
 80018dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018e0:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e6:	bf1e      	ittt	ne
 80018e8:	685a      	ldrne	r2, [r3, #4]
 80018ea:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80018ee:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f2:	bf42      	ittt	mi
 80018f4:	685a      	ldrmi	r2, [r3, #4]
 80018f6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80018fa:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	68a8      	ldr	r0, [r5, #8]
 8001900:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001904:	4302      	orrs	r2, r0
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	e7b5      	b.n	8001876 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190a:	686a      	ldr	r2, [r5, #4]
 800190c:	4c29      	ldr	r4, [pc, #164]	; (80019b4 <HAL_RCC_ClockConfig+0x158>)
 800190e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001910:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001912:	d11c      	bne.n	800194e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001914:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001918:	d0df      	beq.n	80018da <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001920:	f023 0303 	bic.w	r3, r3, #3
 8001924:	4313      	orrs	r3, r2
 8001926:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001928:	f7fe fc5a 	bl	80001e0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192c:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800192e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001930:	2b01      	cmp	r3, #1
 8001932:	d114      	bne.n	800195e <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001934:	6863      	ldr	r3, [r4, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b04      	cmp	r3, #4
 800193c:	d09d      	beq.n	800187a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193e:	f7fe fc4f 	bl	80001e0 <HAL_GetTick>
 8001942:	1bc0      	subs	r0, r0, r7
 8001944:	4540      	cmp	r0, r8
 8001946:	d9f5      	bls.n	8001934 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8001948:	2003      	movs	r0, #3
 800194a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800194e:	2a02      	cmp	r2, #2
 8001950:	d102      	bne.n	8001958 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001952:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001956:	e7df      	b.n	8001918 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001958:	f013 0f02 	tst.w	r3, #2
 800195c:	e7dc      	b.n	8001918 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800195e:	2b02      	cmp	r3, #2
 8001960:	d10f      	bne.n	8001982 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001962:	6863      	ldr	r3, [r4, #4]
 8001964:	f003 030c 	and.w	r3, r3, #12
 8001968:	2b08      	cmp	r3, #8
 800196a:	d086      	beq.n	800187a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196c:	f7fe fc38 	bl	80001e0 <HAL_GetTick>
 8001970:	1bc0      	subs	r0, r0, r7
 8001972:	4540      	cmp	r0, r8
 8001974:	d9f5      	bls.n	8001962 <HAL_RCC_ClockConfig+0x106>
 8001976:	e7e7      	b.n	8001948 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001978:	f7fe fc32 	bl	80001e0 <HAL_GetTick>
 800197c:	1bc0      	subs	r0, r0, r7
 800197e:	4540      	cmp	r0, r8
 8001980:	d8e2      	bhi.n	8001948 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001982:	6863      	ldr	r3, [r4, #4]
 8001984:	f013 0f0c 	tst.w	r3, #12
 8001988:	d1f6      	bne.n	8001978 <HAL_RCC_ClockConfig+0x11c>
 800198a:	e776      	b.n	800187a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198c:	6813      	ldr	r3, [r2, #0]
 800198e:	f023 0307 	bic.w	r3, r3, #7
 8001992:	4333      	orrs	r3, r6
 8001994:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001996:	6813      	ldr	r3, [r2, #0]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	429e      	cmp	r6, r3
 800199e:	d19c      	bne.n	80018da <HAL_RCC_ClockConfig+0x7e>
 80019a0:	e772      	b.n	8001888 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a2:	6863      	ldr	r3, [r4, #4]
 80019a4:	68e9      	ldr	r1, [r5, #12]
 80019a6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019aa:	430b      	orrs	r3, r1
 80019ac:	6063      	str	r3, [r4, #4]
 80019ae:	e771      	b.n	8001894 <HAL_RCC_ClockConfig+0x38>
 80019b0:	40022000 	.word	0x40022000
 80019b4:	40021000 	.word	0x40021000
 80019b8:	080042d1 	.word	0x080042d1
 80019bc:	2000001c 	.word	0x2000001c

080019c0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019c0:	4b04      	ldr	r3, [pc, #16]	; (80019d4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019c2:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	4a03      	ldr	r2, [pc, #12]	; (80019dc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80019ce:	6810      	ldr	r0, [r2, #0]
}    
 80019d0:	40d8      	lsrs	r0, r3
 80019d2:	4770      	bx	lr
 80019d4:	40021000 	.word	0x40021000
 80019d8:	080042e1 	.word	0x080042e1
 80019dc:	2000001c 	.word	0x2000001c

080019e0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e0:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80019e2:	4a05      	ldr	r2, [pc, #20]	; (80019f8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80019ea:	5cd3      	ldrb	r3, [r2, r3]
 80019ec:	4a03      	ldr	r2, [pc, #12]	; (80019fc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80019ee:	6810      	ldr	r0, [r2, #0]
} 
 80019f0:	40d8      	lsrs	r0, r3
 80019f2:	4770      	bx	lr
 80019f4:	40021000 	.word	0x40021000
 80019f8:	080042e1 	.word	0x080042e1
 80019fc:	2000001c 	.word	0x2000001c

08001a00 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a00:	6803      	ldr	r3, [r0, #0]
 8001a02:	68da      	ldr	r2, [r3, #12]
 8001a04:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001a08:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	f022 0201 	bic.w	r2, r2, #1
 8001a10:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a12:	2320      	movs	r3, #32
 8001a14:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001a18:	4770      	bx	lr
	...

08001a1c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a20:	6805      	ldr	r5, [r0, #0]
 8001a22:	68c2      	ldr	r2, [r0, #12]
 8001a24:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a26:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a30:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001a32:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a34:	430b      	orrs	r3, r1
 8001a36:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001a38:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001a3c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a40:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a46:	696b      	ldr	r3, [r5, #20]
 8001a48:	6982      	ldr	r2, [r0, #24]
 8001a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001a52:	4b40      	ldr	r3, [pc, #256]	; (8001b54 <UART_SetConfig+0x138>)
{
 8001a54:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001a56:	429d      	cmp	r5, r3
 8001a58:	f04f 0419 	mov.w	r4, #25
 8001a5c:	d146      	bne.n	8001aec <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001a5e:	f7ff ffbf 	bl	80019e0 <HAL_RCC_GetPCLK2Freq>
 8001a62:	fb04 f300 	mul.w	r3, r4, r0
 8001a66:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001a6a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001a6e:	00b6      	lsls	r6, r6, #2
 8001a70:	fbb3 f3f6 	udiv	r3, r3, r6
 8001a74:	fbb3 f3f8 	udiv	r3, r3, r8
 8001a78:	011e      	lsls	r6, r3, #4
 8001a7a:	f7ff ffb1 	bl	80019e0 <HAL_RCC_GetPCLK2Freq>
 8001a7e:	4360      	muls	r0, r4
 8001a80:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	fbb0 f7f3 	udiv	r7, r0, r3
 8001a8a:	f7ff ffa9 	bl	80019e0 <HAL_RCC_GetPCLK2Freq>
 8001a8e:	4360      	muls	r0, r4
 8001a90:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a9a:	fbb3 f3f8 	udiv	r3, r3, r8
 8001a9e:	fb08 7313 	mls	r3, r8, r3, r7
 8001aa2:	011b      	lsls	r3, r3, #4
 8001aa4:	3332      	adds	r3, #50	; 0x32
 8001aa6:	fbb3 f3f8 	udiv	r3, r3, r8
 8001aaa:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001aae:	f7ff ff97 	bl	80019e0 <HAL_RCC_GetPCLK2Freq>
 8001ab2:	4360      	muls	r0, r4
 8001ab4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001ab8:	0092      	lsls	r2, r2, #2
 8001aba:	fbb0 faf2 	udiv	sl, r0, r2
 8001abe:	f7ff ff8f 	bl	80019e0 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ac2:	4360      	muls	r0, r4
 8001ac4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ace:	fbb3 f3f8 	udiv	r3, r3, r8
 8001ad2:	fb08 a313 	mls	r3, r8, r3, sl
 8001ad6:	011b      	lsls	r3, r3, #4
 8001ad8:	3332      	adds	r3, #50	; 0x32
 8001ada:	fbb3 f3f8 	udiv	r3, r3, r8
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	433b      	orrs	r3, r7
 8001ae4:	4433      	add	r3, r6
 8001ae6:	60ab      	str	r3, [r5, #8]
 8001ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001aec:	f7ff ff68 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8001af0:	fb04 f300 	mul.w	r3, r4, r0
 8001af4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001af8:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001afc:	00b6      	lsls	r6, r6, #2
 8001afe:	fbb3 f3f6 	udiv	r3, r3, r6
 8001b02:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b06:	011e      	lsls	r6, r3, #4
 8001b08:	f7ff ff5a 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8001b0c:	4360      	muls	r0, r4
 8001b0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	fbb0 f7f3 	udiv	r7, r0, r3
 8001b18:	f7ff ff52 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8001b1c:	4360      	muls	r0, r4
 8001b1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b28:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b2c:	fb08 7313 	mls	r3, r8, r3, r7
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	3332      	adds	r3, #50	; 0x32
 8001b34:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b38:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001b3c:	f7ff ff40 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8001b40:	4360      	muls	r0, r4
 8001b42:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001b46:	0092      	lsls	r2, r2, #2
 8001b48:	fbb0 faf2 	udiv	sl, r0, r2
 8001b4c:	f7ff ff38 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8001b50:	e7b7      	b.n	8001ac2 <UART_SetConfig+0xa6>
 8001b52:	bf00      	nop
 8001b54:	40013800 	.word	0x40013800

08001b58 <HAL_UART_Init>:
{
 8001b58:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	b340      	cbz	r0, 8001bb0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001b5e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001b62:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b66:	b91b      	cbnz	r3, 8001b70 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001b68:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001b6c:	f000 fe28 	bl	80027c0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001b70:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001b72:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001b74:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001b78:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001b7a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001b7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b80:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001b82:	f7ff ff4b 	bl	8001a1c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b86:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b88:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b8a:	691a      	ldr	r2, [r3, #16]
 8001b8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b92:	695a      	ldr	r2, [r3, #20]
 8001b94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b98:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ba0:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001ba2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ba4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001ba6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001baa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001bae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bb0:	2001      	movs	r0, #1
}
 8001bb2:	bd10      	pop	{r4, pc}

08001bb4 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8001bb4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001bb8:	2b20      	cmp	r3, #32
 8001bba:	d118      	bne.n	8001bee <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL) || (Size == 0U)) 
 8001bbc:	b1a9      	cbz	r1, 8001bea <HAL_UART_Transmit_IT+0x36>
 8001bbe:	b1a2      	cbz	r2, 8001bea <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8001bc0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d012      	beq.n	8001bee <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8001bc8:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 8001bca:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bcc:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bce:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 8001bd0:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001bd2:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001bda:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8001bdc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001be0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001be4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8001be6:	4618      	mov	r0, r3
 8001be8:	4770      	bx	lr
      return HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
 8001bec:	4770      	bx	lr
    return HAL_BUSY;
 8001bee:	2002      	movs	r0, #2
}
 8001bf0:	4770      	bx	lr

08001bf2 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001bf2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001bf6:	2b20      	cmp	r3, #32
 8001bf8:	d120      	bne.n	8001c3c <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8001bfa:	b1e9      	cbz	r1, 8001c38 <HAL_UART_Receive_IT+0x46>
 8001bfc:	b1e2      	cbz	r2, 8001c38 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001bfe:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d01a      	beq.n	8001c3c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001c06:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001c08:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c0a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c0c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c0e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c10:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c14:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001c16:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c18:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8001c1a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c1e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001c22:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c24:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8001c26:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c28:	f041 0101 	orr.w	r1, r1, #1
 8001c2c:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001c2e:	68d1      	ldr	r1, [r2, #12]
 8001c30:	f041 0120 	orr.w	r1, r1, #32
 8001c34:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001c36:	4770      	bx	lr
      return HAL_ERROR;
 8001c38:	2001      	movs	r0, #1
 8001c3a:	4770      	bx	lr
    return HAL_BUSY;
 8001c3c:	2002      	movs	r0, #2
}
 8001c3e:	4770      	bx	lr

08001c40 <HAL_UART_TxCpltCallback>:
 8001c40:	4770      	bx	lr

08001c42 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001c42:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001c46:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001c48:	2b22      	cmp	r3, #34	; 0x22
 8001c4a:	d136      	bne.n	8001cba <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001c4c:	6883      	ldr	r3, [r0, #8]
 8001c4e:	6901      	ldr	r1, [r0, #16]
 8001c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c54:	6802      	ldr	r2, [r0, #0]
 8001c56:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001c58:	d123      	bne.n	8001ca2 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001c5a:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001c5c:	b9e9      	cbnz	r1, 8001c9a <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001c5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c62:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001c66:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001c68:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001c6a:	3c01      	subs	r4, #1
 8001c6c:	b2a4      	uxth	r4, r4
 8001c6e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001c70:	b98c      	cbnz	r4, 8001c96 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001c72:	6803      	ldr	r3, [r0, #0]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	f022 0220 	bic.w	r2, r2, #32
 8001c7a:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c82:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001c84:	695a      	ldr	r2, [r3, #20]
 8001c86:	f022 0201 	bic.w	r2, r2, #1
 8001c8a:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001c92:	f000 f8bd 	bl	8001e10 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001c96:	2000      	movs	r0, #0
}
 8001c98:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	f823 2b01 	strh.w	r2, [r3], #1
 8001ca0:	e7e1      	b.n	8001c66 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001ca2:	b921      	cbnz	r1, 8001cae <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ca4:	1c59      	adds	r1, r3, #1
 8001ca6:	6852      	ldr	r2, [r2, #4]
 8001ca8:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001caa:	701a      	strb	r2, [r3, #0]
 8001cac:	e7dc      	b.n	8001c68 <UART_Receive_IT+0x26>
 8001cae:	6852      	ldr	r2, [r2, #4]
 8001cb0:	1c59      	adds	r1, r3, #1
 8001cb2:	6281      	str	r1, [r0, #40]	; 0x28
 8001cb4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001cb8:	e7f7      	b.n	8001caa <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001cba:	2002      	movs	r0, #2
 8001cbc:	bd10      	pop	{r4, pc}
	...

08001cc0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001cc0:	6803      	ldr	r3, [r0, #0]
{
 8001cc2:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001cc4:	681a      	ldr	r2, [r3, #0]
{
 8001cc6:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001cc8:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001cca:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ccc:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8001cce:	d107      	bne.n	8001ce0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001cd0:	0696      	lsls	r6, r2, #26
 8001cd2:	d55a      	bpl.n	8001d8a <HAL_UART_IRQHandler+0xca>
 8001cd4:	068d      	lsls	r5, r1, #26
 8001cd6:	d558      	bpl.n	8001d8a <HAL_UART_IRQHandler+0xca>
}
 8001cd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001cdc:	f7ff bfb1 	b.w	8001c42 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ce0:	f015 0501 	ands.w	r5, r5, #1
 8001ce4:	d102      	bne.n	8001cec <HAL_UART_IRQHandler+0x2c>
 8001ce6:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001cea:	d04e      	beq.n	8001d8a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001cec:	07d3      	lsls	r3, r2, #31
 8001cee:	d505      	bpl.n	8001cfc <HAL_UART_IRQHandler+0x3c>
 8001cf0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001cf2:	bf42      	ittt	mi
 8001cf4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001cf6:	f043 0301 	orrmi.w	r3, r3, #1
 8001cfa:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cfc:	0750      	lsls	r0, r2, #29
 8001cfe:	d504      	bpl.n	8001d0a <HAL_UART_IRQHandler+0x4a>
 8001d00:	b11d      	cbz	r5, 8001d0a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001d02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d04:	f043 0302 	orr.w	r3, r3, #2
 8001d08:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d0a:	0793      	lsls	r3, r2, #30
 8001d0c:	d504      	bpl.n	8001d18 <HAL_UART_IRQHandler+0x58>
 8001d0e:	b11d      	cbz	r5, 8001d18 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d12:	f043 0304 	orr.w	r3, r3, #4
 8001d16:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d18:	0716      	lsls	r6, r2, #28
 8001d1a:	d504      	bpl.n	8001d26 <HAL_UART_IRQHandler+0x66>
 8001d1c:	b11d      	cbz	r5, 8001d26 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d066      	beq.n	8001dfa <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d2c:	0695      	lsls	r5, r2, #26
 8001d2e:	d504      	bpl.n	8001d3a <HAL_UART_IRQHandler+0x7a>
 8001d30:	0688      	lsls	r0, r1, #26
 8001d32:	d502      	bpl.n	8001d3a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7ff ff84 	bl	8001c42 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d3a:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001d3c:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d3e:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d40:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001d42:	0711      	lsls	r1, r2, #28
 8001d44:	d402      	bmi.n	8001d4c <HAL_UART_IRQHandler+0x8c>
 8001d46:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001d4a:	d01a      	beq.n	8001d82 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001d4c:	f7ff fe58 	bl	8001a00 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d50:	6823      	ldr	r3, [r4, #0]
 8001d52:	695a      	ldr	r2, [r3, #20]
 8001d54:	0652      	lsls	r2, r2, #25
 8001d56:	d510      	bpl.n	8001d7a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d58:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001d5a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d60:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001d62:	b150      	cbz	r0, 8001d7a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d64:	4b25      	ldr	r3, [pc, #148]	; (8001dfc <HAL_UART_IRQHandler+0x13c>)
 8001d66:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d68:	f7fe faba 	bl	80002e0 <HAL_DMA_Abort_IT>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	d044      	beq.n	8001dfa <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d70:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001d72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d76:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d78:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001d7a:	4620      	mov	r0, r4
 8001d7c:	f000 fdb8 	bl	80028f0 <HAL_UART_ErrorCallback>
 8001d80:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001d82:	f000 fdb5 	bl	80028f0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d86:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001d88:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001d8a:	0616      	lsls	r6, r2, #24
 8001d8c:	d527      	bpl.n	8001dde <HAL_UART_IRQHandler+0x11e>
 8001d8e:	060d      	lsls	r5, r1, #24
 8001d90:	d525      	bpl.n	8001dde <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001d92:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001d96:	2a21      	cmp	r2, #33	; 0x21
 8001d98:	d12f      	bne.n	8001dfa <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d9a:	68a2      	ldr	r2, [r4, #8]
 8001d9c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001da0:	6a22      	ldr	r2, [r4, #32]
 8001da2:	d117      	bne.n	8001dd4 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001da4:	8811      	ldrh	r1, [r2, #0]
 8001da6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001daa:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001dac:	6921      	ldr	r1, [r4, #16]
 8001dae:	b979      	cbnz	r1, 8001dd0 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001db0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001db2:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001db4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001db6:	3a01      	subs	r2, #1
 8001db8:	b292      	uxth	r2, r2
 8001dba:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001dbc:	b9ea      	cbnz	r2, 8001dfa <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dc4:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001dd0:	3201      	adds	r2, #1
 8001dd2:	e7ee      	b.n	8001db2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001dd4:	1c51      	adds	r1, r2, #1
 8001dd6:	6221      	str	r1, [r4, #32]
 8001dd8:	7812      	ldrb	r2, [r2, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	e7ea      	b.n	8001db4 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001dde:	0650      	lsls	r0, r2, #25
 8001de0:	d50b      	bpl.n	8001dfa <HAL_UART_IRQHandler+0x13a>
 8001de2:	064a      	lsls	r2, r1, #25
 8001de4:	d509      	bpl.n	8001dfa <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001de6:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001de8:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001dea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dee:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001df0:	2320      	movs	r3, #32
 8001df2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001df6:	f7ff ff23 	bl	8001c40 <HAL_UART_TxCpltCallback>
 8001dfa:	bd70      	pop	{r4, r5, r6, pc}
 8001dfc:	08001e01 	.word	0x08001e01

08001e00 <UART_DMAAbortOnError>:
{
 8001e00:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001e02:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e04:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001e06:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001e08:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001e0a:	f000 fd71 	bl	80028f0 <HAL_UART_ErrorCallback>
 8001e0e:	bd08      	pop	{r3, pc}

08001e10 <HAL_UART_RxCpltCallback>:


// --- Gelen Datayi Okur Ve Geici Buffer'a Atar. ---

void HAL_UART_RxCpltCallback(UART_HandleTypeDef*huart)
{	
 8001e10:	b538      	push	{r3, r4, r5, lr}
	//__HAL_UART_FLUSH_DRREGISTER(&huart1);

	if (huart->Instance == USART1)
 8001e12:	6802      	ldr	r2, [r0, #0]
 8001e14:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <HAL_UART_RxCpltCallback+0x88>)
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d13c      	bne.n	8001e94 <HAL_UART_RxCpltCallback+0x84>
				break;
			
					
		}
		*/
		if( (Rx_data != '\n') && (Rx_indx < 250))
 8001e1a:	4b20      	ldr	r3, [pc, #128]	; (8001e9c <HAL_UART_RxCpltCallback+0x8c>)
 8001e1c:	4820      	ldr	r0, [pc, #128]	; (8001ea0 <HAL_UART_RxCpltCallback+0x90>)
 8001e1e:	781c      	ldrb	r4, [r3, #0]
 8001e20:	4a20      	ldr	r2, [pc, #128]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e22:	2c0a      	cmp	r4, #10
 8001e24:	4b20      	ldr	r3, [pc, #128]	; (8001ea8 <HAL_UART_RxCpltCallback+0x98>)
 8001e26:	d02c      	beq.n	8001e82 <HAL_UART_RxCpltCallback+0x72>
 8001e28:	6819      	ldr	r1, [r3, #0]
 8001e2a:	29f9      	cmp	r1, #249	; 0xf9
 8001e2c:	dc29      	bgt.n	8001e82 <HAL_UART_RxCpltCallback+0x72>
		//if ( (check == 0)  && (Rx_indx < 250))																			// CR degilse datayi al
		{
			complete = 0;
 8001e2e:	2500      	movs	r5, #0
 8001e30:	6005      	str	r5, [r0, #0]
			Rx_Buffer[Rx_indx++] = Rx_data;
 8001e32:	1c48      	adds	r0, r1, #1
 8001e34:	6018      	str	r0, [r3, #0]
 8001e36:	5454      	strb	r4, [r2, r1]
			complete = 1;
			Rx_indx = 0;
		}
	
	
	stat 	 = strstr(Rx_Buffer, "WIFI DISCONNECT");
 8001e38:	491c      	ldr	r1, [pc, #112]	; (8001eac <HAL_UART_RxCpltCallback+0x9c>)
 8001e3a:	481a      	ldr	r0, [pc, #104]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e3c:	f000 fe7b 	bl	8002b36 <strstr>
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_UART_RxCpltCallback+0xa0>)
	test 	 = strstr(Rx_Buffer,"?ssid=");
 8001e42:	491c      	ldr	r1, [pc, #112]	; (8001eb4 <HAL_UART_RxCpltCallback+0xa4>)
	stat 	 = strstr(Rx_Buffer, "WIFI DISCONNECT");
 8001e44:	6018      	str	r0, [r3, #0]
	test 	 = strstr(Rx_Buffer,"?ssid=");
 8001e46:	4817      	ldr	r0, [pc, #92]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e48:	f000 fe75 	bl	8002b36 <strstr>
 8001e4c:	4b1a      	ldr	r3, [pc, #104]	; (8001eb8 <HAL_UART_RxCpltCallback+0xa8>)
	login 	 = strstr(Rx_Buffer, "/login HTTP/1.1");
 8001e4e:	491b      	ldr	r1, [pc, #108]	; (8001ebc <HAL_UART_RxCpltCallback+0xac>)
	test 	 = strstr(Rx_Buffer,"?ssid=");
 8001e50:	6018      	str	r0, [r3, #0]
	login 	 = strstr(Rx_Buffer, "/login HTTP/1.1");
 8001e52:	4814      	ldr	r0, [pc, #80]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e54:	f000 fe6f 	bl	8002b36 <strstr>
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_UART_RxCpltCallback+0xb0>)
	reset  = strstr(Rx_Buffer, "/reset HTTP/1.1");
 8001e5a:	491a      	ldr	r1, [pc, #104]	; (8001ec4 <HAL_UART_RxCpltCallback+0xb4>)
	login 	 = strstr(Rx_Buffer, "/login HTTP/1.1");
 8001e5c:	6018      	str	r0, [r3, #0]
	reset  = strstr(Rx_Buffer, "/reset HTTP/1.1");
 8001e5e:	4811      	ldr	r0, [pc, #68]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e60:	f000 fe69 	bl	8002b36 <strstr>
 8001e64:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <HAL_UART_RxCpltCallback+0xb8>)
	object = strstr(Rx_Buffer,"/detected HTTP/1.1");
 8001e66:	4919      	ldr	r1, [pc, #100]	; (8001ecc <HAL_UART_RxCpltCallback+0xbc>)
	reset  = strstr(Rx_Buffer, "/reset HTTP/1.1");
 8001e68:	6018      	str	r0, [r3, #0]
	object = strstr(Rx_Buffer,"/detected HTTP/1.1");
 8001e6a:	480e      	ldr	r0, [pc, #56]	; (8001ea4 <HAL_UART_RxCpltCallback+0x94>)
 8001e6c:	f000 fe63 	bl	8002b36 <strstr>
 8001e70:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <HAL_UART_RxCpltCallback+0xc0>)
  
	
	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8001e72:	2201      	movs	r2, #1
	object = strstr(Rx_Buffer,"/detected HTTP/1.1");
 8001e74:	6018      	str	r0, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8001e76:	4909      	ldr	r1, [pc, #36]	; (8001e9c <HAL_UART_RxCpltCallback+0x8c>)
 8001e78:	4816      	ldr	r0, [pc, #88]	; (8001ed4 <HAL_UART_RxCpltCallback+0xc4>)

}
}
 8001e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8001e7e:	f7ff beb8 	b.w	8001bf2 <HAL_UART_Receive_IT>
			Rx_Buffer[Rx_indx-1] = '\0';
 8001e82:	6819      	ldr	r1, [r3, #0]
 8001e84:	440a      	add	r2, r1
 8001e86:	2100      	movs	r1, #0
 8001e88:	f802 1c01 	strb.w	r1, [r2, #-1]
			complete = 1;
 8001e8c:	2201      	movs	r2, #1
			Rx_indx = 0;
 8001e8e:	6019      	str	r1, [r3, #0]
			complete = 1;
 8001e90:	6002      	str	r2, [r0, #0]
 8001e92:	e7d1      	b.n	8001e38 <HAL_UART_RxCpltCallback+0x28>
 8001e94:	bd38      	pop	{r3, r4, r5, pc}
 8001e96:	bf00      	nop
 8001e98:	40013800 	.word	0x40013800
 8001e9c:	200000a4 	.word	0x200000a4
 8001ea0:	200000ac 	.word	0x200000ac
 8001ea4:	20000b54 	.word	0x20000b54
 8001ea8:	200000a8 	.word	0x200000a8
 8001eac:	08003aca 	.word	0x08003aca
 8001eb0:	20000c54 	.word	0x20000c54
 8001eb4:	08003ada 	.word	0x08003ada
 8001eb8:	2000052c 	.word	0x2000052c
 8001ebc:	08003ae1 	.word	0x08003ae1
 8001ec0:	20000504 	.word	0x20000504
 8001ec4:	08003af1 	.word	0x08003af1
 8001ec8:	200004f8 	.word	0x200004f8
 8001ecc:	08003b01 	.word	0x08003b01
 8001ed0:	20000c50 	.word	0x20000c50
 8001ed4:	20000530 	.word	0x20000530

08001ed8 <clear_rcvbuffer>:


// --- Rx_Buffer'ini Temizler. ---

void clear_rcvbuffer(void)
{
 8001ed8:	b508      	push	{r3, lr}
	memset(Rx_Buffer,0,250);
 8001eda:	22fa      	movs	r2, #250	; 0xfa
 8001edc:	2100      	movs	r1, #0
 8001ede:	4803      	ldr	r0, [pc, #12]	; (8001eec <clear_rcvbuffer+0x14>)
 8001ee0:	f000 fde6 	bl	8002ab0 <memset>
	Rx_indx = 0;
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	4b02      	ldr	r3, [pc, #8]	; (8001ef0 <clear_rcvbuffer+0x18>)
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	bd08      	pop	{r3, pc}
 8001eec:	20000b54 	.word	0x20000b54
 8001ef0:	200000a8 	.word	0x200000a8

08001ef4 <Send_ESP>:
	//for (int i = 0; i < 250; i++)
	//	Rx_Buffer[i] = '\0';	
}

char* Send_ESP(char*data,int delay)
{
 8001ef4:	b538      	push	{r3, r4, r5, lr}
	strcpy(buffer,data);
 8001ef6:	4c0f      	ldr	r4, [pc, #60]	; (8001f34 <Send_ESP+0x40>)
{
 8001ef8:	460d      	mov	r5, r1
	strcpy(buffer,data);
 8001efa:	4601      	mov	r1, r0
 8001efc:	4620      	mov	r0, r4
 8001efe:	f000 fe12 	bl	8002b26 <strcpy>
	strcat(buffer,"\r\n");
 8001f02:	490d      	ldr	r1, [pc, #52]	; (8001f38 <Send_ESP+0x44>)
 8001f04:	4620      	mov	r0, r4
 8001f06:	f000 fdff 	bl	8002b08 <strcat>
	uzunluk=strlen(buffer)+1;
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	f7fe f91e 	bl	800014c <strlen>
 8001f10:	4b0a      	ldr	r3, [pc, #40]	; (8001f3c <Send_ESP+0x48>)
 8001f12:	1c42      	adds	r2, r0, #1
 8001f14:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) buffer, uzunluk);
 8001f16:	4621      	mov	r1, r4
 8001f18:	b292      	uxth	r2, r2
 8001f1a:	4809      	ldr	r0, [pc, #36]	; (8001f40 <Send_ESP+0x4c>)
 8001f1c:	f7ff fe4a 	bl	8001bb4 <HAL_UART_Transmit_IT>
	HAL_Delay(delay);
 8001f20:	4628      	mov	r0, r5
 8001f22:	f7fe f963 	bl	80001ec <HAL_Delay>
	//while(complete == 0);
	read = strstr(Rx_Buffer, "OK");
 8001f26:	4907      	ldr	r1, [pc, #28]	; (8001f44 <Send_ESP+0x50>)
 8001f28:	4807      	ldr	r0, [pc, #28]	; (8001f48 <Send_ESP+0x54>)
 8001f2a:	f000 fe04 	bl	8002b36 <strstr>
 8001f2e:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <Send_ESP+0x58>)
 8001f30:	6018      	str	r0, [r3, #0]

	return read;
}
 8001f32:	bd38      	pop	{r3, r4, r5, pc}
 8001f34:	20000574 	.word	0x20000574
 8001f38:	08003b2a 	.word	0x08003b2a
 8001f3c:	20000c60 	.word	0x20000c60
 8001f40:	20000530 	.word	0x20000530
 8001f44:	08003b14 	.word	0x08003b14
 8001f48:	20000b54 	.word	0x20000b54
 8001f4c:	20000570 	.word	0x20000570

08001f50 <Send_ESP_Conc>:

char* Send_ESP_Conc(char*data,int length,int delay)
{
 8001f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f52:	460f      	mov	r7, r1
	strcpy(buffer,data);
 8001f54:	4c14      	ldr	r4, [pc, #80]	; (8001fa8 <Send_ESP_Conc+0x58>)
	sprintf(veriuzunluk, "%d",length);
 8001f56:	4d15      	ldr	r5, [pc, #84]	; (8001fac <Send_ESP_Conc+0x5c>)
	strcpy(buffer,data);
 8001f58:	4601      	mov	r1, r0
 8001f5a:	4620      	mov	r0, r4
{
 8001f5c:	4616      	mov	r6, r2
	strcpy(buffer,data);
 8001f5e:	f000 fde2 	bl	8002b26 <strcpy>
	sprintf(veriuzunluk, "%d",length);
 8001f62:	463a      	mov	r2, r7
 8001f64:	4912      	ldr	r1, [pc, #72]	; (8001fb0 <Send_ESP_Conc+0x60>)
 8001f66:	4628      	mov	r0, r5
 8001f68:	f000 fdaa 	bl	8002ac0 <siprintf>
	strcat(buffer,veriuzunluk);
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f000 fdca 	bl	8002b08 <strcat>
	strcat(buffer, "\r\n");
 8001f74:	490f      	ldr	r1, [pc, #60]	; (8001fb4 <Send_ESP_Conc+0x64>)
 8001f76:	4620      	mov	r0, r4
 8001f78:	f000 fdc6 	bl	8002b08 <strcat>
	uzunluk = strlen(buffer)+1;
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	f7fe f8e5 	bl	800014c <strlen>
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <Send_ESP_Conc+0x68>)
 8001f84:	1c42      	adds	r2, r0, #1
 8001f86:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) buffer, uzunluk);
 8001f88:	4621      	mov	r1, r4
 8001f8a:	b292      	uxth	r2, r2
 8001f8c:	480b      	ldr	r0, [pc, #44]	; (8001fbc <Send_ESP_Conc+0x6c>)
 8001f8e:	f7ff fe11 	bl	8001bb4 <HAL_UART_Transmit_IT>
	//while(complete == 0);
	read = strstr(Rx_Buffer, "OK");
 8001f92:	490b      	ldr	r1, [pc, #44]	; (8001fc0 <Send_ESP_Conc+0x70>)
 8001f94:	480b      	ldr	r0, [pc, #44]	; (8001fc4 <Send_ESP_Conc+0x74>)
 8001f96:	f000 fdce 	bl	8002b36 <strstr>
 8001f9a:	4c0b      	ldr	r4, [pc, #44]	; (8001fc8 <Send_ESP_Conc+0x78>)
 8001f9c:	6020      	str	r0, [r4, #0]
	HAL_Delay(delay);
 8001f9e:	4630      	mov	r0, r6
 8001fa0:	f7fe f924 	bl	80001ec <HAL_Delay>

	
	return read;
}
 8001fa4:	6820      	ldr	r0, [r4, #0]
 8001fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fa8:	20000574 	.word	0x20000574
 8001fac:	20000b50 	.word	0x20000b50
 8001fb0:	08003b17 	.word	0x08003b17
 8001fb4:	08003b2a 	.word	0x08003b2a
 8001fb8:	20000c60 	.word	0x20000c60
 8001fbc:	20000530 	.word	0x20000530
 8001fc0:	08003b14 	.word	0x08003b14
 8001fc4:	20000b54 	.word	0x20000b54
 8001fc8:	20000570 	.word	0x20000570

08001fcc <Send_ESP_Connect>:

char* Send_ESP_Connect(const char* ssid,const char* pass,int delay)
{
 8001fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fce:	4607      	mov	r7, r0
 8001fd0:	460e      	mov	r6, r1
			strcpy(buffer, "AT+CWJAP=\"");
 8001fd2:	4c17      	ldr	r4, [pc, #92]	; (8002030 <Send_ESP_Connect+0x64>)
 8001fd4:	4917      	ldr	r1, [pc, #92]	; (8002034 <Send_ESP_Connect+0x68>)
 8001fd6:	4620      	mov	r0, r4
{
 8001fd8:	4615      	mov	r5, r2
			strcpy(buffer, "AT+CWJAP=\"");
 8001fda:	f000 fda4 	bl	8002b26 <strcpy>
			strcat(buffer, ssid);
 8001fde:	4639      	mov	r1, r7
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	f000 fd91 	bl	8002b08 <strcat>
			strcat(buffer, "\",\"");
 8001fe6:	4914      	ldr	r1, [pc, #80]	; (8002038 <Send_ESP_Connect+0x6c>)
 8001fe8:	4620      	mov	r0, r4
 8001fea:	f000 fd8d 	bl	8002b08 <strcat>
			strcat(buffer, pass);
 8001fee:	4631      	mov	r1, r6
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	f000 fd89 	bl	8002b08 <strcat>
			strcat(buffer, "\"\r\n");
 8001ff6:	4911      	ldr	r1, [pc, #68]	; (800203c <Send_ESP_Connect+0x70>)
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	f000 fd85 	bl	8002b08 <strcat>
			uzunluk = strlen(buffer)+1;
 8001ffe:	4620      	mov	r0, r4
 8002000:	f7fe f8a4 	bl	800014c <strlen>
 8002004:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <Send_ESP_Connect+0x74>)
 8002006:	1c42      	adds	r2, r0, #1
 8002008:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, (uint8_t*) buffer, uzunluk);
 800200a:	4621      	mov	r1, r4
 800200c:	b292      	uxth	r2, r2
 800200e:	480d      	ldr	r0, [pc, #52]	; (8002044 <Send_ESP_Connect+0x78>)
 8002010:	f7ff fdd0 	bl	8001bb4 <HAL_UART_Transmit_IT>
			HAL_Delay(delay);
 8002014:	4628      	mov	r0, r5
 8002016:	f7fe f8e9 	bl	80001ec <HAL_Delay>
			//while(complete == 0);
			read = strstr(Rx_Buffer, "OK");
 800201a:	490b      	ldr	r1, [pc, #44]	; (8002048 <Send_ESP_Connect+0x7c>)
 800201c:	480b      	ldr	r0, [pc, #44]	; (800204c <Send_ESP_Connect+0x80>)
 800201e:	f000 fd8a 	bl	8002b36 <strstr>
 8002022:	4c0b      	ldr	r4, [pc, #44]	; (8002050 <Send_ESP_Connect+0x84>)
 8002024:	6020      	str	r0, [r4, #0]
			clear_rcvbuffer();
 8002026:	f7ff ff57 	bl	8001ed8 <clear_rcvbuffer>
			return read;
}
 800202a:	6820      	ldr	r0, [r4, #0]
 800202c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800202e:	bf00      	nop
 8002030:	20000574 	.word	0x20000574
 8002034:	08003b1a 	.word	0x08003b1a
 8002038:	08003b25 	.word	0x08003b25
 800203c:	08003b29 	.word	0x08003b29
 8002040:	20000c60 	.word	0x20000c60
 8002044:	20000530 	.word	0x20000530
 8002048:	08003b14 	.word	0x08003b14
 800204c:	20000b54 	.word	0x20000b54
 8002050:	20000570 	.word	0x20000570

08002054 <Get_IP>:

char* Get_IP(void)
{
 8002054:	b538      	push	{r3, r4, r5, lr}
char i = 0;
	char *p,*c;
	Send_ESP("AT+CIFSR",0);
 8002056:	2100      	movs	r1, #0
 8002058:	480b      	ldr	r0, [pc, #44]	; (8002088 <Get_IP+0x34>)
 800205a:	f7ff ff4b 	bl	8001ef4 <Send_ESP>
	ip = strstr(Rx_Buffer,"APIP");
 800205e:	490b      	ldr	r1, [pc, #44]	; (800208c <Get_IP+0x38>)
 8002060:	480b      	ldr	r0, [pc, #44]	; (8002090 <Get_IP+0x3c>)
 8002062:	f000 fd68 	bl	8002b36 <strstr>
 8002066:	4c0b      	ldr	r4, [pc, #44]	; (8002094 <Get_IP+0x40>)
	p = strtok(ip,"\"");
 8002068:	490b      	ldr	r1, [pc, #44]	; (8002098 <Get_IP+0x44>)
	ip = strstr(Rx_Buffer,"APIP");
 800206a:	6020      	str	r0, [r4, #0]
	p = strtok(ip,"\"");
 800206c:	f000 fd7e 	bl	8002b6c <strtok>
	//c = strtok(NULL,"\"");
	//p = strtok(p,"\"");
	//p = *(&ip + strlen(p));
	
	while(*p)
 8002070:	4603      	mov	r3, r0
		{
			ip_[i] = *p;
 8002072:	4d0a      	ldr	r5, [pc, #40]	; (800209c <Get_IP+0x48>)
 8002074:	1a1a      	subs	r2, r3, r0
	while(*p)
 8002076:	f813 1b01 	ldrb.w	r1, [r3], #1
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	b909      	cbnz	r1, 8002082 <Get_IP+0x2e>
			i++;
		}
	

	return ip;
}	
 800207e:	6820      	ldr	r0, [r4, #0]
 8002080:	bd38      	pop	{r3, r4, r5, pc}
			ip_[i] = *p;
 8002082:	54a9      	strb	r1, [r5, r2]
 8002084:	e7f6      	b.n	8002074 <Get_IP+0x20>
 8002086:	bf00      	nop
 8002088:	08003abc 	.word	0x08003abc
 800208c:	08003ac5 	.word	0x08003ac5
 8002090:	20000b54 	.word	0x20000b54
 8002094:	200004f4 	.word	0x200004f4
 8002098:	08003b27 	.word	0x08003b27
 800209c:	20000508 	.word	0x20000508

080020a0 <ESP_Init>:
/* ESP8266'yi Hazirlar Ve WIFI Agina Baglar.Eger WIFI SSID Ve Sifresi Daha nce Tanimlanmamissa 
   ESP8266 HOTSPOT olarak yayin yapar ve kendi web arayz zerinden WIFI'in SSID ve sifresi girilmesi istenir.
*/

	void ESP_Init(void)
{
 80020a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	status_wifi=0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	4c3e      	ldr	r4, [pc, #248]	; (80021a0 <ESP_Init+0x100>)
	HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 80020a8:	2201      	movs	r2, #1
 80020aa:	2110      	movs	r1, #16
 80020ac:	483d      	ldr	r0, [pc, #244]	; (80021a4 <ESP_Init+0x104>)
	status_wifi=0;
 80020ae:	6023      	str	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 80020b0:	f7fe fb04 	bl	80006bc <HAL_GPIO_WritePin>
	
	// *********** ESP8266'yi Resetler. ***********	
	Send_ESP("AT+RST",1000);
 80020b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020b8:	483b      	ldr	r0, [pc, #236]	; (80021a8 <ESP_Init+0x108>)
 80020ba:	f7ff ff1b 	bl	8001ef4 <Send_ESP>

	// ************ Otomatik Baglantiyi Devredisi Birak ****************
	while(Send_ESP("AT+CWAUTOCONN=0",1000) == NULL );
 80020be:	4d3b      	ldr	r5, [pc, #236]	; (80021ac <ESP_Init+0x10c>)
 80020c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020c4:	4628      	mov	r0, r5
 80020c6:	f7ff ff15 	bl	8001ef4 <Send_ESP>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	d0f8      	beq.n	80020c0 <ESP_Init+0x20>
	clear_rcvbuffer();
 80020ce:	f7ff ff03 	bl	8001ed8 <clear_rcvbuffer>
	
	// *********** ESP8266'yi SoftAP + Station Moduna Ayarlar. ***********
	while(Send_ESP("AT+CWMODE=3",500) == NULL );
 80020d2:	4d37      	ldr	r5, [pc, #220]	; (80021b0 <ESP_Init+0x110>)
 80020d4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80020d8:	4628      	mov	r0, r5
 80020da:	f7ff ff0b 	bl	8001ef4 <Send_ESP>
 80020de:	2800      	cmp	r0, #0
 80020e0:	d0f8      	beq.n	80020d4 <ESP_Init+0x34>
	clear_rcvbuffer();
 80020e2:	f7ff fef9 	bl	8001ed8 <clear_rcvbuffer>
	
	// *********** SSID Ve Sifresi Belirtilen WIFI Agina Baglanir. ***********
  // 				WIFI Agina Baglandiginda A Portunun 4.Pinindeki LED Yanar.
	int counter = 0;
	if(ssid != NULL && pass != NULL)
 80020e6:	4b33      	ldr	r3, [pc, #204]	; (80021b4 <ESP_Init+0x114>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4698      	mov	r8, r3
 80020ec:	b30a      	cbz	r2, 8002132 <ESP_Init+0x92>
 80020ee:	4f32      	ldr	r7, [pc, #200]	; (80021b8 <ESP_Init+0x118>)
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	b1f2      	cbz	r2, 8002132 <ESP_Init+0x92>
 80020f4:	2500      	movs	r5, #0
	{
		do
		{
				connection = Send_ESP_Connect(ssid,pass,7000);
 80020f6:	4e31      	ldr	r6, [pc, #196]	; (80021bc <ESP_Init+0x11c>)
	  		counter++;
			if (connection != NULL){
				status_wifi = 1;
				HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_RESET);
 80020f8:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80021a4 <ESP_Init+0x104>
				connection = Send_ESP_Connect(ssid,pass,7000);
 80020fc:	f641 3258 	movw	r2, #7000	; 0x1b58
 8002100:	6839      	ldr	r1, [r7, #0]
 8002102:	f8d8 0000 	ldr.w	r0, [r8]
 8002106:	f7ff ff61 	bl	8001fcc <Send_ESP_Connect>
	  		counter++;
 800210a:	3501      	adds	r5, #1
				connection = Send_ESP_Connect(ssid,pass,7000);
 800210c:	6030      	str	r0, [r6, #0]
			if (connection != NULL){
 800210e:	2800      	cmp	r0, #0
 8002110:	d043      	beq.n	800219a <ESP_Init+0xfa>
				status_wifi = 1;
 8002112:	2301      	movs	r3, #1
				HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_RESET);
 8002114:	2200      	movs	r2, #0
 8002116:	2110      	movs	r1, #16
 8002118:	4648      	mov	r0, r9
				status_wifi = 1;
 800211a:	6023      	str	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_RESET);
 800211c:	f7fe face 	bl	80006bc <HAL_GPIO_WritePin>
				//send_connected_lcd();
			}
			if (counter == 5){
 8002120:	2d05      	cmp	r5, #5
 8002122:	d136      	bne.n	8002192 <ESP_Init+0xf2>
				status_wifi = 0;
 8002124:	2300      	movs	r3, #0
				HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 8002126:	2201      	movs	r2, #1
 8002128:	2110      	movs	r1, #16
 800212a:	481e      	ldr	r0, [pc, #120]	; (80021a4 <ESP_Init+0x104>)
				status_wifi = 0;
 800212c:	6023      	str	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 800212e:	f7fe fac5 	bl	80006bc <HAL_GPIO_WritePin>
				break;
			}
		} while (connection == NULL) ;		
	}
	
	clear_rcvbuffer();
 8002132:	f7ff fed1 	bl	8001ed8 <clear_rcvbuffer>
	

	
	// *********** ESP8266'nin AP Modunun WIFI Adini Ve Sifresini Ayarlar. ***********
	while(Send_ESP("AT+CWSAP_DEF=\"Serhat_ESP\",\"serhatsefer\",5,4",500) == NULL);
 8002136:	4c22      	ldr	r4, [pc, #136]	; (80021c0 <ESP_Init+0x120>)
 8002138:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800213c:	4620      	mov	r0, r4
 800213e:	f7ff fed9 	bl	8001ef4 <Send_ESP>
 8002142:	2800      	cmp	r0, #0
 8002144:	d0f8      	beq.n	8002138 <ESP_Init+0x98>
	clear_rcvbuffer();
 8002146:	f7ff fec7 	bl	8001ed8 <clear_rcvbuffer>
	// *********** Baglanilan Agdan Alinan IP Adresini Gsterir. ***********
	while(Get_IP() == NULL);
 800214a:	f7ff ff83 	bl	8002054 <Get_IP>
 800214e:	2800      	cmp	r0, #0
 8002150:	d0fb      	beq.n	800214a <ESP_Init+0xaa>
	//clear_rcvbuffer();
	// *********** oklu Baglantilara Izin Verir. ***********
	while(Send_ESP("AT+CIPMUX=1",500) == NULL);
 8002152:	4c1c      	ldr	r4, [pc, #112]	; (80021c4 <ESP_Init+0x124>)
 8002154:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002158:	4620      	mov	r0, r4
 800215a:	f7ff fecb 	bl	8001ef4 <Send_ESP>
 800215e:	2800      	cmp	r0, #0
 8002160:	d0f8      	beq.n	8002154 <ESP_Init+0xb4>
	clear_rcvbuffer();
 8002162:	f7ff feb9 	bl	8001ed8 <clear_rcvbuffer>
	// *********** WIFI Agi Tarafindan ESP8266'ya Verilen IP Adresinin 80.Portuna Server Kurar. ***********
	while(Send_ESP("AT+CIPSERVER=1,80",500) == NULL);
 8002166:	4c18      	ldr	r4, [pc, #96]	; (80021c8 <ESP_Init+0x128>)
 8002168:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800216c:	4620      	mov	r0, r4
 800216e:	f7ff fec1 	bl	8001ef4 <Send_ESP>
 8002172:	2800      	cmp	r0, #0
 8002174:	d0f8      	beq.n	8002168 <ESP_Init+0xc8>
	clear_rcvbuffer();
 8002176:	f7ff feaf 	bl	8001ed8 <clear_rcvbuffer>
	// *********** TCP Modunda Maksimum Baglanti Suresini Ayarlar ***********
	while(Send_ESP("AT+CIPSTO=5000",500) == NULL);
 800217a:	4c14      	ldr	r4, [pc, #80]	; (80021cc <ESP_Init+0x12c>)
 800217c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002180:	4620      	mov	r0, r4
 8002182:	f7ff feb7 	bl	8001ef4 <Send_ESP>
 8002186:	2800      	cmp	r0, #0
 8002188:	d0f8      	beq.n	800217c <ESP_Init+0xdc>
	clear_rcvbuffer();
	//  *********** LCD'ye Cihazin Hazir Oldugunu Yazdirir. ***********
	//send_ready_lcd();
	
}
 800218a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	clear_rcvbuffer();
 800218e:	f7ff bea3 	b.w	8001ed8 <clear_rcvbuffer>
		} while (connection == NULL) ;		
 8002192:	6833      	ldr	r3, [r6, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0b1      	beq.n	80020fc <ESP_Init+0x5c>
 8002198:	e7cb      	b.n	8002132 <ESP_Init+0x92>
			if (counter == 5){
 800219a:	2d05      	cmp	r5, #5
 800219c:	d1ae      	bne.n	80020fc <ESP_Init+0x5c>
 800219e:	e7c1      	b.n	8002124 <ESP_Init+0x84>
 80021a0:	200004f0 	.word	0x200004f0
 80021a4:	40010800 	.word	0x40010800
 80021a8:	08003458 	.word	0x08003458
 80021ac:	0800345f 	.word	0x0800345f
 80021b0:	0800346f 	.word	0x0800346f
 80021b4:	20000010 	.word	0x20000010
 80021b8:	2000000c 	.word	0x2000000c
 80021bc:	20000c58 	.word	0x20000c58
 80021c0:	0800347b 	.word	0x0800347b
 80021c4:	080034a7 	.word	0x080034a7
 80021c8:	080034b3 	.word	0x080034b3
 80021cc:	080034c5 	.word	0x080034c5

080021d0 <ESP_Login>:
	<center>  <h3> <b>2019 Serhat SEFER.</b></h3></center> \
	<center>  <h3> <b>Copyright All Reserved.</b></h3></center> \
	</body> \
	</html> \
	";
	uzunluk = strlen(htmlcode)+1;
 80021d0:	f240 41a2 	movw	r1, #1186	; 0x4a2
{
 80021d4:	b510      	push	{r4, lr}
	htmlcode = \
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <ESP_Login+0x34>)
 80021d8:	4c0b      	ldr	r4, [pc, #44]	; (8002208 <ESP_Login+0x38>)
	
	//do{
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,300);
 80021da:	f44f 7296 	mov.w	r2, #300	; 0x12c
	htmlcode = \
 80021de:	6023      	str	r3, [r4, #0]
	uzunluk = strlen(htmlcode)+1;
 80021e0:	4b0a      	ldr	r3, [pc, #40]	; (800220c <ESP_Login+0x3c>)
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,300);
 80021e2:	480b      	ldr	r0, [pc, #44]	; (8002210 <ESP_Login+0x40>)
	uzunluk = strlen(htmlcode)+1;
 80021e4:	6019      	str	r1, [r3, #0]
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,300);
 80021e6:	f7ff feb3 	bl	8001f50 <Send_ESP_Conc>
	//}while(strstr(Rx_Buffer,">") == NULL);
	
		Send_ESP(htmlcode,1000);
 80021ea:	6820      	ldr	r0, [r4, #0]
 80021ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80021f0:	f7ff fe80 	bl	8001ef4 <Send_ESP>
		//clear_rcvbuffer();
	//do{
		while(Send_ESP("AT+CIPCLOSE=5",10) == NULL);
 80021f4:	4c07      	ldr	r4, [pc, #28]	; (8002214 <ESP_Login+0x44>)
 80021f6:	210a      	movs	r1, #10
 80021f8:	4620      	mov	r0, r4
 80021fa:	f7ff fe7b 	bl	8001ef4 <Send_ESP>
 80021fe:	2800      	cmp	r0, #0
 8002200:	d0f9      	beq.n	80021f6 <ESP_Login+0x26>
	//}
	//while(strstr(Rx_Buffer,"OK") == NULL);
}
 8002202:	bd10      	pop	{r4, pc}
 8002204:	080034d4 	.word	0x080034d4
 8002208:	20000528 	.word	0x20000528
 800220c:	20000c60 	.word	0x20000c60
 8002210:	08003976 	.word	0x08003976
 8002214:	08003984 	.word	0x08003984

08002218 <ESP_Read>:
{
 8002218:	b538      	push	{r3, r4, r5, lr}
	if(object != NULL)
 800221a:	4b50      	ldr	r3, [pc, #320]	; (800235c <ESP_Read+0x144>)
 800221c:	681c      	ldr	r4, [r3, #0]
 800221e:	2c00      	cmp	r4, #0
 8002220:	d02f      	beq.n	8002282 <ESP_Read+0x6a>
		htmlcode="\
 8002222:	4b4f      	ldr	r3, [pc, #316]	; (8002360 <ESP_Read+0x148>)
 8002224:	4c4f      	ldr	r4, [pc, #316]	; (8002364 <ESP_Read+0x14c>)
		HAL_GPIO_WritePin(GPIOA,MaviLed1,GPIO_PIN_SET);
 8002226:	2201      	movs	r2, #1
 8002228:	2104      	movs	r1, #4
 800222a:	484f      	ldr	r0, [pc, #316]	; (8002368 <ESP_Read+0x150>)
		htmlcode="\
 800222c:	6023      	str	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOA,MaviLed1,GPIO_PIN_SET);
 800222e:	f7fe fa45 	bl	80006bc <HAL_GPIO_WritePin>
		uzunluk = strlen(htmlcode)+1;
 8002232:	6820      	ldr	r0, [r4, #0]
 8002234:	f7fd ff8a 	bl	800014c <strlen>
 8002238:	4d4c      	ldr	r5, [pc, #304]	; (800236c <ESP_Read+0x154>)
 800223a:	3001      	adds	r0, #1
 800223c:	6028      	str	r0, [r5, #0]
		HAL_Delay(200);
 800223e:	20c8      	movs	r0, #200	; 0xc8
 8002240:	f7fd ffd4 	bl	80001ec <HAL_Delay>
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,100);
 8002244:	2264      	movs	r2, #100	; 0x64
 8002246:	6829      	ldr	r1, [r5, #0]
 8002248:	4849      	ldr	r0, [pc, #292]	; (8002370 <ESP_Read+0x158>)
 800224a:	f7ff fe81 	bl	8001f50 <Send_ESP_Conc>
		Send_ESP(htmlcode,200);
 800224e:	21c8      	movs	r1, #200	; 0xc8
 8002250:	6820      	ldr	r0, [r4, #0]
 8002252:	f7ff fe4f 	bl	8001ef4 <Send_ESP>
		clear_rcvbuffer();
 8002256:	f7ff fe3f 	bl	8001ed8 <clear_rcvbuffer>
		Send_ESP("AT+CIPCLOSE=5",200);
 800225a:	4d46      	ldr	r5, [pc, #280]	; (8002374 <ESP_Read+0x15c>)
		}while(ok == 0);
 800225c:	4c46      	ldr	r4, [pc, #280]	; (8002378 <ESP_Read+0x160>)
		Send_ESP("AT+CIPCLOSE=5",200);
 800225e:	21c8      	movs	r1, #200	; 0xc8
 8002260:	4628      	mov	r0, r5
 8002262:	f7ff fe47 	bl	8001ef4 <Send_ESP>
		}while(ok == 0);
 8002266:	6823      	ldr	r3, [r4, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f8      	beq.n	800225e <ESP_Read+0x46>
		clear_rcvbuffer();
 800226c:	f7ff fe34 	bl	8001ed8 <clear_rcvbuffer>
		HAL_GPIO_WritePin(GPIOA,MaviLed1,GPIO_PIN_RESET);
 8002270:	2200      	movs	r2, #0
 8002272:	2104      	movs	r1, #4
 8002274:	483c      	ldr	r0, [pc, #240]	; (8002368 <ESP_Read+0x150>)
 8002276:	f7fe fa21 	bl	80006bc <HAL_GPIO_WritePin>
	complete = 1;
 800227a:	2201      	movs	r2, #1
 800227c:	4b3f      	ldr	r3, [pc, #252]	; (800237c <ESP_Read+0x164>)
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	bd38      	pop	{r3, r4, r5, pc}
	else if(stat != NULL) {
 8002282:	4b3f      	ldr	r3, [pc, #252]	; (8002380 <ESP_Read+0x168>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	b16a      	cbz	r2, 80022a4 <ESP_Read+0x8c>
		send_wifi_disconnected();
 8002288:	f000 fb86 	bl	8002998 <send_wifi_disconnected>
		clear_rcvbuffer();
 800228c:	f7ff fe24 	bl	8001ed8 <clear_rcvbuffer>
		status_wifi=0;
 8002290:	4b3c      	ldr	r3, [pc, #240]	; (8002384 <ESP_Read+0x16c>)
		HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	2110      	movs	r1, #16
 8002296:	4834      	ldr	r0, [pc, #208]	; (8002368 <ESP_Read+0x150>)
		status_wifi=0;
 8002298:	601c      	str	r4, [r3, #0]
		HAL_GPIO_WritePin(GPIOA,KirmiziLed1,GPIO_PIN_SET);
 800229a:	f7fe fa0f 	bl	80006bc <HAL_GPIO_WritePin>
		ESP_Init();
 800229e:	f7ff feff 	bl	80020a0 <ESP_Init>
 80022a2:	e7ea      	b.n	800227a <ESP_Read+0x62>
	 else if(reset != NULL)
 80022a4:	4b38      	ldr	r3, [pc, #224]	; (8002388 <ESP_Read+0x170>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d032      	beq.n	8002312 <ESP_Read+0xfa>
		htmlcode="\
 80022ac:	4b37      	ldr	r3, [pc, #220]	; (800238c <ESP_Read+0x174>)
 80022ae:	4c2d      	ldr	r4, [pc, #180]	; (8002364 <ESP_Read+0x14c>)
		HAL_GPIO_WritePin(GPIOA, BeyazLed1 | BeyazLed2 |  MaviLed1 | MaviLed2 | KirmiziLed2, GPIO_PIN_RESET); 
 80022b0:	212f      	movs	r1, #47	; 0x2f
 80022b2:	482d      	ldr	r0, [pc, #180]	; (8002368 <ESP_Read+0x150>)
		htmlcode="\
 80022b4:	6023      	str	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOA, BeyazLed1 | BeyazLed2 |  MaviLed1 | MaviLed2 | KirmiziLed2, GPIO_PIN_RESET); 
 80022b6:	f7fe fa01 	bl	80006bc <HAL_GPIO_WritePin>
		uzunluk = strlen(htmlcode)+1;
 80022ba:	6820      	ldr	r0, [r4, #0]
 80022bc:	f7fd ff46 	bl	800014c <strlen>
 80022c0:	4d2a      	ldr	r5, [pc, #168]	; (800236c <ESP_Read+0x154>)
 80022c2:	1c41      	adds	r1, r0, #1
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,100);
 80022c4:	2264      	movs	r2, #100	; 0x64
 80022c6:	482a      	ldr	r0, [pc, #168]	; (8002370 <ESP_Read+0x158>)
		uzunluk = strlen(htmlcode)+1;
 80022c8:	6029      	str	r1, [r5, #0]
		Send_ESP_Conc("AT+CIPSEND=0,",uzunluk,100);
 80022ca:	f7ff fe41 	bl	8001f50 <Send_ESP_Conc>
		uzunluk = strlen(htmlcode)+1;
 80022ce:	6824      	ldr	r4, [r4, #0]
 80022d0:	4620      	mov	r0, r4
 80022d2:	f7fd ff3b 	bl	800014c <strlen>
 80022d6:	3001      	adds	r0, #1
 80022d8:	6028      	str	r0, [r5, #0]
		Send_ESP(htmlcode,200);
 80022da:	21c8      	movs	r1, #200	; 0xc8
 80022dc:	4620      	mov	r0, r4
 80022de:	f7ff fe09 	bl	8001ef4 <Send_ESP>
		while(Send_ESP("AT+CIPCLOSE=5",20) == NULL);
 80022e2:	4c24      	ldr	r4, [pc, #144]	; (8002374 <ESP_Read+0x15c>)
 80022e4:	2114      	movs	r1, #20
 80022e6:	4620      	mov	r0, r4
 80022e8:	f7ff fe04 	bl	8001ef4 <Send_ESP>
 80022ec:	2800      	cmp	r0, #0
 80022ee:	d0f9      	beq.n	80022e4 <ESP_Read+0xcc>
		HAL_Delay(1000);
 80022f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022f4:	f7fd ff7a 	bl	80001ec <HAL_Delay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80022f8:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022fc:	4924      	ldr	r1, [pc, #144]	; (8002390 <ESP_Read+0x178>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022fe:	4b25      	ldr	r3, [pc, #148]	; (8002394 <ESP_Read+0x17c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002300:	68ca      	ldr	r2, [r1, #12]
 8002302:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002306:	4313      	orrs	r3, r2
 8002308:	60cb      	str	r3, [r1, #12]
 800230a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800230e:	bf00      	nop
 8002310:	e7fd      	b.n	800230e <ESP_Read+0xf6>
	else if(login != NULL)
 8002312:	4a21      	ldr	r2, [pc, #132]	; (8002398 <ESP_Read+0x180>)
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	b13a      	cbz	r2, 8002328 <ESP_Read+0x110>
		HAL_GPIO_WritePin(GPIOA, BeyazLed2 | MaviLed1 | MaviLed2 | BeyazLed1, GPIO_PIN_RESET); 
 8002318:	461a      	mov	r2, r3
 800231a:	210f      	movs	r1, #15
 800231c:	4812      	ldr	r0, [pc, #72]	; (8002368 <ESP_Read+0x150>)
 800231e:	f7fe f9cd 	bl	80006bc <HAL_GPIO_WritePin>
		ESP_Login();
 8002322:	f7ff ff55 	bl	80021d0 <ESP_Login>
 8002326:	e7a8      	b.n	800227a <ESP_Read+0x62>
	else if (test != NULL)
 8002328:	4b1c      	ldr	r3, [pc, #112]	; (800239c <ESP_Read+0x184>)
 800232a:	681c      	ldr	r4, [r3, #0]
 800232c:	2c00      	cmp	r4, #0
 800232e:	d0a4      	beq.n	800227a <ESP_Read+0x62>
		id=strstr(test,"&pass");
 8002330:	4620      	mov	r0, r4
 8002332:	491b      	ldr	r1, [pc, #108]	; (80023a0 <ESP_Read+0x188>)
 8002334:	f000 fbff 	bl	8002b36 <strstr>
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <ESP_Read+0x18c>)
 800233a:	6018      	str	r0, [r3, #0]
    last = id - test;
 800233c:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <ESP_Read+0x190>)
 800233e:	1b00      	subs	r0, r0, r4
 8002340:	6018      	str	r0, [r3, #0]
		memcpy(asd,test+6,12);
 8002342:	4b1a      	ldr	r3, [pc, #104]	; (80023ac <ESP_Read+0x194>)
		HAL_Delay(100);
 8002344:	2064      	movs	r0, #100	; 0x64
		memcpy(asd,test+6,12);
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	f854 3f06 	ldr.w	r3, [r4, #6]!
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	6863      	ldr	r3, [r4, #4]
 8002350:	6053      	str	r3, [r2, #4]
 8002352:	68a3      	ldr	r3, [r4, #8]
 8002354:	6093      	str	r3, [r2, #8]
		HAL_Delay(100);
 8002356:	f7fd ff49 	bl	80001ec <HAL_Delay>
 800235a:	e7e2      	b.n	8002322 <ESP_Read+0x10a>
 800235c:	20000c50 	.word	0x20000c50
 8002360:	08003992 	.word	0x08003992
 8002364:	20000528 	.word	0x20000528
 8002368:	40010800 	.word	0x40010800
 800236c:	20000c60 	.word	0x20000c60
 8002370:	08003976 	.word	0x08003976
 8002374:	08003984 	.word	0x08003984
 8002378:	200000b0 	.word	0x200000b0
 800237c:	200000ac 	.word	0x200000ac
 8002380:	20000c54 	.word	0x20000c54
 8002384:	200004f0 	.word	0x200004f0
 8002388:	200004f8 	.word	0x200004f8
 800238c:	08003a23 	.word	0x08003a23
 8002390:	e000ed00 	.word	0xe000ed00
 8002394:	05fa0004 	.word	0x05fa0004
 8002398:	20000504 	.word	0x20000504
 800239c:	2000052c 	.word	0x2000052c
 80023a0:	08003ab6 	.word	0x08003ab6
 80023a4:	20000500 	.word	0x20000500
 80023a8:	200004fc 	.word	0x200004fc
 80023ac:	20000008 	.word	0x20000008

080023b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023b0:	b500      	push	{lr}
 80023b2:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023b4:	2228      	movs	r2, #40	; 0x28
 80023b6:	2100      	movs	r1, #0
 80023b8:	a806      	add	r0, sp, #24
 80023ba:	f000 fb79 	bl	8002ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023be:	2214      	movs	r2, #20
 80023c0:	2100      	movs	r1, #0
 80023c2:	a801      	add	r0, sp, #4
 80023c4:	f000 fb74 	bl	8002ab0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023c8:	2302      	movs	r3, #2
 80023ca:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023cc:	2301      	movs	r3, #1
 80023ce:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023d0:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023d4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d6:	f7ff f879 	bl	80014cc <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023da:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023dc:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023de:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023e2:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e4:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023e6:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023e8:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023ea:	f7ff fa37 	bl	800185c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80023ee:	b011      	add	sp, #68	; 0x44
 80023f0:	f85d fb04 	ldr.w	pc, [sp], #4

080023f4 <main>:
{
 80023f4:	b500      	push	{lr}
 80023f6:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80023f8:	f7fd fed4 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 80023fc:	f7ff ffd8 	bl	80023b0 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	2210      	movs	r2, #16
 8002402:	2100      	movs	r1, #0
 8002404:	eb0d 0002 	add.w	r0, sp, r2
 8002408:	f000 fb52 	bl	8002ab0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800240c:	4b2b      	ldr	r3, [pc, #172]	; (80024bc <main+0xc8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800240e:	213f      	movs	r1, #63	; 0x3f
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002410:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002412:	482b      	ldr	r0, [pc, #172]	; (80024c0 <main+0xcc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002414:	f042 0220 	orr.w	r2, r2, #32
 8002418:	619a      	str	r2, [r3, #24]
 800241a:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800241e:	f002 0220 	and.w	r2, r2, #32
 8002422:	9201      	str	r2, [sp, #4]
 8002424:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002428:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800242a:	f042 0204 	orr.w	r2, r2, #4
 800242e:	619a      	str	r2, [r3, #24]
 8002430:	699a      	ldr	r2, [r3, #24]
  huart1.Instance = USART1;
 8002432:	4d24      	ldr	r5, [pc, #144]	; (80024c4 <main+0xd0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002434:	f002 0204 	and.w	r2, r2, #4
 8002438:	9202      	str	r2, [sp, #8]
 800243a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800243c:	699a      	ldr	r2, [r3, #24]
 800243e:	f042 0208 	orr.w	r2, r2, #8
 8002442:	619a      	str	r2, [r3, #24]
 8002444:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002446:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002448:	f003 0308 	and.w	r3, r3, #8
 800244c:	9303      	str	r3, [sp, #12]
 800244e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002450:	f7fe f934 	bl	80006bc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002454:	233f      	movs	r3, #63	; 0x3f
 8002456:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	a904      	add	r1, sp, #16
 800245c:	4818      	ldr	r0, [pc, #96]	; (80024c0 <main+0xcc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002460:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002464:	f7fe f84a 	bl	80004fc <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8002468:	4817      	ldr	r0, [pc, #92]	; (80024c8 <main+0xd4>)
  hi2c1.Init.ClockSpeed = 100000;
 800246a:	4a18      	ldr	r2, [pc, #96]	; (80024cc <main+0xd8>)
 800246c:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <main+0xdc>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800246e:	6084      	str	r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8002470:	e880 000c 	stmia.w	r0, {r2, r3}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002474:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8002478:	60c4      	str	r4, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800247a:	6103      	str	r3, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800247c:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800247e:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002480:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002482:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002484:	f7fe fa40 	bl	8000908 <HAL_I2C_Init>
  huart1.Init.BaudRate = 9600;
 8002488:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800248c:	4911      	ldr	r1, [pc, #68]	; (80024d4 <main+0xe0>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800248e:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 9600;
 8002490:	e885 000a 	stmia.w	r5, {r1, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002494:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002496:	60ac      	str	r4, [r5, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002498:	616b      	str	r3, [r5, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800249a:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800249c:	612c      	str	r4, [r5, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800249e:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024a0:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024a2:	f7ff fb59 	bl	8001b58 <HAL_UART_Init>
	HAL_UART_Receive_IT(&huart1,	&Rx_data, 1);
 80024a6:	4632      	mov	r2, r6
 80024a8:	490b      	ldr	r1, [pc, #44]	; (80024d8 <main+0xe4>)
 80024aa:	4628      	mov	r0, r5
 80024ac:	f7ff fba1 	bl	8001bf2 <HAL_UART_Receive_IT>
	ESP_Init();
 80024b0:	f7ff fdf6 	bl	80020a0 <ESP_Init>
		ESP_Read();
 80024b4:	f7ff feb0 	bl	8002218 <ESP_Read>
 80024b8:	e7fc      	b.n	80024b4 <main+0xc0>
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40010800 	.word	0x40010800
 80024c4:	20000530 	.word	0x20000530
 80024c8:	20000c64 	.word	0x20000c64
 80024cc:	40005400 	.word	0x40005400
 80024d0:	000186a0 	.word	0x000186a0
 80024d4:	40013800 	.word	0x40013800
 80024d8:	200000a4 	.word	0x200000a4

080024dc <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
	/* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80024dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
void ssd1306_WriteCommand(uint8_t byte) {
 80024e2:	aa06      	add	r2, sp, #24
 80024e4:	f802 0d01 	strb.w	r0, [r2, #-1]!
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80024e8:	9302      	str	r3, [sp, #8]
 80024ea:	2301      	movs	r3, #1
 80024ec:	2178      	movs	r1, #120	; 0x78
 80024ee:	e88d 000c 	stmia.w	sp, {r2, r3}
 80024f2:	4803      	ldr	r0, [pc, #12]	; (8002500 <ssd1306_WriteCommand+0x24>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	f7fe fa87 	bl	8000a08 <HAL_I2C_Mem_Write>
}
 80024fa:	b007      	add	sp, #28
 80024fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002500:	20000c64 	.word	0x20000c64

08002504 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
 800250a:	b289      	uxth	r1, r1
 800250c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8002510:	9302      	str	r3, [sp, #8]
 8002512:	2240      	movs	r2, #64	; 0x40
 8002514:	2301      	movs	r3, #1
 8002516:	2178      	movs	r1, #120	; 0x78
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <ssd1306_WriteData+0x20>)
 800251a:	f7fe fa75 	bl	8000a08 <HAL_I2C_Mem_Write>
}
 800251e:	b005      	add	sp, #20
 8002520:	f85d fb04 	ldr.w	pc, [sp], #4
 8002524:	20000c64 	.word	0x20000c64

08002528 <ssd1306_Fill>:
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002528:	2300      	movs	r3, #0
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800252a:	4905      	ldr	r1, [pc, #20]	; (8002540 <ssd1306_Fill+0x18>)
 800252c:	1c02      	adds	r2, r0, #0
 800252e:	bf18      	it	ne
 8002530:	2201      	movne	r2, #1
 8002532:	4252      	negs	r2, r2
 8002534:	545a      	strb	r2, [r3, r1]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002536:	3301      	adds	r3, #1
 8002538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800253c:	d1f6      	bne.n	800252c <ssd1306_Fill+0x4>
    }
}
 800253e:	4770      	bx	lr
 8002540:	200000ba 	.word	0x200000ba

08002544 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002544:	b538      	push	{r3, r4, r5, lr}
 8002546:	2400      	movs	r4, #0
    uint8_t i;
    for(i = 0; i < 8; i++) {
        ssd1306_WriteCommand(0xB0 + i);
        ssd1306_WriteCommand(0x00);
        ssd1306_WriteCommand(0x10);
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002548:	4d0a      	ldr	r5, [pc, #40]	; (8002574 <ssd1306_UpdateScreen+0x30>)
        ssd1306_WriteCommand(0xB0 + i);
 800254a:	f1a4 0050 	sub.w	r0, r4, #80	; 0x50
 800254e:	b2c0      	uxtb	r0, r0
 8002550:	f7ff ffc4 	bl	80024dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002554:	2000      	movs	r0, #0
 8002556:	f7ff ffc1 	bl	80024dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 800255a:	2010      	movs	r0, #16
 800255c:	f7ff ffbe 	bl	80024dc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002560:	eb05 10c4 	add.w	r0, r5, r4, lsl #7
 8002564:	2180      	movs	r1, #128	; 0x80
 8002566:	3401      	adds	r4, #1
 8002568:	f7ff ffcc 	bl	8002504 <ssd1306_WriteData>
    for(i = 0; i < 8; i++) {
 800256c:	2c08      	cmp	r4, #8
 800256e:	d1ec      	bne.n	800254a <ssd1306_UpdateScreen+0x6>
    }
}
 8002570:	bd38      	pop	{r3, r4, r5, pc}
 8002572:	bf00      	nop
 8002574:	200000ba 	.word	0x200000ba

08002578 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002578:	0603      	lsls	r3, r0, #24
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800257a:	b510      	push	{r4, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800257c:	d41a      	bmi.n	80025b4 <ssd1306_DrawPixel+0x3c>
 800257e:	293f      	cmp	r1, #63	; 0x3f
 8002580:	d818      	bhi.n	80025b4 <ssd1306_DrawPixel+0x3c>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <ssd1306_DrawPixel+0x40>)
 8002584:	791b      	ldrb	r3, [r3, #4]
 8002586:	b113      	cbz	r3, 800258e <ssd1306_DrawPixel+0x16>
        color = (SSD1306_COLOR)!color;
 8002588:	fab2 f282 	clz	r2, r2
 800258c:	0952      	lsrs	r2, r2, #5
 800258e:	08cc      	lsrs	r4, r1, #3
    }
    
    // Draw in the right color
    if(color == White) {
 8002590:	2a01      	cmp	r2, #1
 8002592:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <ssd1306_DrawPixel+0x44>)
 8002594:	f001 0107 	and.w	r1, r1, #7
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002598:	eb00 10c4 	add.w	r0, r0, r4, lsl #7
    if(color == White) {
 800259c:	d104      	bne.n	80025a8 <ssd1306_DrawPixel+0x30>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800259e:	408a      	lsls	r2, r1
 80025a0:	5c19      	ldrb	r1, [r3, r0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	541a      	strb	r2, [r3, r0]
 80025a6:	bd10      	pop	{r4, pc}
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025a8:	2201      	movs	r2, #1
 80025aa:	408a      	lsls	r2, r1
 80025ac:	5c19      	ldrb	r1, [r3, r0]
 80025ae:	ea21 0102 	bic.w	r1, r1, r2
 80025b2:	5419      	strb	r1, [r3, r0]
 80025b4:	bd10      	pop	{r4, pc}
 80025b6:	bf00      	nop
 80025b8:	200000b4 	.word	0x200000b4
 80025bc:	200000ba 	.word	0x200000ba

080025c0 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch         => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color     => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80025c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025c4:	b087      	sub	sp, #28
 80025c6:	4607      	mov	r7, r0
 80025c8:	a806      	add	r0, sp, #24
 80025ca:	e900 0006 	stmdb	r0, {r1, r2}
 80025ce:	469b      	mov	fp, r3
    uint32_t i, b, j;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80025d0:	4b20      	ldr	r3, [pc, #128]	; (8002654 <ssd1306_WriteChar+0x94>)
 80025d2:	f89d 9010 	ldrb.w	r9, [sp, #16]
 80025d6:	881c      	ldrh	r4, [r3, #0]
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	eb04 0209 	add.w	r2, r4, r9
 80025de:	2a7f      	cmp	r2, #127	; 0x7f
 80025e0:	dc36      	bgt.n	8002650 <ssd1306_WriteChar+0x90>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80025e2:	885b      	ldrh	r3, [r3, #2]
 80025e4:	f89d a011 	ldrb.w	sl, [sp, #17]
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	eb03 020a 	add.w	r2, r3, sl
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80025ee:	2a3f      	cmp	r2, #63	; 0x3f
 80025f0:	dc2e      	bgt.n	8002650 <ssd1306_WriteChar+0x90>
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80025f2:	2600      	movs	r6, #0
 80025f4:	f1a7 0220 	sub.w	r2, r7, #32
 80025f8:	fb0a f302 	mul.w	r3, sl, r2
 80025fc:	9303      	str	r3, [sp, #12]
    for(i = 0; i < Font.FontHeight; i++) {
 80025fe:	4556      	cmp	r6, sl
 8002600:	d306      	bcc.n	8002610 <ssd1306_WriteChar+0x50>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002602:	9b01      	ldr	r3, [sp, #4]
 8002604:	444c      	add	r4, r9
 8002606:	801c      	strh	r4, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8002608:	4638      	mov	r0, r7
 800260a:	b007      	add	sp, #28
 800260c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for(j = 0; j < Font.FontWidth; j++) {
 8002610:	2500      	movs	r5, #0
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002612:	9b03      	ldr	r3, [sp, #12]
 8002614:	9905      	ldr	r1, [sp, #20]
 8002616:	18f2      	adds	r2, r6, r3
 8002618:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 800261c:	9302      	str	r3, [sp, #8]
 800261e:	9b00      	ldr	r3, [sp, #0]
 8002620:	eb03 0806 	add.w	r8, r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002624:	fa5f f888 	uxtb.w	r8, r8
        for(j = 0; j < Font.FontWidth; j++) {
 8002628:	454d      	cmp	r5, r9
 800262a:	d301      	bcc.n	8002630 <ssd1306_WriteChar+0x70>
    for(i = 0; i < Font.FontHeight; i++) {
 800262c:	3601      	adds	r6, #1
 800262e:	e7e6      	b.n	80025fe <ssd1306_WriteChar+0x3e>
            if((b << j) & 0x8000)  {
 8002630:	9b02      	ldr	r3, [sp, #8]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002632:	1928      	adds	r0, r5, r4
            if((b << j) & 0x8000)  {
 8002634:	fa03 f205 	lsl.w	r2, r3, r5
 8002638:	0413      	lsls	r3, r2, #16
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800263a:	bf56      	itet	pl
 800263c:	fabb f28b 	clzpl	r2, fp
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002640:	465a      	movmi	r2, fp
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002642:	0952      	lsrpl	r2, r2, #5
 8002644:	4641      	mov	r1, r8
 8002646:	b2c0      	uxtb	r0, r0
 8002648:	f7ff ff96 	bl	8002578 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800264c:	3501      	adds	r5, #1
 800264e:	e7eb      	b.n	8002628 <ssd1306_WriteChar+0x68>
        return 0;
 8002650:	2700      	movs	r7, #0
 8002652:	e7d9      	b.n	8002608 <ssd1306_WriteChar+0x48>
 8002654:	200000b4 	.word	0x200000b4

08002658 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800265a:	461f      	mov	r7, r3
 800265c:	466d      	mov	r5, sp
 800265e:	e88d 0006 	stmia.w	sp, {r1, r2}
 8002662:	1e46      	subs	r6, r0, #1
    // Write until null-byte
    while (*str) {
 8002664:	7874      	ldrb	r4, [r6, #1]
 8002666:	b14c      	cbz	r4, 800267c <ssd1306_WriteString+0x24>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002668:	e895 0006 	ldmia.w	r5, {r1, r2}
 800266c:	4620      	mov	r0, r4
 800266e:	463b      	mov	r3, r7
 8002670:	f7ff ffa6 	bl	80025c0 <ssd1306_WriteChar>
 8002674:	f816 4f01 	ldrb.w	r4, [r6, #1]!
 8002678:	42a0      	cmp	r0, r4
 800267a:	d0f3      	beq.n	8002664 <ssd1306_WriteString+0xc>
        str++;
    }
    
    // Everything ok
    return *str;
}
 800267c:	4620      	mov	r0, r4
 800267e:	b003      	add	sp, #12
 8002680:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002684 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8002684:	4b01      	ldr	r3, [pc, #4]	; (800268c <ssd1306_SetCursor+0x8>)
 8002686:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8002688:	8059      	strh	r1, [r3, #2]
 800268a:	4770      	bx	lr
 800268c:	200000b4 	.word	0x200000b4

08002690 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002690:	4b28      	ldr	r3, [pc, #160]	; (8002734 <HAL_MspInit+0xa4>)
{
 8002692:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002694:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 2, 0);
 8002696:	2102      	movs	r1, #2
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002698:	f042 0201 	orr.w	r2, r2, #1
 800269c:	619a      	str	r2, [r3, #24]
 800269e:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 2, 0);
 80026a0:	f06f 000b 	mvn.w	r0, #11
  __HAL_RCC_AFIO_CLK_ENABLE();
 80026a4:	f002 0201 	and.w	r2, r2, #1
 80026a8:	9200      	str	r2, [sp, #0]
 80026aa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ac:	69da      	ldr	r2, [r3, #28]
 80026ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026b2:	61da      	str	r2, [r3, #28]
 80026b4:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 2, 0);
 80026b6:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 2, 0);
 80026c0:	f7fd fdb8 	bl	8000234 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 3, 0);
 80026c4:	2200      	movs	r2, #0
 80026c6:	2103      	movs	r1, #3
 80026c8:	f06f 000a 	mvn.w	r0, #10
 80026cc:	f7fd fdb2 	bl	8000234 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 4, 0);
 80026d0:	2200      	movs	r2, #0
 80026d2:	2104      	movs	r1, #4
 80026d4:	f06f 0009 	mvn.w	r0, #9
 80026d8:	f7fd fdac 	bl	8000234 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 5, 0);
 80026dc:	2200      	movs	r2, #0
 80026de:	2105      	movs	r1, #5
 80026e0:	f06f 0004 	mvn.w	r0, #4
 80026e4:	f7fd fda6 	bl	8000234 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 6, 0);
 80026e8:	2200      	movs	r2, #0
 80026ea:	2106      	movs	r1, #6
 80026ec:	f06f 0003 	mvn.w	r0, #3
 80026f0:	f7fd fda0 	bl	8000234 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2107      	movs	r1, #7
 80026f8:	f06f 0001 	mvn.w	r0, #1
 80026fc:	f7fd fd9a 	bl	8000234 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8002700:	2200      	movs	r2, #0
 8002702:	2004      	movs	r0, #4
 8002704:	4611      	mov	r1, r2
 8002706:	f7fd fd95 	bl	8000234 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800270a:	2004      	movs	r0, #4
 800270c:	f7fd fdc6 	bl	800029c <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002710:	2200      	movs	r2, #0
 8002712:	2005      	movs	r0, #5
 8002714:	4611      	mov	r1, r2
 8002716:	f7fd fd8d 	bl	8000234 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800271a:	2005      	movs	r0, #5
 800271c:	f7fd fdbe 	bl	800029c <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002720:	4a05      	ldr	r2, [pc, #20]	; (8002738 <HAL_MspInit+0xa8>)
 8002722:	6853      	ldr	r3, [r2, #4]
 8002724:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002728:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800272c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800272e:	b003      	add	sp, #12
 8002730:	f85d fb04 	ldr.w	pc, [sp], #4
 8002734:	40021000 	.word	0x40021000
 8002738:	40010000 	.word	0x40010000

0800273c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800273c:	b510      	push	{r4, lr}
 800273e:	4604      	mov	r4, r0
 8002740:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002742:	2210      	movs	r2, #16
 8002744:	2100      	movs	r1, #0
 8002746:	a802      	add	r0, sp, #8
 8002748:	f000 f9b2 	bl	8002ab0 <memset>
  if(hi2c->Instance==I2C1)
 800274c:	6822      	ldr	r2, [r4, #0]
 800274e:	4b19      	ldr	r3, [pc, #100]	; (80027b4 <HAL_I2C_MspInit+0x78>)
 8002750:	429a      	cmp	r2, r3
 8002752:	d12c      	bne.n	80027ae <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002754:	4c18      	ldr	r4, [pc, #96]	; (80027b8 <HAL_I2C_MspInit+0x7c>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002756:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002758:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	4818      	ldr	r0, [pc, #96]	; (80027bc <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800275c:	f043 0308 	orr.w	r3, r3, #8
 8002760:	61a3      	str	r3, [r4, #24]
 8002762:	69a3      	ldr	r3, [r4, #24]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800276c:	23c0      	movs	r3, #192	; 0xc0
 800276e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002770:	2312      	movs	r3, #18
 8002772:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002774:	2303      	movs	r3, #3
 8002776:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002778:	f7fd fec0 	bl	80004fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800277c:	2200      	movs	r2, #0
    __HAL_RCC_I2C1_CLK_ENABLE();
 800277e:	69e3      	ldr	r3, [r4, #28]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002780:	4611      	mov	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002782:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002786:	61e3      	str	r3, [r4, #28]
 8002788:	69e3      	ldr	r3, [r4, #28]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800278a:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 800278c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002794:	f7fd fd4e 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002798:	201f      	movs	r0, #31
 800279a:	f7fd fd7f 	bl	800029c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800279e:	2200      	movs	r2, #0
 80027a0:	2020      	movs	r0, #32
 80027a2:	4611      	mov	r1, r2
 80027a4:	f7fd fd46 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80027a8:	2020      	movs	r0, #32
 80027aa:	f7fd fd77 	bl	800029c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80027ae:	b006      	add	sp, #24
 80027b0:	bd10      	pop	{r4, pc}
 80027b2:	bf00      	nop
 80027b4:	40005400 	.word	0x40005400
 80027b8:	40021000 	.word	0x40021000
 80027bc:	40010c00 	.word	0x40010c00

080027c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027c0:	b510      	push	{r4, lr}
 80027c2:	4604      	mov	r4, r0
 80027c4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c6:	2210      	movs	r2, #16
 80027c8:	2100      	movs	r1, #0
 80027ca:	a802      	add	r0, sp, #8
 80027cc:	f000 f970 	bl	8002ab0 <memset>
  if(huart->Instance==USART1)
 80027d0:	6822      	ldr	r2, [r4, #0]
 80027d2:	4b1b      	ldr	r3, [pc, #108]	; (8002840 <HAL_UART_MspInit+0x80>)
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d130      	bne.n	800283a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027d8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80027dc:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80027e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027e4:	619a      	str	r2, [r3, #24]
 80027e6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e8:	4816      	ldr	r0, [pc, #88]	; (8002844 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80027ea:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80027ee:	9200      	str	r2, [sp, #0]
 80027f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f2:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027f4:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f6:	f042 0204 	orr.w	r2, r2, #4
 80027fa:	619a      	str	r2, [r3, #24]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	f003 0304 	and.w	r3, r3, #4
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002806:	f44f 7300 	mov.w	r3, #512	; 0x200
 800280a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280c:	2302      	movs	r3, #2
 800280e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002810:	2303      	movs	r3, #3
 8002812:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002814:	f7fd fe72 	bl	80004fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002818:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800281c:	a902      	add	r1, sp, #8
 800281e:	4809      	ldr	r0, [pc, #36]	; (8002844 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002820:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002822:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002826:	f7fd fe69 	bl	80004fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800282a:	2025      	movs	r0, #37	; 0x25
 800282c:	4622      	mov	r2, r4
 800282e:	2101      	movs	r1, #1
 8002830:	f7fd fd00 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002834:	2025      	movs	r0, #37	; 0x25
 8002836:	f7fd fd31 	bl	800029c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800283a:	b006      	add	sp, #24
 800283c:	bd10      	pop	{r4, pc}
 800283e:	bf00      	nop
 8002840:	40013800 	.word	0x40013800
 8002844:	40010800 	.word	0x40010800

08002848 <NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8002848:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800284c:	4905      	ldr	r1, [pc, #20]	; (8002864 <NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800284e:	4b06      	ldr	r3, [pc, #24]	; (8002868 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002850:	68ca      	ldr	r2, [r1, #12]
 8002852:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002856:	4313      	orrs	r3, r2
 8002858:	60cb      	str	r3, [r1, #12]
 800285a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800285e:	bf00      	nop
 8002860:	e7fd      	b.n	800285e <NVIC_SystemReset+0x16>
 8002862:	bf00      	nop
 8002864:	e000ed00 	.word	0xe000ed00
 8002868:	05fa0004 	.word	0x05fa0004

0800286c <NMI_Handler>:
 800286c:	b508      	push	{r3, lr}
 800286e:	f7ff ffeb 	bl	8002848 <NVIC_SystemReset>
	...

08002874 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002874:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
						ssd1306_Fill(Black);
 8002876:	2000      	movs	r0, #0
 8002878:	f7ff fe56 	bl	8002528 <ssd1306_Fill>
						ssd1306_SetCursor(10, 10);
 800287c:	210a      	movs	r1, #10
 800287e:	4608      	mov	r0, r1
 8002880:	f7ff ff00 	bl	8002684 <ssd1306_SetCursor>
						ssd1306_WriteString("HARDFAULT ERROR!", Font_7x10, White);
 8002884:	4a03      	ldr	r2, [pc, #12]	; (8002894 <HardFault_Handler+0x20>)
 8002886:	2301      	movs	r3, #1
 8002888:	ca06      	ldmia	r2, {r1, r2}
 800288a:	4803      	ldr	r0, [pc, #12]	; (8002898 <HardFault_Handler+0x24>)
 800288c:	f7ff fee4 	bl	8002658 <ssd1306_WriteString>
 8002890:	e7fe      	b.n	8002890 <HardFault_Handler+0x1c>
 8002892:	bf00      	nop
 8002894:	20000014 	.word	0x20000014
 8002898:	080042c0 	.word	0x080042c0

0800289c <MemManage_Handler>:
 800289c:	b508      	push	{r3, lr}
 800289e:	f7ff ffd3 	bl	8002848 <NVIC_SystemReset>

080028a2 <BusFault_Handler>:
 80028a2:	b508      	push	{r3, lr}
 80028a4:	f7ff ffd0 	bl	8002848 <NVIC_SystemReset>

080028a8 <UsageFault_Handler>:
 80028a8:	b508      	push	{r3, lr}
 80028aa:	f7ff ffcd 	bl	8002848 <NVIC_SystemReset>

080028ae <SVC_Handler>:
 80028ae:	b508      	push	{r3, lr}
 80028b0:	f7ff ffca 	bl	8002848 <NVIC_SystemReset>

080028b4 <DebugMon_Handler>:
 80028b4:	b508      	push	{r3, lr}
 80028b6:	f7ff ffc7 	bl	8002848 <NVIC_SystemReset>

080028ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028ba:	b508      	push	{r3, lr}
		NVIC_SystemReset();
 80028bc:	f7ff ffc4 	bl	8002848 <NVIC_SystemReset>

080028c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028c0:	f7fd bc82 	b.w	80001c8 <HAL_IncTick>

080028c4 <FLASH_IRQHandler>:
void FLASH_IRQHandler(void)
{
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80028c4:	f7fd bd7e 	b.w	80003c4 <HAL_FLASH_IRQHandler>

080028c8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80028c8:	4770      	bx	lr
	...

080028cc <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80028cc:	4801      	ldr	r0, [pc, #4]	; (80028d4 <I2C1_EV_IRQHandler+0x8>)
 80028ce:	f7fe b9cf 	b.w	8000c70 <HAL_I2C_EV_IRQHandler>
 80028d2:	bf00      	nop
 80028d4:	20000c64 	.word	0x20000c64

080028d8 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80028d8:	4801      	ldr	r0, [pc, #4]	; (80028e0 <I2C1_ER_IRQHandler+0x8>)
 80028da:	f7fe bd33 	b.w	8001344 <HAL_I2C_ER_IRQHandler>
 80028de:	bf00      	nop
 80028e0:	20000c64 	.word	0x20000c64

080028e4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028e4:	4801      	ldr	r0, [pc, #4]	; (80028ec <USART1_IRQHandler+0x8>)
 80028e6:	f7ff b9eb 	b.w	8001cc0 <HAL_UART_IRQHandler>
 80028ea:	bf00      	nop
 80028ec:	20000530 	.word	0x20000530

080028f0 <HAL_UART_ErrorCallback>:
  /* USER CODE END USART1_IRQn 1 */
}

/* USER CODE BEGIN 1 */

	void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 80028f0:	b510      	push	{r4, lr}
					ssd1306_Fill(Black);
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7ff fe18 	bl	8002528 <ssd1306_Fill>
					ssd1306_SetCursor(10, 10);
 80028f8:	210a      	movs	r1, #10
 80028fa:	4608      	mov	r0, r1
 80028fc:	f7ff fec2 	bl	8002684 <ssd1306_SetCursor>
					ssd1306_WriteString("UART ERROR!", Font_7x10, White);
}
 8002900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					ssd1306_WriteString("UART ERROR!", Font_7x10, White);
 8002904:	4a02      	ldr	r2, [pc, #8]	; (8002910 <HAL_UART_ErrorCallback+0x20>)
 8002906:	2301      	movs	r3, #1
 8002908:	ca06      	ldmia	r2, {r1, r2}
 800290a:	4802      	ldr	r0, [pc, #8]	; (8002914 <HAL_UART_ErrorCallback+0x24>)
 800290c:	f7ff bea4 	b.w	8002658 <ssd1306_WriteString>
 8002910:	20000014 	.word	0x20000014
 8002914:	080042b4 	.word	0x080042b4

08002918 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8002918:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800291a:	4b0a      	ldr	r3, [pc, #40]	; (8002944 <_sbrk+0x2c>)
{
 800291c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800291e:	6819      	ldr	r1, [r3, #0]
 8002920:	b909      	cbnz	r1, 8002926 <_sbrk+0xe>
		heap_end = &end;
 8002922:	4909      	ldr	r1, [pc, #36]	; (8002948 <_sbrk+0x30>)
 8002924:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002926:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8002928:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800292a:	4402      	add	r2, r0
 800292c:	428a      	cmp	r2, r1
 800292e:	d906      	bls.n	800293e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002930:	f000 f894 	bl	8002a5c <__errno>
 8002934:	230c      	movs	r3, #12
 8002936:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002938:	f04f 30ff 	mov.w	r0, #4294967295
 800293c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800293e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002940:	bd08      	pop	{r3, pc}
 8002942:	bf00      	nop
 8002944:	200004bc 	.word	0x200004bc
 8002948:	20000cbc 	.word	0x20000cbc

0800294c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <SystemInit+0x40>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	f042 0201 	orr.w	r2, r2, #1
 8002954:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002956:	6859      	ldr	r1, [r3, #4]
 8002958:	4a0d      	ldr	r2, [pc, #52]	; (8002990 <SystemInit+0x44>)
 800295a:	400a      	ands	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002964:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002968:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002970:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002978:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800297a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800297e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002980:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002984:	4b03      	ldr	r3, [pc, #12]	; (8002994 <SystemInit+0x48>)
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	f8ff0000 	.word	0xf8ff0000
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <send_wifi_disconnected>:
		ssd1306_UpdateScreen();
	
}

void send_wifi_disconnected(void)
{
 8002998:	b510      	push	{r4, lr}
		ssd1306_Fill(Black);
 800299a:	2000      	movs	r0, #0
		ssd1306_SetCursor(20, 10);
    ssd1306_WriteString("WIFI WAS", Font_7x10, White);
 800299c:	4c17      	ldr	r4, [pc, #92]	; (80029fc <send_wifi_disconnected+0x64>)
		ssd1306_Fill(Black);
 800299e:	f7ff fdc3 	bl	8002528 <ssd1306_Fill>
		ssd1306_SetCursor(20, 10);
 80029a2:	210a      	movs	r1, #10
 80029a4:	2014      	movs	r0, #20
 80029a6:	f7ff fe6d 	bl	8002684 <ssd1306_SetCursor>
    ssd1306_WriteString("WIFI WAS", Font_7x10, White);
 80029aa:	e894 0006 	ldmia.w	r4, {r1, r2}
 80029ae:	2301      	movs	r3, #1
 80029b0:	4813      	ldr	r0, [pc, #76]	; (8002a00 <send_wifi_disconnected+0x68>)
 80029b2:	f7ff fe51 	bl	8002658 <ssd1306_WriteString>
		ssd1306_SetCursor(35,20);
 80029b6:	2114      	movs	r1, #20
 80029b8:	2023      	movs	r0, #35	; 0x23
 80029ba:	f7ff fe63 	bl	8002684 <ssd1306_SetCursor>
    ssd1306_WriteString("DISCONNECTED!", Font_7x10, White);
 80029be:	e894 0006 	ldmia.w	r4, {r1, r2}
 80029c2:	2301      	movs	r3, #1
 80029c4:	480f      	ldr	r0, [pc, #60]	; (8002a04 <send_wifi_disconnected+0x6c>)
 80029c6:	f7ff fe47 	bl	8002658 <ssd1306_WriteString>
		ssd1306_SetCursor(20, 40);
 80029ca:	2128      	movs	r1, #40	; 0x28
 80029cc:	2014      	movs	r0, #20
 80029ce:	f7ff fe59 	bl	8002684 <ssd1306_SetCursor>
    ssd1306_WriteString("Trying To", Font_7x10, White);
 80029d2:	e894 0006 	ldmia.w	r4, {r1, r2}
 80029d6:	2301      	movs	r3, #1
 80029d8:	480b      	ldr	r0, [pc, #44]	; (8002a08 <send_wifi_disconnected+0x70>)
 80029da:	f7ff fe3d 	bl	8002658 <ssd1306_WriteString>
		ssd1306_SetCursor(35, 50);
 80029de:	2132      	movs	r1, #50	; 0x32
 80029e0:	2023      	movs	r0, #35	; 0x23
 80029e2:	f7ff fe4f 	bl	8002684 <ssd1306_SetCursor>
    ssd1306_WriteString("Reconnect", Font_7x10, White);
 80029e6:	e894 0006 	ldmia.w	r4, {r1, r2}
 80029ea:	2301      	movs	r3, #1
 80029ec:	4807      	ldr	r0, [pc, #28]	; (8002a0c <send_wifi_disconnected+0x74>)
 80029ee:	f7ff fe33 	bl	8002658 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
	
}
 80029f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ssd1306_UpdateScreen();
 80029f6:	f7ff bda5 	b.w	8002544 <ssd1306_UpdateScreen>
 80029fa:	bf00      	nop
 80029fc:	20000014 	.word	0x20000014
 8002a00:	080042e9 	.word	0x080042e9
 8002a04:	080042f2 	.word	0x080042f2
 8002a08:	08004300 	.word	0x08004300
 8002a0c:	0800430a 	.word	0x0800430a

08002a10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a12:	e003      	b.n	8002a1c <LoopCopyDataInit>

08002a14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a14:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a1a:	3104      	adds	r1, #4

08002a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a1c:	480a      	ldr	r0, [pc, #40]	; (8002a48 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a24:	d3f6      	bcc.n	8002a14 <CopyDataInit>
  ldr r2, =_sbss
 8002a26:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a28:	e002      	b.n	8002a30 <LoopFillZerobss>

08002a2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a2a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a2c:	f842 3b04 	str.w	r3, [r2], #4

08002a30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a30:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a34:	d3f9      	bcc.n	8002a2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a36:	f7ff ff89 	bl	800294c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a3a:	f000 f815 	bl	8002a68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a3e:	f7ff fcd9 	bl	80023f4 <main>
  bx lr
 8002a42:	4770      	bx	lr
  ldr r3, =_sidata
 8002a44:	08004350 	.word	0x08004350
  ldr r0, =_sdata
 8002a48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002a4c:	20000084 	.word	0x20000084
  ldr r2, =_sbss
 8002a50:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 8002a54:	20000cbc 	.word	0x20000cbc

08002a58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a58:	e7fe      	b.n	8002a58 <ADC1_2_IRQHandler>
	...

08002a5c <__errno>:
 8002a5c:	4b01      	ldr	r3, [pc, #4]	; (8002a64 <__errno+0x8>)
 8002a5e:	6818      	ldr	r0, [r3, #0]
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	20000020 	.word	0x20000020

08002a68 <__libc_init_array>:
 8002a68:	b570      	push	{r4, r5, r6, lr}
 8002a6a:	2500      	movs	r5, #0
 8002a6c:	4e0c      	ldr	r6, [pc, #48]	; (8002aa0 <__libc_init_array+0x38>)
 8002a6e:	4c0d      	ldr	r4, [pc, #52]	; (8002aa4 <__libc_init_array+0x3c>)
 8002a70:	1ba4      	subs	r4, r4, r6
 8002a72:	10a4      	asrs	r4, r4, #2
 8002a74:	42a5      	cmp	r5, r4
 8002a76:	d109      	bne.n	8002a8c <__libc_init_array+0x24>
 8002a78:	f000 fcda 	bl	8003430 <_init>
 8002a7c:	2500      	movs	r5, #0
 8002a7e:	4e0a      	ldr	r6, [pc, #40]	; (8002aa8 <__libc_init_array+0x40>)
 8002a80:	4c0a      	ldr	r4, [pc, #40]	; (8002aac <__libc_init_array+0x44>)
 8002a82:	1ba4      	subs	r4, r4, r6
 8002a84:	10a4      	asrs	r4, r4, #2
 8002a86:	42a5      	cmp	r5, r4
 8002a88:	d105      	bne.n	8002a96 <__libc_init_array+0x2e>
 8002a8a:	bd70      	pop	{r4, r5, r6, pc}
 8002a8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a90:	4798      	blx	r3
 8002a92:	3501      	adds	r5, #1
 8002a94:	e7ee      	b.n	8002a74 <__libc_init_array+0xc>
 8002a96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a9a:	4798      	blx	r3
 8002a9c:	3501      	adds	r5, #1
 8002a9e:	e7f2      	b.n	8002a86 <__libc_init_array+0x1e>
 8002aa0:	08004348 	.word	0x08004348
 8002aa4:	08004348 	.word	0x08004348
 8002aa8:	08004348 	.word	0x08004348
 8002aac:	0800434c 	.word	0x0800434c

08002ab0 <memset>:
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4402      	add	r2, r0
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d100      	bne.n	8002aba <memset+0xa>
 8002ab8:	4770      	bx	lr
 8002aba:	f803 1b01 	strb.w	r1, [r3], #1
 8002abe:	e7f9      	b.n	8002ab4 <memset+0x4>

08002ac0 <siprintf>:
 8002ac0:	b40e      	push	{r1, r2, r3}
 8002ac2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002ac6:	b500      	push	{lr}
 8002ac8:	b09c      	sub	sp, #112	; 0x70
 8002aca:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002ace:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ad2:	9104      	str	r1, [sp, #16]
 8002ad4:	9107      	str	r1, [sp, #28]
 8002ad6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ada:	ab1d      	add	r3, sp, #116	; 0x74
 8002adc:	9002      	str	r0, [sp, #8]
 8002ade:	9006      	str	r0, [sp, #24]
 8002ae0:	4808      	ldr	r0, [pc, #32]	; (8002b04 <siprintf+0x44>)
 8002ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ae6:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002aea:	6800      	ldr	r0, [r0, #0]
 8002aec:	a902      	add	r1, sp, #8
 8002aee:	9301      	str	r3, [sp, #4]
 8002af0:	f000 f99e 	bl	8002e30 <_svfiprintf_r>
 8002af4:	2200      	movs	r2, #0
 8002af6:	9b02      	ldr	r3, [sp, #8]
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	b01c      	add	sp, #112	; 0x70
 8002afc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b00:	b003      	add	sp, #12
 8002b02:	4770      	bx	lr
 8002b04:	20000020 	.word	0x20000020

08002b08 <strcat>:
 8002b08:	4602      	mov	r2, r0
 8002b0a:	b510      	push	{r4, lr}
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	781c      	ldrb	r4, [r3, #0]
 8002b10:	3201      	adds	r2, #1
 8002b12:	2c00      	cmp	r4, #0
 8002b14:	d1fa      	bne.n	8002b0c <strcat+0x4>
 8002b16:	3b01      	subs	r3, #1
 8002b18:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b1c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b20:	2a00      	cmp	r2, #0
 8002b22:	d1f9      	bne.n	8002b18 <strcat+0x10>
 8002b24:	bd10      	pop	{r4, pc}

08002b26 <strcpy>:
 8002b26:	4603      	mov	r3, r0
 8002b28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b2c:	f803 2b01 	strb.w	r2, [r3], #1
 8002b30:	2a00      	cmp	r2, #0
 8002b32:	d1f9      	bne.n	8002b28 <strcpy+0x2>
 8002b34:	4770      	bx	lr

08002b36 <strstr>:
 8002b36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b38:	7803      	ldrb	r3, [r0, #0]
 8002b3a:	b133      	cbz	r3, 8002b4a <strstr+0x14>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	1c5e      	adds	r6, r3, #1
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	b933      	cbnz	r3, 8002b54 <strstr+0x1e>
 8002b46:	4618      	mov	r0, r3
 8002b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b4a:	780b      	ldrb	r3, [r1, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf18      	it	ne
 8002b50:	2000      	movne	r0, #0
 8002b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b54:	1e4d      	subs	r5, r1, #1
 8002b56:	1e44      	subs	r4, r0, #1
 8002b58:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8002b5c:	2a00      	cmp	r2, #0
 8002b5e:	d0f3      	beq.n	8002b48 <strstr+0x12>
 8002b60:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8002b64:	4633      	mov	r3, r6
 8002b66:	4297      	cmp	r7, r2
 8002b68:	d0f6      	beq.n	8002b58 <strstr+0x22>
 8002b6a:	e7e8      	b.n	8002b3e <strstr+0x8>

08002b6c <strtok>:
 8002b6c:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <strtok+0x50>)
 8002b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b72:	681d      	ldr	r5, [r3, #0]
 8002b74:	4606      	mov	r6, r0
 8002b76:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8002b78:	460f      	mov	r7, r1
 8002b7a:	b9b4      	cbnz	r4, 8002baa <strtok+0x3e>
 8002b7c:	2050      	movs	r0, #80	; 0x50
 8002b7e:	f000 f849 	bl	8002c14 <malloc>
 8002b82:	65a8      	str	r0, [r5, #88]	; 0x58
 8002b84:	6004      	str	r4, [r0, #0]
 8002b86:	6044      	str	r4, [r0, #4]
 8002b88:	6084      	str	r4, [r0, #8]
 8002b8a:	60c4      	str	r4, [r0, #12]
 8002b8c:	6104      	str	r4, [r0, #16]
 8002b8e:	6144      	str	r4, [r0, #20]
 8002b90:	6184      	str	r4, [r0, #24]
 8002b92:	6284      	str	r4, [r0, #40]	; 0x28
 8002b94:	62c4      	str	r4, [r0, #44]	; 0x2c
 8002b96:	6304      	str	r4, [r0, #48]	; 0x30
 8002b98:	6344      	str	r4, [r0, #52]	; 0x34
 8002b9a:	6384      	str	r4, [r0, #56]	; 0x38
 8002b9c:	63c4      	str	r4, [r0, #60]	; 0x3c
 8002b9e:	6404      	str	r4, [r0, #64]	; 0x40
 8002ba0:	6444      	str	r4, [r0, #68]	; 0x44
 8002ba2:	6484      	str	r4, [r0, #72]	; 0x48
 8002ba4:	64c4      	str	r4, [r0, #76]	; 0x4c
 8002ba6:	7704      	strb	r4, [r0, #28]
 8002ba8:	6244      	str	r4, [r0, #36]	; 0x24
 8002baa:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8002bac:	4639      	mov	r1, r7
 8002bae:	4630      	mov	r0, r6
 8002bb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	f000 b803 	b.w	8002bc0 <__strtok_r>
 8002bba:	bf00      	nop
 8002bbc:	20000020 	.word	0x20000020

08002bc0 <__strtok_r>:
 8002bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bc2:	b918      	cbnz	r0, 8002bcc <__strtok_r+0xc>
 8002bc4:	6810      	ldr	r0, [r2, #0]
 8002bc6:	b908      	cbnz	r0, 8002bcc <__strtok_r+0xc>
 8002bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bca:	4620      	mov	r0, r4
 8002bcc:	4604      	mov	r4, r0
 8002bce:	460f      	mov	r7, r1
 8002bd0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8002bd4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002bd8:	b91e      	cbnz	r6, 8002be2 <__strtok_r+0x22>
 8002bda:	b965      	cbnz	r5, 8002bf6 <__strtok_r+0x36>
 8002bdc:	6015      	str	r5, [r2, #0]
 8002bde:	4628      	mov	r0, r5
 8002be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002be2:	42b5      	cmp	r5, r6
 8002be4:	d1f6      	bne.n	8002bd4 <__strtok_r+0x14>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ef      	bne.n	8002bca <__strtok_r+0xa>
 8002bea:	6014      	str	r4, [r2, #0]
 8002bec:	7003      	strb	r3, [r0, #0]
 8002bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bf0:	461c      	mov	r4, r3
 8002bf2:	e00c      	b.n	8002c0e <__strtok_r+0x4e>
 8002bf4:	b915      	cbnz	r5, 8002bfc <__strtok_r+0x3c>
 8002bf6:	460e      	mov	r6, r1
 8002bf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002bfc:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002c00:	42ab      	cmp	r3, r5
 8002c02:	d1f7      	bne.n	8002bf4 <__strtok_r+0x34>
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f3      	beq.n	8002bf0 <__strtok_r+0x30>
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002c0e:	6014      	str	r4, [r2, #0]
 8002c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002c14 <malloc>:
 8002c14:	4b02      	ldr	r3, [pc, #8]	; (8002c20 <malloc+0xc>)
 8002c16:	4601      	mov	r1, r0
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	f000 b84f 	b.w	8002cbc <_malloc_r>
 8002c1e:	bf00      	nop
 8002c20:	20000020 	.word	0x20000020

08002c24 <_free_r>:
 8002c24:	b538      	push	{r3, r4, r5, lr}
 8002c26:	4605      	mov	r5, r0
 8002c28:	2900      	cmp	r1, #0
 8002c2a:	d043      	beq.n	8002cb4 <_free_r+0x90>
 8002c2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c30:	1f0c      	subs	r4, r1, #4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bfb8      	it	lt
 8002c36:	18e4      	addlt	r4, r4, r3
 8002c38:	f000 fbc9 	bl	80033ce <__malloc_lock>
 8002c3c:	4a1e      	ldr	r2, [pc, #120]	; (8002cb8 <_free_r+0x94>)
 8002c3e:	6813      	ldr	r3, [r2, #0]
 8002c40:	4610      	mov	r0, r2
 8002c42:	b933      	cbnz	r3, 8002c52 <_free_r+0x2e>
 8002c44:	6063      	str	r3, [r4, #4]
 8002c46:	6014      	str	r4, [r2, #0]
 8002c48:	4628      	mov	r0, r5
 8002c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c4e:	f000 bbbf 	b.w	80033d0 <__malloc_unlock>
 8002c52:	42a3      	cmp	r3, r4
 8002c54:	d90b      	bls.n	8002c6e <_free_r+0x4a>
 8002c56:	6821      	ldr	r1, [r4, #0]
 8002c58:	1862      	adds	r2, r4, r1
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	bf01      	itttt	eq
 8002c5e:	681a      	ldreq	r2, [r3, #0]
 8002c60:	685b      	ldreq	r3, [r3, #4]
 8002c62:	1852      	addeq	r2, r2, r1
 8002c64:	6022      	streq	r2, [r4, #0]
 8002c66:	6063      	str	r3, [r4, #4]
 8002c68:	6004      	str	r4, [r0, #0]
 8002c6a:	e7ed      	b.n	8002c48 <_free_r+0x24>
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	b10a      	cbz	r2, 8002c76 <_free_r+0x52>
 8002c72:	42a2      	cmp	r2, r4
 8002c74:	d9fa      	bls.n	8002c6c <_free_r+0x48>
 8002c76:	6819      	ldr	r1, [r3, #0]
 8002c78:	1858      	adds	r0, r3, r1
 8002c7a:	42a0      	cmp	r0, r4
 8002c7c:	d10b      	bne.n	8002c96 <_free_r+0x72>
 8002c7e:	6820      	ldr	r0, [r4, #0]
 8002c80:	4401      	add	r1, r0
 8002c82:	1858      	adds	r0, r3, r1
 8002c84:	4282      	cmp	r2, r0
 8002c86:	6019      	str	r1, [r3, #0]
 8002c88:	d1de      	bne.n	8002c48 <_free_r+0x24>
 8002c8a:	6810      	ldr	r0, [r2, #0]
 8002c8c:	6852      	ldr	r2, [r2, #4]
 8002c8e:	4401      	add	r1, r0
 8002c90:	6019      	str	r1, [r3, #0]
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	e7d8      	b.n	8002c48 <_free_r+0x24>
 8002c96:	d902      	bls.n	8002c9e <_free_r+0x7a>
 8002c98:	230c      	movs	r3, #12
 8002c9a:	602b      	str	r3, [r5, #0]
 8002c9c:	e7d4      	b.n	8002c48 <_free_r+0x24>
 8002c9e:	6820      	ldr	r0, [r4, #0]
 8002ca0:	1821      	adds	r1, r4, r0
 8002ca2:	428a      	cmp	r2, r1
 8002ca4:	bf01      	itttt	eq
 8002ca6:	6811      	ldreq	r1, [r2, #0]
 8002ca8:	6852      	ldreq	r2, [r2, #4]
 8002caa:	1809      	addeq	r1, r1, r0
 8002cac:	6021      	streq	r1, [r4, #0]
 8002cae:	6062      	str	r2, [r4, #4]
 8002cb0:	605c      	str	r4, [r3, #4]
 8002cb2:	e7c9      	b.n	8002c48 <_free_r+0x24>
 8002cb4:	bd38      	pop	{r3, r4, r5, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200004c0 	.word	0x200004c0

08002cbc <_malloc_r>:
 8002cbc:	b570      	push	{r4, r5, r6, lr}
 8002cbe:	1ccd      	adds	r5, r1, #3
 8002cc0:	f025 0503 	bic.w	r5, r5, #3
 8002cc4:	3508      	adds	r5, #8
 8002cc6:	2d0c      	cmp	r5, #12
 8002cc8:	bf38      	it	cc
 8002cca:	250c      	movcc	r5, #12
 8002ccc:	2d00      	cmp	r5, #0
 8002cce:	4606      	mov	r6, r0
 8002cd0:	db01      	blt.n	8002cd6 <_malloc_r+0x1a>
 8002cd2:	42a9      	cmp	r1, r5
 8002cd4:	d903      	bls.n	8002cde <_malloc_r+0x22>
 8002cd6:	230c      	movs	r3, #12
 8002cd8:	6033      	str	r3, [r6, #0]
 8002cda:	2000      	movs	r0, #0
 8002cdc:	bd70      	pop	{r4, r5, r6, pc}
 8002cde:	f000 fb76 	bl	80033ce <__malloc_lock>
 8002ce2:	4a23      	ldr	r2, [pc, #140]	; (8002d70 <_malloc_r+0xb4>)
 8002ce4:	6814      	ldr	r4, [r2, #0]
 8002ce6:	4621      	mov	r1, r4
 8002ce8:	b991      	cbnz	r1, 8002d10 <_malloc_r+0x54>
 8002cea:	4c22      	ldr	r4, [pc, #136]	; (8002d74 <_malloc_r+0xb8>)
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	b91b      	cbnz	r3, 8002cf8 <_malloc_r+0x3c>
 8002cf0:	4630      	mov	r0, r6
 8002cf2:	f000 fb29 	bl	8003348 <_sbrk_r>
 8002cf6:	6020      	str	r0, [r4, #0]
 8002cf8:	4629      	mov	r1, r5
 8002cfa:	4630      	mov	r0, r6
 8002cfc:	f000 fb24 	bl	8003348 <_sbrk_r>
 8002d00:	1c43      	adds	r3, r0, #1
 8002d02:	d126      	bne.n	8002d52 <_malloc_r+0x96>
 8002d04:	230c      	movs	r3, #12
 8002d06:	4630      	mov	r0, r6
 8002d08:	6033      	str	r3, [r6, #0]
 8002d0a:	f000 fb61 	bl	80033d0 <__malloc_unlock>
 8002d0e:	e7e4      	b.n	8002cda <_malloc_r+0x1e>
 8002d10:	680b      	ldr	r3, [r1, #0]
 8002d12:	1b5b      	subs	r3, r3, r5
 8002d14:	d41a      	bmi.n	8002d4c <_malloc_r+0x90>
 8002d16:	2b0b      	cmp	r3, #11
 8002d18:	d90f      	bls.n	8002d3a <_malloc_r+0x7e>
 8002d1a:	600b      	str	r3, [r1, #0]
 8002d1c:	18cc      	adds	r4, r1, r3
 8002d1e:	50cd      	str	r5, [r1, r3]
 8002d20:	4630      	mov	r0, r6
 8002d22:	f000 fb55 	bl	80033d0 <__malloc_unlock>
 8002d26:	f104 000b 	add.w	r0, r4, #11
 8002d2a:	1d23      	adds	r3, r4, #4
 8002d2c:	f020 0007 	bic.w	r0, r0, #7
 8002d30:	1ac3      	subs	r3, r0, r3
 8002d32:	d01b      	beq.n	8002d6c <_malloc_r+0xb0>
 8002d34:	425a      	negs	r2, r3
 8002d36:	50e2      	str	r2, [r4, r3]
 8002d38:	bd70      	pop	{r4, r5, r6, pc}
 8002d3a:	428c      	cmp	r4, r1
 8002d3c:	bf0b      	itete	eq
 8002d3e:	6863      	ldreq	r3, [r4, #4]
 8002d40:	684b      	ldrne	r3, [r1, #4]
 8002d42:	6013      	streq	r3, [r2, #0]
 8002d44:	6063      	strne	r3, [r4, #4]
 8002d46:	bf18      	it	ne
 8002d48:	460c      	movne	r4, r1
 8002d4a:	e7e9      	b.n	8002d20 <_malloc_r+0x64>
 8002d4c:	460c      	mov	r4, r1
 8002d4e:	6849      	ldr	r1, [r1, #4]
 8002d50:	e7ca      	b.n	8002ce8 <_malloc_r+0x2c>
 8002d52:	1cc4      	adds	r4, r0, #3
 8002d54:	f024 0403 	bic.w	r4, r4, #3
 8002d58:	42a0      	cmp	r0, r4
 8002d5a:	d005      	beq.n	8002d68 <_malloc_r+0xac>
 8002d5c:	1a21      	subs	r1, r4, r0
 8002d5e:	4630      	mov	r0, r6
 8002d60:	f000 faf2 	bl	8003348 <_sbrk_r>
 8002d64:	3001      	adds	r0, #1
 8002d66:	d0cd      	beq.n	8002d04 <_malloc_r+0x48>
 8002d68:	6025      	str	r5, [r4, #0]
 8002d6a:	e7d9      	b.n	8002d20 <_malloc_r+0x64>
 8002d6c:	bd70      	pop	{r4, r5, r6, pc}
 8002d6e:	bf00      	nop
 8002d70:	200004c0 	.word	0x200004c0
 8002d74:	200004c4 	.word	0x200004c4

08002d78 <__ssputs_r>:
 8002d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d7c:	688e      	ldr	r6, [r1, #8]
 8002d7e:	4682      	mov	sl, r0
 8002d80:	429e      	cmp	r6, r3
 8002d82:	460c      	mov	r4, r1
 8002d84:	4691      	mov	r9, r2
 8002d86:	4698      	mov	r8, r3
 8002d88:	d835      	bhi.n	8002df6 <__ssputs_r+0x7e>
 8002d8a:	898a      	ldrh	r2, [r1, #12]
 8002d8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002d90:	d031      	beq.n	8002df6 <__ssputs_r+0x7e>
 8002d92:	2302      	movs	r3, #2
 8002d94:	6825      	ldr	r5, [r4, #0]
 8002d96:	6909      	ldr	r1, [r1, #16]
 8002d98:	1a6f      	subs	r7, r5, r1
 8002d9a:	6965      	ldr	r5, [r4, #20]
 8002d9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002da0:	fb95 f5f3 	sdiv	r5, r5, r3
 8002da4:	f108 0301 	add.w	r3, r8, #1
 8002da8:	443b      	add	r3, r7
 8002daa:	429d      	cmp	r5, r3
 8002dac:	bf38      	it	cc
 8002dae:	461d      	movcc	r5, r3
 8002db0:	0553      	lsls	r3, r2, #21
 8002db2:	d531      	bpl.n	8002e18 <__ssputs_r+0xa0>
 8002db4:	4629      	mov	r1, r5
 8002db6:	f7ff ff81 	bl	8002cbc <_malloc_r>
 8002dba:	4606      	mov	r6, r0
 8002dbc:	b950      	cbnz	r0, 8002dd4 <__ssputs_r+0x5c>
 8002dbe:	230c      	movs	r3, #12
 8002dc0:	f8ca 3000 	str.w	r3, [sl]
 8002dc4:	89a3      	ldrh	r3, [r4, #12]
 8002dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dce:	81a3      	strh	r3, [r4, #12]
 8002dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dd4:	463a      	mov	r2, r7
 8002dd6:	6921      	ldr	r1, [r4, #16]
 8002dd8:	f000 fad4 	bl	8003384 <memcpy>
 8002ddc:	89a3      	ldrh	r3, [r4, #12]
 8002dde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002de6:	81a3      	strh	r3, [r4, #12]
 8002de8:	6126      	str	r6, [r4, #16]
 8002dea:	443e      	add	r6, r7
 8002dec:	6026      	str	r6, [r4, #0]
 8002dee:	4646      	mov	r6, r8
 8002df0:	6165      	str	r5, [r4, #20]
 8002df2:	1bed      	subs	r5, r5, r7
 8002df4:	60a5      	str	r5, [r4, #8]
 8002df6:	4546      	cmp	r6, r8
 8002df8:	bf28      	it	cs
 8002dfa:	4646      	movcs	r6, r8
 8002dfc:	4649      	mov	r1, r9
 8002dfe:	4632      	mov	r2, r6
 8002e00:	6820      	ldr	r0, [r4, #0]
 8002e02:	f000 faca 	bl	800339a <memmove>
 8002e06:	68a3      	ldr	r3, [r4, #8]
 8002e08:	2000      	movs	r0, #0
 8002e0a:	1b9b      	subs	r3, r3, r6
 8002e0c:	60a3      	str	r3, [r4, #8]
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	441e      	add	r6, r3
 8002e12:	6026      	str	r6, [r4, #0]
 8002e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e18:	462a      	mov	r2, r5
 8002e1a:	f000 fada 	bl	80033d2 <_realloc_r>
 8002e1e:	4606      	mov	r6, r0
 8002e20:	2800      	cmp	r0, #0
 8002e22:	d1e1      	bne.n	8002de8 <__ssputs_r+0x70>
 8002e24:	6921      	ldr	r1, [r4, #16]
 8002e26:	4650      	mov	r0, sl
 8002e28:	f7ff fefc 	bl	8002c24 <_free_r>
 8002e2c:	e7c7      	b.n	8002dbe <__ssputs_r+0x46>
	...

08002e30 <_svfiprintf_r>:
 8002e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e34:	b09d      	sub	sp, #116	; 0x74
 8002e36:	9303      	str	r3, [sp, #12]
 8002e38:	898b      	ldrh	r3, [r1, #12]
 8002e3a:	4680      	mov	r8, r0
 8002e3c:	061c      	lsls	r4, r3, #24
 8002e3e:	460d      	mov	r5, r1
 8002e40:	4616      	mov	r6, r2
 8002e42:	d50f      	bpl.n	8002e64 <_svfiprintf_r+0x34>
 8002e44:	690b      	ldr	r3, [r1, #16]
 8002e46:	b96b      	cbnz	r3, 8002e64 <_svfiprintf_r+0x34>
 8002e48:	2140      	movs	r1, #64	; 0x40
 8002e4a:	f7ff ff37 	bl	8002cbc <_malloc_r>
 8002e4e:	6028      	str	r0, [r5, #0]
 8002e50:	6128      	str	r0, [r5, #16]
 8002e52:	b928      	cbnz	r0, 8002e60 <_svfiprintf_r+0x30>
 8002e54:	230c      	movs	r3, #12
 8002e56:	f8c8 3000 	str.w	r3, [r8]
 8002e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e5e:	e0c4      	b.n	8002fea <_svfiprintf_r+0x1ba>
 8002e60:	2340      	movs	r3, #64	; 0x40
 8002e62:	616b      	str	r3, [r5, #20]
 8002e64:	2300      	movs	r3, #0
 8002e66:	9309      	str	r3, [sp, #36]	; 0x24
 8002e68:	2320      	movs	r3, #32
 8002e6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e6e:	2330      	movs	r3, #48	; 0x30
 8002e70:	f04f 0b01 	mov.w	fp, #1
 8002e74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e78:	4637      	mov	r7, r6
 8002e7a:	463c      	mov	r4, r7
 8002e7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d13c      	bne.n	8002efe <_svfiprintf_r+0xce>
 8002e84:	ebb7 0a06 	subs.w	sl, r7, r6
 8002e88:	d00b      	beq.n	8002ea2 <_svfiprintf_r+0x72>
 8002e8a:	4653      	mov	r3, sl
 8002e8c:	4632      	mov	r2, r6
 8002e8e:	4629      	mov	r1, r5
 8002e90:	4640      	mov	r0, r8
 8002e92:	f7ff ff71 	bl	8002d78 <__ssputs_r>
 8002e96:	3001      	adds	r0, #1
 8002e98:	f000 80a2 	beq.w	8002fe0 <_svfiprintf_r+0x1b0>
 8002e9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e9e:	4453      	add	r3, sl
 8002ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8002ea2:	783b      	ldrb	r3, [r7, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 809b 	beq.w	8002fe0 <_svfiprintf_r+0x1b0>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb0:	9304      	str	r3, [sp, #16]
 8002eb2:	9307      	str	r3, [sp, #28]
 8002eb4:	9205      	str	r2, [sp, #20]
 8002eb6:	9306      	str	r3, [sp, #24]
 8002eb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ebc:	931a      	str	r3, [sp, #104]	; 0x68
 8002ebe:	2205      	movs	r2, #5
 8002ec0:	7821      	ldrb	r1, [r4, #0]
 8002ec2:	4850      	ldr	r0, [pc, #320]	; (8003004 <_svfiprintf_r+0x1d4>)
 8002ec4:	f000 fa50 	bl	8003368 <memchr>
 8002ec8:	1c67      	adds	r7, r4, #1
 8002eca:	9b04      	ldr	r3, [sp, #16]
 8002ecc:	b9d8      	cbnz	r0, 8002f06 <_svfiprintf_r+0xd6>
 8002ece:	06d9      	lsls	r1, r3, #27
 8002ed0:	bf44      	itt	mi
 8002ed2:	2220      	movmi	r2, #32
 8002ed4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ed8:	071a      	lsls	r2, r3, #28
 8002eda:	bf44      	itt	mi
 8002edc:	222b      	movmi	r2, #43	; 0x2b
 8002ede:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ee2:	7822      	ldrb	r2, [r4, #0]
 8002ee4:	2a2a      	cmp	r2, #42	; 0x2a
 8002ee6:	d016      	beq.n	8002f16 <_svfiprintf_r+0xe6>
 8002ee8:	2100      	movs	r1, #0
 8002eea:	200a      	movs	r0, #10
 8002eec:	9a07      	ldr	r2, [sp, #28]
 8002eee:	4627      	mov	r7, r4
 8002ef0:	783b      	ldrb	r3, [r7, #0]
 8002ef2:	3401      	adds	r4, #1
 8002ef4:	3b30      	subs	r3, #48	; 0x30
 8002ef6:	2b09      	cmp	r3, #9
 8002ef8:	d950      	bls.n	8002f9c <_svfiprintf_r+0x16c>
 8002efa:	b1c9      	cbz	r1, 8002f30 <_svfiprintf_r+0x100>
 8002efc:	e011      	b.n	8002f22 <_svfiprintf_r+0xf2>
 8002efe:	2b25      	cmp	r3, #37	; 0x25
 8002f00:	d0c0      	beq.n	8002e84 <_svfiprintf_r+0x54>
 8002f02:	4627      	mov	r7, r4
 8002f04:	e7b9      	b.n	8002e7a <_svfiprintf_r+0x4a>
 8002f06:	4a3f      	ldr	r2, [pc, #252]	; (8003004 <_svfiprintf_r+0x1d4>)
 8002f08:	463c      	mov	r4, r7
 8002f0a:	1a80      	subs	r0, r0, r2
 8002f0c:	fa0b f000 	lsl.w	r0, fp, r0
 8002f10:	4318      	orrs	r0, r3
 8002f12:	9004      	str	r0, [sp, #16]
 8002f14:	e7d3      	b.n	8002ebe <_svfiprintf_r+0x8e>
 8002f16:	9a03      	ldr	r2, [sp, #12]
 8002f18:	1d11      	adds	r1, r2, #4
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	9103      	str	r1, [sp, #12]
 8002f1e:	2a00      	cmp	r2, #0
 8002f20:	db01      	blt.n	8002f26 <_svfiprintf_r+0xf6>
 8002f22:	9207      	str	r2, [sp, #28]
 8002f24:	e004      	b.n	8002f30 <_svfiprintf_r+0x100>
 8002f26:	4252      	negs	r2, r2
 8002f28:	f043 0302 	orr.w	r3, r3, #2
 8002f2c:	9207      	str	r2, [sp, #28]
 8002f2e:	9304      	str	r3, [sp, #16]
 8002f30:	783b      	ldrb	r3, [r7, #0]
 8002f32:	2b2e      	cmp	r3, #46	; 0x2e
 8002f34:	d10d      	bne.n	8002f52 <_svfiprintf_r+0x122>
 8002f36:	787b      	ldrb	r3, [r7, #1]
 8002f38:	1c79      	adds	r1, r7, #1
 8002f3a:	2b2a      	cmp	r3, #42	; 0x2a
 8002f3c:	d132      	bne.n	8002fa4 <_svfiprintf_r+0x174>
 8002f3e:	9b03      	ldr	r3, [sp, #12]
 8002f40:	3702      	adds	r7, #2
 8002f42:	1d1a      	adds	r2, r3, #4
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	9203      	str	r2, [sp, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bfb8      	it	lt
 8002f4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f50:	9305      	str	r3, [sp, #20]
 8002f52:	4c2d      	ldr	r4, [pc, #180]	; (8003008 <_svfiprintf_r+0x1d8>)
 8002f54:	2203      	movs	r2, #3
 8002f56:	7839      	ldrb	r1, [r7, #0]
 8002f58:	4620      	mov	r0, r4
 8002f5a:	f000 fa05 	bl	8003368 <memchr>
 8002f5e:	b138      	cbz	r0, 8002f70 <_svfiprintf_r+0x140>
 8002f60:	2340      	movs	r3, #64	; 0x40
 8002f62:	1b00      	subs	r0, r0, r4
 8002f64:	fa03 f000 	lsl.w	r0, r3, r0
 8002f68:	9b04      	ldr	r3, [sp, #16]
 8002f6a:	3701      	adds	r7, #1
 8002f6c:	4303      	orrs	r3, r0
 8002f6e:	9304      	str	r3, [sp, #16]
 8002f70:	7839      	ldrb	r1, [r7, #0]
 8002f72:	2206      	movs	r2, #6
 8002f74:	4825      	ldr	r0, [pc, #148]	; (800300c <_svfiprintf_r+0x1dc>)
 8002f76:	1c7e      	adds	r6, r7, #1
 8002f78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f7c:	f000 f9f4 	bl	8003368 <memchr>
 8002f80:	2800      	cmp	r0, #0
 8002f82:	d035      	beq.n	8002ff0 <_svfiprintf_r+0x1c0>
 8002f84:	4b22      	ldr	r3, [pc, #136]	; (8003010 <_svfiprintf_r+0x1e0>)
 8002f86:	b9fb      	cbnz	r3, 8002fc8 <_svfiprintf_r+0x198>
 8002f88:	9b03      	ldr	r3, [sp, #12]
 8002f8a:	3307      	adds	r3, #7
 8002f8c:	f023 0307 	bic.w	r3, r3, #7
 8002f90:	3308      	adds	r3, #8
 8002f92:	9303      	str	r3, [sp, #12]
 8002f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f96:	444b      	add	r3, r9
 8002f98:	9309      	str	r3, [sp, #36]	; 0x24
 8002f9a:	e76d      	b.n	8002e78 <_svfiprintf_r+0x48>
 8002f9c:	fb00 3202 	mla	r2, r0, r2, r3
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	e7a4      	b.n	8002eee <_svfiprintf_r+0xbe>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	240a      	movs	r4, #10
 8002fa8:	4618      	mov	r0, r3
 8002faa:	9305      	str	r3, [sp, #20]
 8002fac:	460f      	mov	r7, r1
 8002fae:	783a      	ldrb	r2, [r7, #0]
 8002fb0:	3101      	adds	r1, #1
 8002fb2:	3a30      	subs	r2, #48	; 0x30
 8002fb4:	2a09      	cmp	r2, #9
 8002fb6:	d903      	bls.n	8002fc0 <_svfiprintf_r+0x190>
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0ca      	beq.n	8002f52 <_svfiprintf_r+0x122>
 8002fbc:	9005      	str	r0, [sp, #20]
 8002fbe:	e7c8      	b.n	8002f52 <_svfiprintf_r+0x122>
 8002fc0:	fb04 2000 	mla	r0, r4, r0, r2
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e7f1      	b.n	8002fac <_svfiprintf_r+0x17c>
 8002fc8:	ab03      	add	r3, sp, #12
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	462a      	mov	r2, r5
 8002fce:	4b11      	ldr	r3, [pc, #68]	; (8003014 <_svfiprintf_r+0x1e4>)
 8002fd0:	a904      	add	r1, sp, #16
 8002fd2:	4640      	mov	r0, r8
 8002fd4:	f3af 8000 	nop.w
 8002fd8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002fdc:	4681      	mov	r9, r0
 8002fde:	d1d9      	bne.n	8002f94 <_svfiprintf_r+0x164>
 8002fe0:	89ab      	ldrh	r3, [r5, #12]
 8002fe2:	065b      	lsls	r3, r3, #25
 8002fe4:	f53f af39 	bmi.w	8002e5a <_svfiprintf_r+0x2a>
 8002fe8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fea:	b01d      	add	sp, #116	; 0x74
 8002fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ff0:	ab03      	add	r3, sp, #12
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	462a      	mov	r2, r5
 8002ff6:	4b07      	ldr	r3, [pc, #28]	; (8003014 <_svfiprintf_r+0x1e4>)
 8002ff8:	a904      	add	r1, sp, #16
 8002ffa:	4640      	mov	r0, r8
 8002ffc:	f000 f884 	bl	8003108 <_printf_i>
 8003000:	e7ea      	b.n	8002fd8 <_svfiprintf_r+0x1a8>
 8003002:	bf00      	nop
 8003004:	08004314 	.word	0x08004314
 8003008:	0800431a 	.word	0x0800431a
 800300c:	0800431e 	.word	0x0800431e
 8003010:	00000000 	.word	0x00000000
 8003014:	08002d79 	.word	0x08002d79

08003018 <_printf_common>:
 8003018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800301c:	4691      	mov	r9, r2
 800301e:	461f      	mov	r7, r3
 8003020:	688a      	ldr	r2, [r1, #8]
 8003022:	690b      	ldr	r3, [r1, #16]
 8003024:	4606      	mov	r6, r0
 8003026:	4293      	cmp	r3, r2
 8003028:	bfb8      	it	lt
 800302a:	4613      	movlt	r3, r2
 800302c:	f8c9 3000 	str.w	r3, [r9]
 8003030:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003034:	460c      	mov	r4, r1
 8003036:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800303a:	b112      	cbz	r2, 8003042 <_printf_common+0x2a>
 800303c:	3301      	adds	r3, #1
 800303e:	f8c9 3000 	str.w	r3, [r9]
 8003042:	6823      	ldr	r3, [r4, #0]
 8003044:	0699      	lsls	r1, r3, #26
 8003046:	bf42      	ittt	mi
 8003048:	f8d9 3000 	ldrmi.w	r3, [r9]
 800304c:	3302      	addmi	r3, #2
 800304e:	f8c9 3000 	strmi.w	r3, [r9]
 8003052:	6825      	ldr	r5, [r4, #0]
 8003054:	f015 0506 	ands.w	r5, r5, #6
 8003058:	d107      	bne.n	800306a <_printf_common+0x52>
 800305a:	f104 0a19 	add.w	sl, r4, #25
 800305e:	68e3      	ldr	r3, [r4, #12]
 8003060:	f8d9 2000 	ldr.w	r2, [r9]
 8003064:	1a9b      	subs	r3, r3, r2
 8003066:	429d      	cmp	r5, r3
 8003068:	db2a      	blt.n	80030c0 <_printf_common+0xa8>
 800306a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800306e:	6822      	ldr	r2, [r4, #0]
 8003070:	3300      	adds	r3, #0
 8003072:	bf18      	it	ne
 8003074:	2301      	movne	r3, #1
 8003076:	0692      	lsls	r2, r2, #26
 8003078:	d42f      	bmi.n	80030da <_printf_common+0xc2>
 800307a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800307e:	4639      	mov	r1, r7
 8003080:	4630      	mov	r0, r6
 8003082:	47c0      	blx	r8
 8003084:	3001      	adds	r0, #1
 8003086:	d022      	beq.n	80030ce <_printf_common+0xb6>
 8003088:	6823      	ldr	r3, [r4, #0]
 800308a:	68e5      	ldr	r5, [r4, #12]
 800308c:	f003 0306 	and.w	r3, r3, #6
 8003090:	2b04      	cmp	r3, #4
 8003092:	bf18      	it	ne
 8003094:	2500      	movne	r5, #0
 8003096:	f8d9 2000 	ldr.w	r2, [r9]
 800309a:	f04f 0900 	mov.w	r9, #0
 800309e:	bf08      	it	eq
 80030a0:	1aad      	subeq	r5, r5, r2
 80030a2:	68a3      	ldr	r3, [r4, #8]
 80030a4:	6922      	ldr	r2, [r4, #16]
 80030a6:	bf08      	it	eq
 80030a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030ac:	4293      	cmp	r3, r2
 80030ae:	bfc4      	itt	gt
 80030b0:	1a9b      	subgt	r3, r3, r2
 80030b2:	18ed      	addgt	r5, r5, r3
 80030b4:	341a      	adds	r4, #26
 80030b6:	454d      	cmp	r5, r9
 80030b8:	d11b      	bne.n	80030f2 <_printf_common+0xda>
 80030ba:	2000      	movs	r0, #0
 80030bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030c0:	2301      	movs	r3, #1
 80030c2:	4652      	mov	r2, sl
 80030c4:	4639      	mov	r1, r7
 80030c6:	4630      	mov	r0, r6
 80030c8:	47c0      	blx	r8
 80030ca:	3001      	adds	r0, #1
 80030cc:	d103      	bne.n	80030d6 <_printf_common+0xbe>
 80030ce:	f04f 30ff 	mov.w	r0, #4294967295
 80030d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030d6:	3501      	adds	r5, #1
 80030d8:	e7c1      	b.n	800305e <_printf_common+0x46>
 80030da:	2030      	movs	r0, #48	; 0x30
 80030dc:	18e1      	adds	r1, r4, r3
 80030de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030e8:	4422      	add	r2, r4
 80030ea:	3302      	adds	r3, #2
 80030ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030f0:	e7c3      	b.n	800307a <_printf_common+0x62>
 80030f2:	2301      	movs	r3, #1
 80030f4:	4622      	mov	r2, r4
 80030f6:	4639      	mov	r1, r7
 80030f8:	4630      	mov	r0, r6
 80030fa:	47c0      	blx	r8
 80030fc:	3001      	adds	r0, #1
 80030fe:	d0e6      	beq.n	80030ce <_printf_common+0xb6>
 8003100:	f109 0901 	add.w	r9, r9, #1
 8003104:	e7d7      	b.n	80030b6 <_printf_common+0x9e>
	...

08003108 <_printf_i>:
 8003108:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800310c:	4617      	mov	r7, r2
 800310e:	7e0a      	ldrb	r2, [r1, #24]
 8003110:	b085      	sub	sp, #20
 8003112:	2a6e      	cmp	r2, #110	; 0x6e
 8003114:	4698      	mov	r8, r3
 8003116:	4606      	mov	r6, r0
 8003118:	460c      	mov	r4, r1
 800311a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800311c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003120:	f000 80bc 	beq.w	800329c <_printf_i+0x194>
 8003124:	d81a      	bhi.n	800315c <_printf_i+0x54>
 8003126:	2a63      	cmp	r2, #99	; 0x63
 8003128:	d02e      	beq.n	8003188 <_printf_i+0x80>
 800312a:	d80a      	bhi.n	8003142 <_printf_i+0x3a>
 800312c:	2a00      	cmp	r2, #0
 800312e:	f000 80c8 	beq.w	80032c2 <_printf_i+0x1ba>
 8003132:	2a58      	cmp	r2, #88	; 0x58
 8003134:	f000 808a 	beq.w	800324c <_printf_i+0x144>
 8003138:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800313c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003140:	e02a      	b.n	8003198 <_printf_i+0x90>
 8003142:	2a64      	cmp	r2, #100	; 0x64
 8003144:	d001      	beq.n	800314a <_printf_i+0x42>
 8003146:	2a69      	cmp	r2, #105	; 0x69
 8003148:	d1f6      	bne.n	8003138 <_printf_i+0x30>
 800314a:	6821      	ldr	r1, [r4, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003152:	d023      	beq.n	800319c <_printf_i+0x94>
 8003154:	1d11      	adds	r1, r2, #4
 8003156:	6019      	str	r1, [r3, #0]
 8003158:	6813      	ldr	r3, [r2, #0]
 800315a:	e027      	b.n	80031ac <_printf_i+0xa4>
 800315c:	2a73      	cmp	r2, #115	; 0x73
 800315e:	f000 80b4 	beq.w	80032ca <_printf_i+0x1c2>
 8003162:	d808      	bhi.n	8003176 <_printf_i+0x6e>
 8003164:	2a6f      	cmp	r2, #111	; 0x6f
 8003166:	d02a      	beq.n	80031be <_printf_i+0xb6>
 8003168:	2a70      	cmp	r2, #112	; 0x70
 800316a:	d1e5      	bne.n	8003138 <_printf_i+0x30>
 800316c:	680a      	ldr	r2, [r1, #0]
 800316e:	f042 0220 	orr.w	r2, r2, #32
 8003172:	600a      	str	r2, [r1, #0]
 8003174:	e003      	b.n	800317e <_printf_i+0x76>
 8003176:	2a75      	cmp	r2, #117	; 0x75
 8003178:	d021      	beq.n	80031be <_printf_i+0xb6>
 800317a:	2a78      	cmp	r2, #120	; 0x78
 800317c:	d1dc      	bne.n	8003138 <_printf_i+0x30>
 800317e:	2278      	movs	r2, #120	; 0x78
 8003180:	496f      	ldr	r1, [pc, #444]	; (8003340 <_printf_i+0x238>)
 8003182:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003186:	e064      	b.n	8003252 <_printf_i+0x14a>
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800318e:	1d11      	adds	r1, r2, #4
 8003190:	6019      	str	r1, [r3, #0]
 8003192:	6813      	ldr	r3, [r2, #0]
 8003194:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003198:	2301      	movs	r3, #1
 800319a:	e0a3      	b.n	80032e4 <_printf_i+0x1dc>
 800319c:	f011 0f40 	tst.w	r1, #64	; 0x40
 80031a0:	f102 0104 	add.w	r1, r2, #4
 80031a4:	6019      	str	r1, [r3, #0]
 80031a6:	d0d7      	beq.n	8003158 <_printf_i+0x50>
 80031a8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	da03      	bge.n	80031b8 <_printf_i+0xb0>
 80031b0:	222d      	movs	r2, #45	; 0x2d
 80031b2:	425b      	negs	r3, r3
 80031b4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80031b8:	4962      	ldr	r1, [pc, #392]	; (8003344 <_printf_i+0x23c>)
 80031ba:	220a      	movs	r2, #10
 80031bc:	e017      	b.n	80031ee <_printf_i+0xe6>
 80031be:	6820      	ldr	r0, [r4, #0]
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80031c6:	d003      	beq.n	80031d0 <_printf_i+0xc8>
 80031c8:	1d08      	adds	r0, r1, #4
 80031ca:	6018      	str	r0, [r3, #0]
 80031cc:	680b      	ldr	r3, [r1, #0]
 80031ce:	e006      	b.n	80031de <_printf_i+0xd6>
 80031d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80031d4:	f101 0004 	add.w	r0, r1, #4
 80031d8:	6018      	str	r0, [r3, #0]
 80031da:	d0f7      	beq.n	80031cc <_printf_i+0xc4>
 80031dc:	880b      	ldrh	r3, [r1, #0]
 80031de:	2a6f      	cmp	r2, #111	; 0x6f
 80031e0:	bf14      	ite	ne
 80031e2:	220a      	movne	r2, #10
 80031e4:	2208      	moveq	r2, #8
 80031e6:	4957      	ldr	r1, [pc, #348]	; (8003344 <_printf_i+0x23c>)
 80031e8:	2000      	movs	r0, #0
 80031ea:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80031ee:	6865      	ldr	r5, [r4, #4]
 80031f0:	2d00      	cmp	r5, #0
 80031f2:	60a5      	str	r5, [r4, #8]
 80031f4:	f2c0 809c 	blt.w	8003330 <_printf_i+0x228>
 80031f8:	6820      	ldr	r0, [r4, #0]
 80031fa:	f020 0004 	bic.w	r0, r0, #4
 80031fe:	6020      	str	r0, [r4, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d13f      	bne.n	8003284 <_printf_i+0x17c>
 8003204:	2d00      	cmp	r5, #0
 8003206:	f040 8095 	bne.w	8003334 <_printf_i+0x22c>
 800320a:	4675      	mov	r5, lr
 800320c:	2a08      	cmp	r2, #8
 800320e:	d10b      	bne.n	8003228 <_printf_i+0x120>
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	07da      	lsls	r2, r3, #31
 8003214:	d508      	bpl.n	8003228 <_printf_i+0x120>
 8003216:	6923      	ldr	r3, [r4, #16]
 8003218:	6862      	ldr	r2, [r4, #4]
 800321a:	429a      	cmp	r2, r3
 800321c:	bfde      	ittt	le
 800321e:	2330      	movle	r3, #48	; 0x30
 8003220:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003224:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003228:	ebae 0305 	sub.w	r3, lr, r5
 800322c:	6123      	str	r3, [r4, #16]
 800322e:	f8cd 8000 	str.w	r8, [sp]
 8003232:	463b      	mov	r3, r7
 8003234:	aa03      	add	r2, sp, #12
 8003236:	4621      	mov	r1, r4
 8003238:	4630      	mov	r0, r6
 800323a:	f7ff feed 	bl	8003018 <_printf_common>
 800323e:	3001      	adds	r0, #1
 8003240:	d155      	bne.n	80032ee <_printf_i+0x1e6>
 8003242:	f04f 30ff 	mov.w	r0, #4294967295
 8003246:	b005      	add	sp, #20
 8003248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800324c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003250:	493c      	ldr	r1, [pc, #240]	; (8003344 <_printf_i+0x23c>)
 8003252:	6822      	ldr	r2, [r4, #0]
 8003254:	6818      	ldr	r0, [r3, #0]
 8003256:	f012 0f80 	tst.w	r2, #128	; 0x80
 800325a:	f100 0504 	add.w	r5, r0, #4
 800325e:	601d      	str	r5, [r3, #0]
 8003260:	d001      	beq.n	8003266 <_printf_i+0x15e>
 8003262:	6803      	ldr	r3, [r0, #0]
 8003264:	e002      	b.n	800326c <_printf_i+0x164>
 8003266:	0655      	lsls	r5, r2, #25
 8003268:	d5fb      	bpl.n	8003262 <_printf_i+0x15a>
 800326a:	8803      	ldrh	r3, [r0, #0]
 800326c:	07d0      	lsls	r0, r2, #31
 800326e:	bf44      	itt	mi
 8003270:	f042 0220 	orrmi.w	r2, r2, #32
 8003274:	6022      	strmi	r2, [r4, #0]
 8003276:	b91b      	cbnz	r3, 8003280 <_printf_i+0x178>
 8003278:	6822      	ldr	r2, [r4, #0]
 800327a:	f022 0220 	bic.w	r2, r2, #32
 800327e:	6022      	str	r2, [r4, #0]
 8003280:	2210      	movs	r2, #16
 8003282:	e7b1      	b.n	80031e8 <_printf_i+0xe0>
 8003284:	4675      	mov	r5, lr
 8003286:	fbb3 f0f2 	udiv	r0, r3, r2
 800328a:	fb02 3310 	mls	r3, r2, r0, r3
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003294:	4603      	mov	r3, r0
 8003296:	2800      	cmp	r0, #0
 8003298:	d1f5      	bne.n	8003286 <_printf_i+0x17e>
 800329a:	e7b7      	b.n	800320c <_printf_i+0x104>
 800329c:	6808      	ldr	r0, [r1, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80032a4:	6949      	ldr	r1, [r1, #20]
 80032a6:	d004      	beq.n	80032b2 <_printf_i+0x1aa>
 80032a8:	1d10      	adds	r0, r2, #4
 80032aa:	6018      	str	r0, [r3, #0]
 80032ac:	6813      	ldr	r3, [r2, #0]
 80032ae:	6019      	str	r1, [r3, #0]
 80032b0:	e007      	b.n	80032c2 <_printf_i+0x1ba>
 80032b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032b6:	f102 0004 	add.w	r0, r2, #4
 80032ba:	6018      	str	r0, [r3, #0]
 80032bc:	6813      	ldr	r3, [r2, #0]
 80032be:	d0f6      	beq.n	80032ae <_printf_i+0x1a6>
 80032c0:	8019      	strh	r1, [r3, #0]
 80032c2:	2300      	movs	r3, #0
 80032c4:	4675      	mov	r5, lr
 80032c6:	6123      	str	r3, [r4, #16]
 80032c8:	e7b1      	b.n	800322e <_printf_i+0x126>
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	1d11      	adds	r1, r2, #4
 80032ce:	6019      	str	r1, [r3, #0]
 80032d0:	6815      	ldr	r5, [r2, #0]
 80032d2:	2100      	movs	r1, #0
 80032d4:	6862      	ldr	r2, [r4, #4]
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 f846 	bl	8003368 <memchr>
 80032dc:	b108      	cbz	r0, 80032e2 <_printf_i+0x1da>
 80032de:	1b40      	subs	r0, r0, r5
 80032e0:	6060      	str	r0, [r4, #4]
 80032e2:	6863      	ldr	r3, [r4, #4]
 80032e4:	6123      	str	r3, [r4, #16]
 80032e6:	2300      	movs	r3, #0
 80032e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032ec:	e79f      	b.n	800322e <_printf_i+0x126>
 80032ee:	6923      	ldr	r3, [r4, #16]
 80032f0:	462a      	mov	r2, r5
 80032f2:	4639      	mov	r1, r7
 80032f4:	4630      	mov	r0, r6
 80032f6:	47c0      	blx	r8
 80032f8:	3001      	adds	r0, #1
 80032fa:	d0a2      	beq.n	8003242 <_printf_i+0x13a>
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	079b      	lsls	r3, r3, #30
 8003300:	d507      	bpl.n	8003312 <_printf_i+0x20a>
 8003302:	2500      	movs	r5, #0
 8003304:	f104 0919 	add.w	r9, r4, #25
 8003308:	68e3      	ldr	r3, [r4, #12]
 800330a:	9a03      	ldr	r2, [sp, #12]
 800330c:	1a9b      	subs	r3, r3, r2
 800330e:	429d      	cmp	r5, r3
 8003310:	db05      	blt.n	800331e <_printf_i+0x216>
 8003312:	68e0      	ldr	r0, [r4, #12]
 8003314:	9b03      	ldr	r3, [sp, #12]
 8003316:	4298      	cmp	r0, r3
 8003318:	bfb8      	it	lt
 800331a:	4618      	movlt	r0, r3
 800331c:	e793      	b.n	8003246 <_printf_i+0x13e>
 800331e:	2301      	movs	r3, #1
 8003320:	464a      	mov	r2, r9
 8003322:	4639      	mov	r1, r7
 8003324:	4630      	mov	r0, r6
 8003326:	47c0      	blx	r8
 8003328:	3001      	adds	r0, #1
 800332a:	d08a      	beq.n	8003242 <_printf_i+0x13a>
 800332c:	3501      	adds	r5, #1
 800332e:	e7eb      	b.n	8003308 <_printf_i+0x200>
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1a7      	bne.n	8003284 <_printf_i+0x17c>
 8003334:	780b      	ldrb	r3, [r1, #0]
 8003336:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800333a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800333e:	e765      	b.n	800320c <_printf_i+0x104>
 8003340:	08004336 	.word	0x08004336
 8003344:	08004325 	.word	0x08004325

08003348 <_sbrk_r>:
 8003348:	b538      	push	{r3, r4, r5, lr}
 800334a:	2300      	movs	r3, #0
 800334c:	4c05      	ldr	r4, [pc, #20]	; (8003364 <_sbrk_r+0x1c>)
 800334e:	4605      	mov	r5, r0
 8003350:	4608      	mov	r0, r1
 8003352:	6023      	str	r3, [r4, #0]
 8003354:	f7ff fae0 	bl	8002918 <_sbrk>
 8003358:	1c43      	adds	r3, r0, #1
 800335a:	d102      	bne.n	8003362 <_sbrk_r+0x1a>
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	b103      	cbz	r3, 8003362 <_sbrk_r+0x1a>
 8003360:	602b      	str	r3, [r5, #0]
 8003362:	bd38      	pop	{r3, r4, r5, pc}
 8003364:	20000cb8 	.word	0x20000cb8

08003368 <memchr>:
 8003368:	b510      	push	{r4, lr}
 800336a:	b2c9      	uxtb	r1, r1
 800336c:	4402      	add	r2, r0
 800336e:	4290      	cmp	r0, r2
 8003370:	4603      	mov	r3, r0
 8003372:	d101      	bne.n	8003378 <memchr+0x10>
 8003374:	2000      	movs	r0, #0
 8003376:	bd10      	pop	{r4, pc}
 8003378:	781c      	ldrb	r4, [r3, #0]
 800337a:	3001      	adds	r0, #1
 800337c:	428c      	cmp	r4, r1
 800337e:	d1f6      	bne.n	800336e <memchr+0x6>
 8003380:	4618      	mov	r0, r3
 8003382:	bd10      	pop	{r4, pc}

08003384 <memcpy>:
 8003384:	b510      	push	{r4, lr}
 8003386:	1e43      	subs	r3, r0, #1
 8003388:	440a      	add	r2, r1
 800338a:	4291      	cmp	r1, r2
 800338c:	d100      	bne.n	8003390 <memcpy+0xc>
 800338e:	bd10      	pop	{r4, pc}
 8003390:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003394:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003398:	e7f7      	b.n	800338a <memcpy+0x6>

0800339a <memmove>:
 800339a:	4288      	cmp	r0, r1
 800339c:	b510      	push	{r4, lr}
 800339e:	eb01 0302 	add.w	r3, r1, r2
 80033a2:	d803      	bhi.n	80033ac <memmove+0x12>
 80033a4:	1e42      	subs	r2, r0, #1
 80033a6:	4299      	cmp	r1, r3
 80033a8:	d10c      	bne.n	80033c4 <memmove+0x2a>
 80033aa:	bd10      	pop	{r4, pc}
 80033ac:	4298      	cmp	r0, r3
 80033ae:	d2f9      	bcs.n	80033a4 <memmove+0xa>
 80033b0:	1881      	adds	r1, r0, r2
 80033b2:	1ad2      	subs	r2, r2, r3
 80033b4:	42d3      	cmn	r3, r2
 80033b6:	d100      	bne.n	80033ba <memmove+0x20>
 80033b8:	bd10      	pop	{r4, pc}
 80033ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033be:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80033c2:	e7f7      	b.n	80033b4 <memmove+0x1a>
 80033c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80033cc:	e7eb      	b.n	80033a6 <memmove+0xc>

080033ce <__malloc_lock>:
 80033ce:	4770      	bx	lr

080033d0 <__malloc_unlock>:
 80033d0:	4770      	bx	lr

080033d2 <_realloc_r>:
 80033d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d4:	4607      	mov	r7, r0
 80033d6:	4614      	mov	r4, r2
 80033d8:	460e      	mov	r6, r1
 80033da:	b921      	cbnz	r1, 80033e6 <_realloc_r+0x14>
 80033dc:	4611      	mov	r1, r2
 80033de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80033e2:	f7ff bc6b 	b.w	8002cbc <_malloc_r>
 80033e6:	b922      	cbnz	r2, 80033f2 <_realloc_r+0x20>
 80033e8:	f7ff fc1c 	bl	8002c24 <_free_r>
 80033ec:	4625      	mov	r5, r4
 80033ee:	4628      	mov	r0, r5
 80033f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033f2:	f000 f814 	bl	800341e <_malloc_usable_size_r>
 80033f6:	4284      	cmp	r4, r0
 80033f8:	d90f      	bls.n	800341a <_realloc_r+0x48>
 80033fa:	4621      	mov	r1, r4
 80033fc:	4638      	mov	r0, r7
 80033fe:	f7ff fc5d 	bl	8002cbc <_malloc_r>
 8003402:	4605      	mov	r5, r0
 8003404:	2800      	cmp	r0, #0
 8003406:	d0f2      	beq.n	80033ee <_realloc_r+0x1c>
 8003408:	4631      	mov	r1, r6
 800340a:	4622      	mov	r2, r4
 800340c:	f7ff ffba 	bl	8003384 <memcpy>
 8003410:	4631      	mov	r1, r6
 8003412:	4638      	mov	r0, r7
 8003414:	f7ff fc06 	bl	8002c24 <_free_r>
 8003418:	e7e9      	b.n	80033ee <_realloc_r+0x1c>
 800341a:	4635      	mov	r5, r6
 800341c:	e7e7      	b.n	80033ee <_realloc_r+0x1c>

0800341e <_malloc_usable_size_r>:
 800341e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003422:	2800      	cmp	r0, #0
 8003424:	f1a0 0004 	sub.w	r0, r0, #4
 8003428:	bfbc      	itt	lt
 800342a:	580b      	ldrlt	r3, [r1, r0]
 800342c:	18c0      	addlt	r0, r0, r3
 800342e:	4770      	bx	lr

08003430 <_init>:
 8003430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003432:	bf00      	nop
 8003434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003436:	bc08      	pop	{r3}
 8003438:	469e      	mov	lr, r3
 800343a:	4770      	bx	lr

0800343c <_fini>:
 800343c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800343e:	bf00      	nop
 8003440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003442:	bc08      	pop	{r3}
 8003444:	469e      	mov	lr, r3
 8003446:	4770      	bx	lr
