
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.910 ; gain = 0.023 ; free physical = 1211 ; free virtual = 12081
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fluctlights/HlsProjects/bit_reversal/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-454] Reading design checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ip/design_1_axis2fifo_0_0/design_1_axis2fifo_0_0.dcp' for cell 'design_1_i/axis2fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ip/design_1_bit_reverse_accel_0_0/design_1_bit_reverse_accel_0_0.dcp' for cell 'design_1_i/bit_reverse_accel_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.gen/sources_1/bd/design_1/ip/design_1_fifo2axis_0_0/design_1_fifo2axis_0_0.dcp' for cell 'design_1_i/fifo2axis_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1657.824 ; gain = 0.000 ; free physical = 937 ; free virtual = 11795
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.445 ; gain = 0.000 ; free physical = 852 ; free virtual = 11711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1895.195 ; gain = 92.715 ; free physical = 796 ; free virtual = 11667

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11f530839

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.055 ; gain = 501.859 ; free physical = 426 ; free virtual = 11273

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11f530839

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11f530839

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Phase 1 Initialization | Checksum: 11f530839

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11f530839

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11f530839

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Phase 2 Timer Update And Timing Data Collection | Checksum: 11f530839

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11447498c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Retarget | Checksum: 11447498c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11447498c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Constant propagation | Checksum: 11447498c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 8f9703cc

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.891 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Sweep | Checksum: 8f9703cc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 482 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 3e4289cc

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
BUFG optimization | Checksum: 3e4289cc
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 3e4289cc

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
Shift Register Optimization | Checksum: 3e4289cc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 3e4289cc

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
Post Processing Netlist | Checksum: 3e4289cc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1157deb1f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1157deb1f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
Phase 9 Finalization | Checksum: 1157deb1f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1157deb1f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2734.906 ; gain = 32.016 ; free physical = 157 ; free virtual = 10961
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 157 ; free virtual = 10961

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1157deb1f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 173 ; free virtual = 10962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1157deb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 175 ; free virtual = 10962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 178 ; free virtual = 10963
Ending Netlist Obfuscation Task | Checksum: 1157deb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.906 ; gain = 0.000 ; free physical = 178 ; free virtual = 10962
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2734.906 ; gain = 932.426 ; free physical = 178 ; free virtual = 10962
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 205 ; free virtual = 10959
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 181 ; free virtual = 10936
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 93cef8a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 181 ; free virtual = 10936
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 181 ; free virtual = 10936

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6ec0f71e

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 164 ; free virtual = 10931

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 85a13821

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10933

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 85a13821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10933
Phase 1 Placer Initialization | Checksum: 85a13821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10933

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 85a13821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10934

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 85a13821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10934

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 85a13821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10934

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: ce0150f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 217 ; free virtual = 10952
Phase 2 Global Placement | Checksum: ce0150f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 217 ; free virtual = 10952

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce0150f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 217 ; free virtual = 10952

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bd56db6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 217 ; free virtual = 10952

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 119314b33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 216 ; free virtual = 10952

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 119314b33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 216 ; free virtual = 10952

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 122968ed8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 122968ed8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 122968ed8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945
Phase 3 Detail Placement | Checksum: 122968ed8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 122968ed8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 122968ed8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 122968ed8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945
Phase 4.3 Placer Reporting | Checksum: 122968ed8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d467bc87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945
Ending Placer Task | Checksum: 33e58e0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 209 ; free virtual = 10945
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 185 ; free virtual = 10921
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 176 ; free virtual = 10912
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 176 ; free virtual = 10912
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 177 ; free virtual = 10914
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 177 ; free virtual = 10914
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 176 ; free virtual = 10913
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 176 ; free virtual = 10913
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 175 ; free virtual = 10912
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2766.922 ; gain = 0.000 ; free physical = 175 ; free virtual = 10912
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2773.949 ; gain = 6.023 ; free physical = 235 ; free virtual = 10945
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.777 ; gain = 9.906 ; free physical = 235 ; free virtual = 10945
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2824.777 ; gain = 9.906 ; free physical = 234 ; free virtual = 10944
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.777 ; gain = 0.000 ; free physical = 233 ; free virtual = 10944
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.777 ; gain = 0.000 ; free physical = 232 ; free virtual = 10943
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.777 ; gain = 0.000 ; free physical = 232 ; free virtual = 10943
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.777 ; gain = 0.000 ; free physical = 232 ; free virtual = 10943
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2824.777 ; gain = 9.906 ; free physical = 232 ; free virtual = 10943
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 16d99169 ConstDB: 0 ShapeSum: 1d0bfca3 RouteDB: 0
Post Restoration Checksum: NetGraph: e31fba82 | NumContArr: 89cce477 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f23e9433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.168 ; gain = 56.656 ; free physical = 215 ; free virtual = 10810

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f23e9433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.168 ; gain = 88.656 ; free physical = 176 ; free virtual = 10772

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f23e9433

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.168 ; gain = 88.656 ; free physical = 176 ; free virtual = 10772
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 613
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 613
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20036f8b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 224 ; free virtual = 10747

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20036f8b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 224 ; free virtual = 10746

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1f55166c9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 223 ; free virtual = 10746
Phase 3 Initial Routing | Checksum: 1f55166c9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 223 ; free virtual = 10746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751
Phase 4 Rip-up And Reroute | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751
Phase 6 Post Hold Fix | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104017 %
  Global Horizontal Routing Utilization  = 0.0750924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23581be89

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 214 ; free virtual = 10751

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2274ce377

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 209 ; free virtual = 10746
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 11b4327c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 209 ; free virtual = 10746
Ending Routing Task | Checksum: 11b4327c0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3011.340 ; gain = 124.828 ; free physical = 209 ; free virtual = 10746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3011.340 ; gain = 186.562 ; free physical = 209 ; free virtual = 10746
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 177 ; free virtual = 10700
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10701
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10701
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10701
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10701
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10702
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3103.352 ; gain = 0.000 ; free physical = 178 ; free virtual = 10702
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 15:11:06 2025...
