{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 20:14:54 2008 " "Info: Processing started: Mon May 26 20:14:54 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Apricancello -c Apricancello --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Apricancello -c Apricancello --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Timer:inst11\|out_reg register Timer:inst11\|Count\[1\] 240.5 MHz 4.158 ns Internal " "Info: Clock \"clk\" has Internal fmax of 240.5 MHz between source register \"Timer:inst11\|out_reg\" and destination register \"Timer:inst11\|Count\[1\]\" (period= 4.158 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.956 ns + Longest register register " "Info: + Longest register to register delay is 3.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer:inst11\|out_reg 1 REG LC_X26_Y13_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; REG Node = 'Timer:inst11\|out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer:inst11|out_reg } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns Stati_Cancello:inst\|et~153 2 COMB LC_X26_Y13_N9 3 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X26_Y13_N9; Fanout = 3; COMB Node = 'Stati_Cancello:inst\|et~153'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.454 ns) 1.108 ns Stati_Cancello:inst\|et~155 3 COMB LC_X26_Y13_N0 15 " "Info: 3: + IC(0.363 ns) + CELL(0.454 ns) = 1.108 ns; Loc. = LC_X26_Y13_N0; Fanout = 15; COMB Node = 'Stati_Cancello:inst\|et~155'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.088 ns) 2.073 ns Timer:inst11\|t_out_temp~303 4 COMB LC_X25_Y13_N0 1 " "Info: 4: + IC(0.877 ns) + CELL(0.088 ns) = 2.073 ns; Loc. = LC_X25_Y13_N0; Fanout = 1; COMB Node = 'Timer:inst11\|t_out_temp~303'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 27 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.340 ns) 2.742 ns Timer:inst11\|t_out_temp~304 5 COMB LC_X25_Y13_N8 8 " "Info: 5: + IC(0.329 ns) + CELL(0.340 ns) = 2.742 ns; Loc. = LC_X25_Y13_N8; Fanout = 8; COMB Node = 'Timer:inst11\|t_out_temp~304'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 27 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.856 ns) 3.956 ns Timer:inst11\|Count\[1\] 6 REG LC_X25_Y13_N1 4 " "Info: 6: + IC(0.358 ns) + CELL(0.856 ns) = 3.956 ns; Loc. = LC_X25_Y13_N1; Fanout = 4; REG Node = 'Timer:inst11\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 51.29 % ) " "Info: Total cell delay = 2.029 ns ( 51.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.927 ns ( 48.71 % ) " "Info: Total interconnect delay = 1.927 ns ( 48.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.956 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.363ns 0.877ns 0.329ns 0.358ns } { 0.000ns 0.291ns 0.454ns 0.088ns 0.340ns 0.856ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.139 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 14 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.139 ns Timer:inst11\|Count\[1\] 2 REG LC_X25_Y13_N1 4 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X25_Y13_N1; Fanout = 4; REG Node = 'Timer:inst11\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.40 % ) " "Info: Total cell delay = 1.677 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.139 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 14 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.139 ns Timer:inst11\|out_reg 2 REG LC_X26_Y13_N9 6 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; REG Node = 'Timer:inst11\|out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.40 % ) " "Info: Total cell delay = 1.677 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|out_reg } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|out_reg } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.956 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.363ns 0.877ns 0.329ns 0.358ns } { 0.000ns 0.291ns 0.454ns 0.088ns 0.340ns 0.856ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|out_reg } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Timer:inst11\|Count\[1\] fs clk 6.951 ns register " "Info: tsu for register \"Timer:inst11\|Count\[1\]\" (data pin = \"fs\", clock pin = \"clk\") is 6.951 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.061 ns + Longest pin register " "Info: + Longest pin to register delay is 9.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns fs 1 PIN PIN_72 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_72; Fanout = 2; PIN Node = 'fs'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { fs } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 128 -8 160 144 "fs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.926 ns) + CELL(0.340 ns) 5.396 ns Stati_Cancello:inst\|et~153 2 COMB LC_X26_Y13_N9 3 " "Info: 2: + IC(3.926 ns) + CELL(0.340 ns) = 5.396 ns; Loc. = LC_X26_Y13_N9; Fanout = 3; COMB Node = 'Stati_Cancello:inst\|et~153'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { fs Stati_Cancello:inst|et~153 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.454 ns) 6.213 ns Stati_Cancello:inst\|et~155 3 COMB LC_X26_Y13_N0 15 " "Info: 3: + IC(0.363 ns) + CELL(0.454 ns) = 6.213 ns; Loc. = LC_X26_Y13_N0; Fanout = 15; COMB Node = 'Stati_Cancello:inst\|et~155'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.088 ns) 7.178 ns Timer:inst11\|t_out_temp~303 4 COMB LC_X25_Y13_N0 1 " "Info: 4: + IC(0.877 ns) + CELL(0.088 ns) = 7.178 ns; Loc. = LC_X25_Y13_N0; Fanout = 1; COMB Node = 'Timer:inst11\|t_out_temp~303'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 27 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.340 ns) 7.847 ns Timer:inst11\|t_out_temp~304 5 COMB LC_X25_Y13_N8 8 " "Info: 5: + IC(0.329 ns) + CELL(0.340 ns) = 7.847 ns; Loc. = LC_X25_Y13_N8; Fanout = 8; COMB Node = 'Timer:inst11\|t_out_temp~304'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 27 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.856 ns) 9.061 ns Timer:inst11\|Count\[1\] 6 REG LC_X25_Y13_N1 4 " "Info: 6: + IC(0.358 ns) + CELL(0.856 ns) = 9.061 ns; Loc. = LC_X25_Y13_N1; Fanout = 4; REG Node = 'Timer:inst11\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 35.40 % ) " "Info: Total cell delay = 3.208 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.853 ns ( 64.60 % ) " "Info: Total interconnect delay = 5.853 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.061 ns" { fs Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.061 ns" { fs fs~out0 Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } { 0.000ns 0.000ns 3.926ns 0.363ns 0.877ns 0.329ns 0.358ns } { 0.000ns 1.130ns 0.340ns 0.454ns 0.088ns 0.340ns 0.856ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.139 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 14 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.139 ns Timer:inst11\|Count\[1\] 2 REG LC_X25_Y13_N1 4 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X25_Y13_N1; Fanout = 4; REG Node = 'Timer:inst11\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 13 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.40 % ) " "Info: Total cell delay = 1.677 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.061 ns" { fs Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.061 ns" { fs fs~out0 Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 Timer:inst11|t_out_temp~303 Timer:inst11|t_out_temp~304 Timer:inst11|Count[1] } { 0.000ns 0.000ns 3.926ns 0.363ns 0.877ns 0.329ns 0.358ns } { 0.000ns 1.130ns 0.340ns 0.454ns 0.088ns 0.340ns 0.856ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|Count[1] } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk value\[7\] Timer:inst11\|out_reg 7.617 ns register " "Info: tco from clock \"clk\" to destination pin \"value\[7\]\" through register \"Timer:inst11\|out_reg\" is 7.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.139 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 14 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.139 ns Timer:inst11\|out_reg 2 REG LC_X26_Y13_N9 6 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; REG Node = 'Timer:inst11\|out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.40 % ) " "Info: Total cell delay = 1.677 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|out_reg } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.305 ns + Longest register pin " "Info: + Longest register to pin delay is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer:inst11\|out_reg 1 REG LC_X26_Y13_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; REG Node = 'Timer:inst11\|out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer:inst11|out_reg } "NODE_NAME" } } { "Timer.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf" 15 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns Stati_Cancello:inst\|et~153 2 COMB LC_X26_Y13_N9 3 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X26_Y13_N9; Fanout = 3; COMB Node = 'Stati_Cancello:inst\|et~153'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.454 ns) 1.108 ns Stati_Cancello:inst\|et~155 3 COMB LC_X26_Y13_N0 15 " "Info: 3: + IC(0.363 ns) + CELL(0.454 ns) = 1.108 ns; Loc. = LC_X26_Y13_N0; Fanout = 15; COMB Node = 'Stati_Cancello:inst\|et~155'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(1.622 ns) 5.305 ns value\[7\] 4 PIN PIN_92 0 " "Info: 4: + IC(2.575 ns) + CELL(1.622 ns) = 5.305 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'value\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { Stati_Cancello:inst|et~155 value[7] } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 280 560 736 296 "value\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.367 ns ( 44.62 % ) " "Info: Total cell delay = 2.367 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 55.38 % ) " "Info: Total interconnect delay = 2.938 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } { 0.000ns 0.000ns 0.363ns 2.575ns } { 0.000ns 0.291ns 0.454ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Timer:inst11|out_reg } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Timer:inst11|out_reg } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { Timer:inst11|out_reg Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } { 0.000ns 0.000ns 0.363ns 2.575ns } { 0.000ns 0.291ns 0.454ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "fs value\[7\] 10.410 ns Longest " "Info: Longest tpd from source pin \"fs\" to destination pin \"value\[7\]\" is 10.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns fs 1 PIN PIN_72 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_72; Fanout = 2; PIN Node = 'fs'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { fs } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 128 -8 160 144 "fs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.926 ns) + CELL(0.340 ns) 5.396 ns Stati_Cancello:inst\|et~153 2 COMB LC_X26_Y13_N9 3 " "Info: 2: + IC(3.926 ns) + CELL(0.340 ns) = 5.396 ns; Loc. = LC_X26_Y13_N9; Fanout = 3; COMB Node = 'Stati_Cancello:inst\|et~153'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { fs Stati_Cancello:inst|et~153 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.454 ns) 6.213 ns Stati_Cancello:inst\|et~155 3 COMB LC_X26_Y13_N0 15 " "Info: 3: + IC(0.363 ns) + CELL(0.454 ns) = 6.213 ns; Loc. = LC_X26_Y13_N0; Fanout = 15; COMB Node = 'Stati_Cancello:inst\|et~155'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 29 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(1.622 ns) 10.410 ns value\[7\] 4 PIN PIN_92 0 " "Info: 4: + IC(2.575 ns) + CELL(1.622 ns) = 10.410 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'value\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { Stati_Cancello:inst|et~155 value[7] } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 280 560 736 296 "value\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns ( 34.06 % ) " "Info: Total cell delay = 3.546 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 65.94 % ) " "Info: Total interconnect delay = 6.864 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.410 ns" { fs Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.410 ns" { fs fs~out0 Stati_Cancello:inst|et~153 Stati_Cancello:inst|et~155 value[7] } { 0.000ns 0.000ns 3.926ns 0.363ns 2.575ns } { 0.000ns 1.130ns 0.340ns 0.454ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Stati_Cancello:inst\|APERTURA fc clk -2.759 ns register " "Info: th for register \"Stati_Cancello:inst\|APERTURA\" (data pin = \"fc\", clock pin = \"clk\") is -2.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.139 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 14 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 200 -8 160 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.139 ns Stati_Cancello:inst\|APERTURA 2 REG LC_X26_Y13_N8 3 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X26_Y13_N8; Fanout = 3; REG Node = 'Stati_Cancello:inst\|APERTURA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { clk Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 16 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.40 % ) " "Info: Total cell delay = 1.677 ns ( 78.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.60 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Stati_Cancello:inst|APERTURA } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 16 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.910 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns fc 1 PIN PIN_74 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_74; Fanout = 3; PIN Node = 'fc'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { fc } "NODE_NAME" } } { "Apricancello.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf" { { 176 -8 160 192 "fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(0.238 ns) 4.910 ns Stati_Cancello:inst\|APERTURA 2 REG LC_X26_Y13_N8 3 " "Info: 2: + IC(3.542 ns) + CELL(0.238 ns) = 4.910 ns; Loc. = LC_X26_Y13_N8; Fanout = 3; REG Node = 'Stati_Cancello:inst\|APERTURA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { fc Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "Stati_Cancello.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf" 16 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 27.86 % ) " "Info: Total cell delay = 1.368 ns ( 27.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 72.14 % ) " "Info: Total interconnect delay = 3.542 ns ( 72.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { fc Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { fc fc~out0 Stati_Cancello:inst|APERTURA } { 0.000ns 0.000ns 3.542ns } { 0.000ns 1.130ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { clk Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { clk clk~out0 Stati_Cancello:inst|APERTURA } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { fc Stati_Cancello:inst|APERTURA } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { fc fc~out0 Stati_Cancello:inst|APERTURA } { 0.000ns 0.000ns 3.542ns } { 0.000ns 1.130ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "96 " "Info: Allocated 96 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 20:14:54 2008 " "Info: Processing ended: Mon May 26 20:14:54 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
