/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [8:0] _03_;
  wire [25:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[44] & in_data[27]);
  assign celloutsig_0_35z = ~(celloutsig_0_10z & celloutsig_0_12z);
  assign celloutsig_0_40z = ~(celloutsig_0_35z & celloutsig_0_11z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[188]);
  assign celloutsig_1_2z = ~(in_data[101] & celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_2z & celloutsig_1_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_12z & in_data[47]);
  assign celloutsig_1_6z = ~celloutsig_1_3z;
  assign celloutsig_1_10z = ~celloutsig_1_5z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_1_16z = ~celloutsig_1_4z;
  assign celloutsig_0_1z = ~in_data[47];
  assign celloutsig_0_14z = ~in_data[29];
  assign celloutsig_0_41z = ~((celloutsig_0_35z | _01_) & celloutsig_0_16z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_1z | celloutsig_1_10z) & celloutsig_1_4z);
  assign celloutsig_0_16z = ~((in_data[29] | celloutsig_0_13z) & _02_);
  reg [25:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 26'h0000000;
    else _23_ <= { in_data[76:53], in_data[47], celloutsig_0_14z };
  assign { _04_[25:22], _00_, _04_[20], _02_, _04_[18], _01_, _04_[16:0] } = _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= in_data[191:183];
  assign celloutsig_1_0z = in_data[176:168] > in_data[191:183];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[103:102], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z } > { in_data[124:121], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[122:108], celloutsig_1_6z, celloutsig_1_7z } > { in_data[185:171], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = { _03_[2:1], celloutsig_1_5z, celloutsig_1_5z } > in_data[130:127];
  assign celloutsig_1_14z = in_data[101:99] > _03_[6:4];
  assign celloutsig_1_15z = { in_data[184], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z } > { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_16z } > { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_13z } > { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_19z = in_data[159:149] > { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[67], celloutsig_0_14z, celloutsig_0_2z } > in_data[49:47];
  assign celloutsig_0_11z = { _04_[25:22], celloutsig_0_1z } > _04_[11:7];
  assign celloutsig_0_12z = { celloutsig_0_11z, in_data[47], celloutsig_0_2z, in_data[47], celloutsig_0_1z } > { in_data[29:28], celloutsig_0_2z, celloutsig_0_1z, in_data[29] };
  assign { _04_[21], _04_[19], _04_[17] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
