Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Tue Apr 11 15:39:44 2017
| Host             : Shana-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 30.304 |
| Dynamic (W)              | 29.768 |
| Device Static (W)        | 0.536  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 28.2   |
| Junction Temperature (C) | 81.8   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    10.884 |     4594 |       --- |             --- |
|   LUT as Logic |    10.356 |     2382 |    101400 |            2.35 |
|   CARRY4       |     0.233 |       68 |     25350 |            0.27 |
|   Register     |     0.115 |     1406 |    202800 |            0.69 |
|   F7/F8 Muxes  |     0.097 |      366 |    101400 |            0.36 |
|   BUFG         |     0.081 |        4 |        32 |           12.50 |
|   Others       |     0.000 |       52 |       --- |             --- |
| Signals        |    11.353 |     3830 |       --- |             --- |
| Block RAM      |     0.129 |        1 |       325 |            0.31 |
| I/O            |     7.403 |       59 |       400 |           14.75 |
| Static Power   |     0.536 |          |           |                 |
| Total          |    30.304 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    22.862 |      22.443 |      0.419 |
| Vccaux    |       1.800 |     0.636 |       0.599 |      0.037 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.466 |       3.465 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.010 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| Main                |    29.768 |
|   M2                |     0.454 |
|   M31               |     0.672 |
|     XLXI_2          |     0.223 |
|     XLXI_6          |     0.449 |
|       XLXI_28       |     0.288 |
|         XLXI_38     |     0.091 |
|         XLXI_39     |     0.092 |
|       XLXI_29       |     0.161 |
|         XLXI_28     |     0.028 |
|         XLXI_37     |     0.030 |
|         XLXI_38     |     0.028 |
|         XLXI_39     |     0.030 |
|   M4                |    <0.001 |
|   M5                |     0.001 |
|   U6                |     2.830 |
|     XLXI_1          |     0.657 |
|     XLXI_2          |     2.173 |
|       HTS0          |     0.237 |
|         MSEG        |     0.237 |
|       HTS1          |     0.266 |
|         MSEG        |     0.266 |
|       HTS2          |     0.292 |
|         MSEG        |     0.292 |
|       HTS3          |     0.284 |
|         MSEG        |     0.284 |
|       HTS4          |     0.281 |
|         MSEG        |     0.281 |
|       HTS5          |     0.265 |
|         MSEG        |     0.265 |
|       HTS6          |     0.279 |
|         MSEG        |     0.279 |
|       HTS7          |     0.270 |
|         MSEG        |     0.270 |
|   U7                |     0.288 |
|     LED_P3S         |     0.288 |
|   XLXI_14           |     0.321 |
|   XLXI_15           |     3.874 |
|   XLXI_18           |     0.434 |
|   XLXI_19           |    10.503 |
|     XLXI_1          |     9.876 |
|       XLXI_1        |     3.644 |
|       XLXI_15       |     0.555 |
|       XLXI_16       |     0.175 |
|       XLXI_18       |     2.130 |
|         ADC         |     0.002 |
|         XLXI_2      |     2.128 |
|           XLXI_1    |     0.493 |
|             XLXI_28 |     0.055 |
|             XLXI_37 |     0.060 |
|             XLXI_38 |     0.039 |
|             XLXI_39 |     0.054 |
|           XLXI_6    |     0.468 |
|             XLXI_28 |     0.048 |
|             XLXI_37 |     0.056 |
|             XLXI_38 |     0.045 |
|             XLXI_39 |     0.057 |
|           XLXI_7    |     0.528 |
|             XLXI_28 |     0.049 |
|             XLXI_37 |     0.060 |
|             XLXI_38 |     0.055 |
|             XLXI_39 |     0.056 |
|           XLXI_8    |     0.639 |
|             XLXI_28 |     0.047 |
|             XLXI_37 |     0.056 |
|             XLXI_38 |     0.053 |
|             XLXI_39 |     0.058 |
|       XLXI_2        |     3.368 |
|     XLXI_2          |     0.627 |
|   XLXI_21           |     1.692 |
|   XLXI_23           |     0.811 |
+---------------------+-----------+


