Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Oct  9 08:49:45 2019
| Host         : DESKTOP-D0RM162 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pj_final_control_sets_placed.rpt
| Design       : pj_final
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           30 |
| No           | No                    | Yes                    |              31 |           10 |
| No           | Yes                   | No                     |              32 |           15 |
| Yes          | No                    | No                     |              72 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------+----------------------------------------------+------------------+----------------+
|     Clock Signal    |            Enable Signal            |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------+----------------------------------------------+------------------+----------------+
|  driver/divisor/out | driver/seg[6]_i_1_n_0               | driver/an[2]_i_1_n_0                         |                1 |              1 |
|  clk_IBUF_BUFG      | p0/processor/flag_enable            | p0/processor/internal_reset                  |                1 |              2 |
|  driver/divisor/out | driver/seg[6]_i_1_n_0               | driver/an[1]_i_1_n_0                         |                1 |              2 |
|  driver/divisor/out |                                     |                                              |                1 |              3 |
|  clk_IBUF_BUFG      |                                     | p0/processor/active_interrupt                |                2 |              5 |
|  clk_IBUF_BUFG      |                                     | p0/processor/ram_2k_generate.akv7.kcpsm6_rom |                4 |              5 |
|  clk_IBUF_BUFG      |                                     | p0/processor/internal_reset                  |                3 |              6 |
|  clk_IBUF_BUFG      |                                     | displayNum[15]_i_1_n_0                       |                2 |              8 |
|  clk_IBUF_BUFG      |                                     | p0/program_rom/instruction[7]                |                4 |              8 |
|  clk_IBUF_BUFG      | p0/processor/E[0]                   |                                              |                3 |              8 |
|  clk_IBUF_BUFG      | p0/processor/spm_enable             |                                              |                2 |              8 |
|  clk_IBUF_BUFG      | p0/processor/write_strobe_flop_1[0] |                                              |                4 |              8 |
|  driver/divisor/out | driver/seg[6]_i_1_n_0               |                                              |                7 |              8 |
|  clk_IBUF_BUFG      | p0/processor/t_state_0              | p0/processor/internal_reset                  |                3 |             12 |
|  clk_IBUF_BUFG      | sw_IBUF[0]                          |                                              |                5 |             16 |
|  clk_IBUF_BUFG      | p0/processor/register_enable        |                                              |                2 |             16 |
|  clk_IBUF_BUFG      | p0/processor/t_state_0              |                                              |                2 |             16 |
|  clk_IBUF_BUFG      |                                     | reset_IBUF                                   |               10 |             31 |
|  clk_IBUF_BUFG      | p0/E[0]                             |                                              |               10 |             32 |
|  clk_IBUF_BUFG      |                                     |                                              |               29 |             97 |
+---------------------+-------------------------------------+----------------------------------------------+------------------+----------------+


