+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                              design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[14]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                              design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_1 |clk_out1_design_1_clk_wiz_0_1 |                                               design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
