   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_ll_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_GPIO_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	LL_GPIO_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	LL_GPIO_DeInit:
  26              	.LFB199:
  27              		.file 1 "../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c"
   1:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /**
   2:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   ******************************************************************************
   3:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @file    stm32l4xx_ll_gpio.c
   4:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @author  MCD Application Team
   5:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @brief   GPIO LL module driver.
   6:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   ******************************************************************************
   7:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @attention
   8:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *
   9:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * All rights reserved.</center></h2>
  11:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *
  12:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * License. You may obtain a copy of the License at:
  15:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *
  17:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   ******************************************************************************
  18:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  19:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(USE_FULL_LL_DRIVER)
  20:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  21:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #include "stm32l4xx_ll_gpio.h"
  23:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #include "stm32l4xx_ll_bus.h"
  24:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #ifdef  USE_FULL_ASSERT
  25:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #include "stm32_assert.h"
  26:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #else
  27:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define assert_param(expr) ((void)0U)
  28:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif
  29:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  30:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** @addtogroup STM32L4xx_LL_Driver
  31:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @{
  32:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  33:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  34:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  36:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** @addtogroup GPIO_LL
  37:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @{
  38:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  39:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of
  41:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * range of the shift operator in following API :
  42:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * LL_GPIO_Init
  43:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  44:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  45:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Private types -------------------------------------------------------------*/
  46:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Private variables ---------------------------------------------------------*/
  47:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Private constants ---------------------------------------------------------*/
  48:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Private macros ------------------------------------------------------------*/
  49:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** @addtogroup GPIO_LL_Private_Macros
  50:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @{
  51:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  52:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_PIN(__VALUE__)          (((0x00u) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN
  53:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  54:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_MODE(__VALUE__)         (((__VALUE__) == LL_GPIO_MODE_INPUT)     ||\
  55:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_MODE_OUTPUT)    ||\
  56:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\
  57:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_MODE_ANALOG))
  58:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  59:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__)  (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL)  ||\
  60:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN))
  61:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  62:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_SPEED(__VALUE__)        (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW)       ||\
  63:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM)    ||\
  64:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH)      ||\
  65:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_SPEED_FREQ_VERY_HIGH))
  66:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  67:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_PULL(__VALUE__)         (((__VALUE__) == LL_GPIO_PULL_NO)   ||\
  68:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_PULL_UP)   ||\
  69:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_PULL_DOWN))
  70:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  71:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #define IS_LL_GPIO_ALTERNATE(__VALUE__)    (((__VALUE__) == LL_GPIO_AF_0  )   ||\
  72:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_1  )   ||\
  73:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_2  )   ||\
  74:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_3  )   ||\
  75:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_4  )   ||\
  76:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_5  )   ||\
  77:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_6  )   ||\
  78:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_7  )   ||\
  79:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_8  )   ||\
  80:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_9  )   ||\
  81:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_10 )   ||\
  82:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_11 )   ||\
  83:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_12 )   ||\
  84:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_13 )   ||\
  85:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_14 )   ||\
  86:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****                                             ((__VALUE__) == LL_GPIO_AF_15 ))
  87:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /**
  88:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @}
  89:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  90:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  91:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Private function prototypes -----------------------------------------------*/
  92:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  93:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /* Exported functions --------------------------------------------------------*/
  94:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** @addtogroup GPIO_LL_Exported_Functions
  95:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @{
  96:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
  97:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  98:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /** @addtogroup GPIO_LL_EF_Init
  99:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @{
 100:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
 101:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 102:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /**
 103:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @brief  De-initialize GPIO registers (Registers restored to their default values).
 104:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @param  GPIOx GPIO Port
 105:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @retval An ErrorStatus enumeration value:
 106:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *          - SUCCESS: GPIO registers are de-initialized
 107:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *          - ERROR:   Wrong GPIO Port
 108:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
 109:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx)
 110:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** {
  28              		.loc 1 110 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   ErrorStatus status = SUCCESS;
 112:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 113:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Check the parameters */
 114:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 115:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 116:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Force and Release reset on clock of GPIOx Port */
 117:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   if (GPIOx == GPIOA)
  34              		.loc 1 117 0
  35 0000 B0F1904F 		cmp	r0, #1207959552
  36 0004 16D0     		beq	.L11
 118:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 119:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOA);
 120:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOA);
 121:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 122:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOB)
  37              		.loc 1 122 0
  38 0006 424B     		ldr	r3, .L19
  39 0008 9842     		cmp	r0, r3
  40 000a 1ED0     		beq	.L12
 123:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 124:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOB);
 125:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOB);
 126:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 127:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOC)
  41              		.loc 1 127 0
  42 000c 414B     		ldr	r3, .L19+4
  43 000e 9842     		cmp	r0, r3
  44 0010 29D0     		beq	.L13
 128:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 129:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOC);
 130:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOC);
 131:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 132:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOD)
 133:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOD)
  45              		.loc 1 133 0
  46 0012 414B     		ldr	r3, .L19+8
  47 0014 9842     		cmp	r0, r3
  48 0016 34D0     		beq	.L14
 134:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 135:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOD);
 136:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOD);
 137:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 138:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOD */
 139:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOE)
 140:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOE)
  49              		.loc 1 140 0
  50 0018 404B     		ldr	r3, .L19+12
  51 001a 9842     		cmp	r0, r3
  52 001c 3FD0     		beq	.L15
 141:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 142:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOE);
 143:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOE);
 144:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 145:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOE */
 146:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOF)
 147:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOF)
  53              		.loc 1 147 0
  54 001e 404B     		ldr	r3, .L19+16
  55 0020 9842     		cmp	r0, r3
  56 0022 4AD0     		beq	.L16
 148:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 149:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOF);
 150:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOF);
 151:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 152:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOF */
 153:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOG)
 154:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOG)
  57              		.loc 1 154 0
  58 0024 3F4B     		ldr	r3, .L19+20
  59 0026 9842     		cmp	r0, r3
  60 0028 55D0     		beq	.L17
 155:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 156:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOG);
 157:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOG);
 158:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 159:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOG */
 160:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOH)
 161:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOH)
  61              		.loc 1 161 0
  62 002a 3F4B     		ldr	r3, .L19+24
  63 002c 9842     		cmp	r0, r3
  64 002e 60D0     		beq	.L18
 162:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 163:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOH);
 164:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOH);
 165:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 166:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOH */
 167:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #if defined(GPIOI)
 168:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else if (GPIOx == GPIOI)
 169:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 170:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOI);
 171:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOI);
 172:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 173:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** #endif /* GPIOI */
 174:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   else
 175:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 176:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     status = ERROR;
  65              		.loc 1 176 0
  66 0030 0120     		movs	r0, #1
  67              	.LVL1:
 177:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 178:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 179:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   return (status);
 180:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** }
  68              		.loc 1 180 0
  69 0032 7047     		bx	lr
  70              	.LVL2:
  71              	.L11:
  72              	.LBB134:
  73              	.LBB135:
  74              		.file 2 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @file    stm32l4xx_ll_bus.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   @verbatim
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ==============================================================================
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****     [..]
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       from/to registers.
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****     [..]
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       Workarounds:
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   @endverbatim
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @attention
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   ******************************************************************************
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #ifndef STM32L4xx_LL_BUS_H
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define STM32L4xx_LL_BUS_H
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #ifdef __cplusplus
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** extern "C" {
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #include "stm32l4xx.h"
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @addtogroup STM32L4xx_LL_Driver
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(RCC)
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DMAMUX1)
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DMAMUX1 */
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DMA2D)
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D          RCC_AHB1ENR_DMA2DEN
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DMA2D */
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GFXMMU)
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GFXMMU         RCC_AHB1ENR_GFXMMUEN
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GFXMMU */
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOD)
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /*GPIOD*/
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOE)
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /*GPIOE*/
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOF)
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOF */
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOG)
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOG */
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(GPIOI)
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOI          RCC_AHB2ENR_GPIOIEN
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* GPIOI */
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DCMI)
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DCMI */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(AES)
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* AES */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(HASH)
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* HASH */
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPIM)
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OSPIM          RCC_AHB2ENR_OSPIMEN
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPIM */
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(PKA)
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR_PKAEN
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* PKA */
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN)
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC1         RCC_AHB2ENR_SDMMC1EN
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SRAM3_BASE)
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM3          RCC_AHB2SMENR_SRAM3SMEN
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SRAM3_BASE */
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(QUADSPI)
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* QUADSPI */
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI1)
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI1          RCC_AHB3ENR_OSPI1EN
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI1 */
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI2)
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI2          RCC_AHB3ENR_OSPI2EN
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI2 */
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM3)
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM3 */
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM4)
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM4 */
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM5)
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM5 */
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(LCD)
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR1_LCDEN
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* LCD */
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(RCC_APB1ENR1_RTCAPBEN)
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* RCC_APB1ENR1_RTCAPBEN */
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SPI2)
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SPI2 */
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USART3)
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USART3 */
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(UART4)
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* UART4 */
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(UART5)
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* UART5 */
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(I2C2)
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* I2C2 */
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(CRS)
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* CRS */
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR1_CAN1EN
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(CAN2)
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR1_CAN2EN
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* CAN2 */
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(USB)
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBFSEN
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* USB */
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR1_DAC1EN
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          RCC_APB1ENR1_OPAMPEN
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(I2C4)
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* I2C4 */
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SWPMI1)
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SWPMI1         RCC_APB1ENR2_SWPMI1EN
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SWPMI1 */
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN)
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDMMC1         RCC_APB2ENR_SDMMC1EN
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM8)
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM8 */
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(TIM17)
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* TIM17 */
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(SAI2)
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* SAI2 */
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1         RCC_APB2ENR_DFSDM1EN
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(LTDC)
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC           RCC_APB2ENR_LTDCEN
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* LTDC */
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DSI)
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI            RCC_APB2ENR_DSIEN
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DSI */
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** Legacy definitions for compatibility purpose
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** @cond 0
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM          LL_APB2_GRP1_PERIPH_DFSDM1
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** @endcond
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock\n
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_EnableClock\n
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_EnableClock
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_IsEnabledClock\n
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_IsEnabledClock
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock\n
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_DisableClock\n
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_DisableClock
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ForceReset\n
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset\n
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ForceReset
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ReleaseReset
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockStopSleep\n
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_EnableClockStopSleep
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockStopSleep\n
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_DisableClockStopSleep
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @}
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @{
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   */
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_EnableClock\n
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_EnableClock\n
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_EnableClock\n
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_EnableClock\n
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock\n
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_EnableClock\n
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_EnableClock
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_IsEnabledClock\n
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_IsEnabledClock\n
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_IsEnabledClock\n
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_IsEnabledClock\n
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_IsEnabledClock\n
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock\n
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_IsEnabledClock\n
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_IsEnabledClock
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_DisableClock\n
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_DisableClock\n
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_DisableClock\n
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_DisableClock\n
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_DisableClock\n
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock\n
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_DisableClock\n
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_DisableClock
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ForceReset\n
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ForceReset\n
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ForceReset\n
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ForceReset\n
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOIRST      LL_AHB2_GRP1_ForceReset\n
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST      LL_AHB2_GRP1_ForceReset\n
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ForceReset\n
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     DCMIRST       LL_AHB2_GRP1_ForceReset\n
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ForceReset\n
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ForceReset\n
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ForceReset\n
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OSPIMRST      LL_AHB2_GRP1_ForceReset\n
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ForceReset
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
  75              		.loc 2 710 0
  76 0034 3D4B     		ldr	r3, .L19+28
  77 0036 DA6A     		ldr	r2, [r3, #44]
  78 0038 42F00102 		orr	r2, r2, #1
  79 003c DA62     		str	r2, [r3, #44]
  80              	.LVL3:
  81              	.LBE135:
  82              	.LBE134:
  83              	.LBB136:
  84              	.LBB137:
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** 
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** /**
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ReleaseReset\n
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ReleaseReset\n
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     GPIOIRST      LL_AHB2_GRP1_ReleaseReset\n
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST      LL_AHB2_GRP1_ReleaseReset\n
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ReleaseReset\n
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     DCMIRST       LL_AHB2_GRP1_ReleaseReset\n
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ReleaseReset\n
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ReleaseReset\n
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ReleaseReset\n
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     OSPIMRST      LL_AHB2_GRP1_ReleaseReset\n
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ReleaseReset
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   * @retval None
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** */
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** {
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
  85              		.loc 2 757 0
  86 003e DA6A     		ldr	r2, [r3, #44]
  87 0040 22F00102 		bic	r2, r2, #1
  88 0044 DA62     		str	r2, [r3, #44]
  89              	.LBE137:
  90              	.LBE136:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
  91              		.loc 1 111 0
  92 0046 0020     		movs	r0, #0
  93              	.LVL4:
  94 0048 7047     		bx	lr
  95              	.LVL5:
  96              	.L12:
  97              	.LBB138:
  98              	.LBB139:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
  99              		.loc 2 710 0
 100 004a 03F17843 		add	r3, r3, #-134217728
 101 004e 03F50333 		add	r3, r3, #134144
 102 0052 DA6A     		ldr	r2, [r3, #44]
 103 0054 42F00202 		orr	r2, r2, #2
 104 0058 DA62     		str	r2, [r3, #44]
 105              	.LVL6:
 106              	.LBE139:
 107              	.LBE138:
 108              	.LBB140:
 109              	.LBB141:
 110              		.loc 2 757 0
 111 005a DA6A     		ldr	r2, [r3, #44]
 112 005c 22F00202 		bic	r2, r2, #2
 113 0060 DA62     		str	r2, [r3, #44]
 114              	.LBE141:
 115              	.LBE140:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 116              		.loc 1 111 0
 117 0062 0020     		movs	r0, #0
 118              	.LVL7:
 119 0064 7047     		bx	lr
 120              	.LVL8:
 121              	.L13:
 122              	.LBB142:
 123              	.LBB143:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 124              		.loc 2 710 0
 125 0066 03F17843 		add	r3, r3, #-134217728
 126 006a 03F50233 		add	r3, r3, #133120
 127 006e DA6A     		ldr	r2, [r3, #44]
 128 0070 42F00402 		orr	r2, r2, #4
 129 0074 DA62     		str	r2, [r3, #44]
 130              	.LVL9:
 131              	.LBE143:
 132              	.LBE142:
 133              	.LBB144:
 134              	.LBB145:
 135              		.loc 2 757 0
 136 0076 DA6A     		ldr	r2, [r3, #44]
 137 0078 22F00402 		bic	r2, r2, #4
 138 007c DA62     		str	r2, [r3, #44]
 139              	.LBE145:
 140              	.LBE144:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 141              		.loc 1 111 0
 142 007e 0020     		movs	r0, #0
 143              	.LVL10:
 144 0080 7047     		bx	lr
 145              	.LVL11:
 146              	.L14:
 147              	.LBB146:
 148              	.LBB147:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 149              		.loc 2 710 0
 150 0082 03F17843 		add	r3, r3, #-134217728
 151 0086 03F50133 		add	r3, r3, #132096
 152 008a DA6A     		ldr	r2, [r3, #44]
 153 008c 42F00802 		orr	r2, r2, #8
 154 0090 DA62     		str	r2, [r3, #44]
 155              	.LVL12:
 156              	.LBE147:
 157              	.LBE146:
 158              	.LBB148:
 159              	.LBB149:
 160              		.loc 2 757 0
 161 0092 DA6A     		ldr	r2, [r3, #44]
 162 0094 22F00802 		bic	r2, r2, #8
 163 0098 DA62     		str	r2, [r3, #44]
 164              	.LBE149:
 165              	.LBE148:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 166              		.loc 1 111 0
 167 009a 0020     		movs	r0, #0
 168              	.LVL13:
 169 009c 7047     		bx	lr
 170              	.LVL14:
 171              	.L15:
 172              	.LBB150:
 173              	.LBB151:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 174              		.loc 2 710 0
 175 009e 03F17843 		add	r3, r3, #-134217728
 176 00a2 03F50033 		add	r3, r3, #131072
 177 00a6 DA6A     		ldr	r2, [r3, #44]
 178 00a8 42F01002 		orr	r2, r2, #16
 179 00ac DA62     		str	r2, [r3, #44]
 180              	.LVL15:
 181              	.LBE151:
 182              	.LBE150:
 183              	.LBB152:
 184              	.LBB153:
 185              		.loc 2 757 0
 186 00ae DA6A     		ldr	r2, [r3, #44]
 187 00b0 22F01002 		bic	r2, r2, #16
 188 00b4 DA62     		str	r2, [r3, #44]
 189              	.LBE153:
 190              	.LBE152:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 191              		.loc 1 111 0
 192 00b6 0020     		movs	r0, #0
 193              	.LVL16:
 194 00b8 7047     		bx	lr
 195              	.LVL17:
 196              	.L16:
 197              	.LBB154:
 198              	.LBB155:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 199              		.loc 2 710 0
 200 00ba 03F17843 		add	r3, r3, #-134217728
 201 00be 03F5FE33 		add	r3, r3, #130048
 202 00c2 DA6A     		ldr	r2, [r3, #44]
 203 00c4 42F02002 		orr	r2, r2, #32
 204 00c8 DA62     		str	r2, [r3, #44]
 205              	.LVL18:
 206              	.LBE155:
 207              	.LBE154:
 208              	.LBB156:
 209              	.LBB157:
 210              		.loc 2 757 0
 211 00ca DA6A     		ldr	r2, [r3, #44]
 212 00cc 22F02002 		bic	r2, r2, #32
 213 00d0 DA62     		str	r2, [r3, #44]
 214              	.LBE157:
 215              	.LBE156:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 216              		.loc 1 111 0
 217 00d2 0020     		movs	r0, #0
 218              	.LVL19:
 219 00d4 7047     		bx	lr
 220              	.LVL20:
 221              	.L17:
 222              	.LBB158:
 223              	.LBB159:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 224              		.loc 2 710 0
 225 00d6 03F1F823 		add	r3, r3, #-134154240
 226 00da 03F58033 		add	r3, r3, #65536
 227 00de DA6A     		ldr	r2, [r3, #44]
 228 00e0 42F04002 		orr	r2, r2, #64
 229 00e4 DA62     		str	r2, [r3, #44]
 230              	.LVL21:
 231              	.LBE159:
 232              	.LBE158:
 233              	.LBB160:
 234              	.LBB161:
 235              		.loc 2 757 0
 236 00e6 DA6A     		ldr	r2, [r3, #44]
 237 00e8 22F04002 		bic	r2, r2, #64
 238 00ec DA62     		str	r2, [r3, #44]
 239              	.LBE161:
 240              	.LBE160:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 241              		.loc 1 111 0
 242 00ee 0020     		movs	r0, #0
 243              	.LVL22:
 244 00f0 7047     		bx	lr
 245              	.LVL23:
 246              	.L18:
 247              	.LBB162:
 248              	.LBB163:
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_bus.h **** }
 249              		.loc 2 710 0
 250 00f2 03F17843 		add	r3, r3, #-134217728
 251 00f6 03F5FA33 		add	r3, r3, #128000
 252 00fa DA6A     		ldr	r2, [r3, #44]
 253 00fc 42F08002 		orr	r2, r2, #128
 254 0100 DA62     		str	r2, [r3, #44]
 255              	.LVL24:
 256              	.LBE163:
 257              	.LBE162:
 258              	.LBB164:
 259              	.LBB165:
 260              		.loc 2 757 0
 261 0102 DA6A     		ldr	r2, [r3, #44]
 262 0104 22F08002 		bic	r2, r2, #128
 263 0108 DA62     		str	r2, [r3, #44]
 264              	.LBE165:
 265              	.LBE164:
 111:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 266              		.loc 1 111 0
 267 010a 0020     		movs	r0, #0
 268              	.LVL25:
 269 010c 7047     		bx	lr
 270              	.L20:
 271 010e 00BF     		.align	2
 272              	.L19:
 273 0110 00040048 		.word	1207960576
 274 0114 00080048 		.word	1207961600
 275 0118 000C0048 		.word	1207962624
 276 011c 00100048 		.word	1207963648
 277 0120 00140048 		.word	1207964672
 278 0124 00180048 		.word	1207965696
 279 0128 001C0048 		.word	1207966720
 280 012c 00100240 		.word	1073876992
 281              		.cfi_endproc
 282              	.LFE199:
 284              		.section	.text.LL_GPIO_Init,"ax",%progbits
 285              		.align	1
 286              		.global	LL_GPIO_Init
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu fpv4-sp-d16
 292              	LL_GPIO_Init:
 293              	.LFB200:
 181:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 182:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /**
 183:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @brief  Initialize GPIO registers according to the specified parameters in GPIO_InitStruct.
 184:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @param  GPIOx GPIO Port
 185:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure
 186:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *         that contains the configuration information for the specified GPIO peripheral.
 187:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @retval An ErrorStatus enumeration value:
 188:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
 189:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *          - ERROR:   Not applicable
 190:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
 191:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
 192:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** {
 294              		.loc 1 192 0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 299              	.LVL26:
 300 0000 F0B4     		push	{r4, r5, r6, r7}
 301              		.cfi_def_cfa_offset 16
 302              		.cfi_offset 4, -16
 303              		.cfi_offset 5, -12
 304              		.cfi_offset 6, -8
 305              		.cfi_offset 7, -4
 193:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   uint32_t pinpos;
 194:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   uint32_t currentpin;
 195:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 196:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Check the parameters */
 197:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 198:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));
 199:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
 200:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));
 201:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 202:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* ------------------------- Configure the port pins ---------------- */
 203:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Initialize  pinpos on first pin set */
 204:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 306              		.loc 1 204 0
 307 0002 0A68     		ldr	r2, [r1]
 308              	.LVL27:
 309              	.LBB166:
 310              	.LBB167:
 311              		.file 3 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h"
   1:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**************************************************************************//**
   2:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * @version  V5.2.0
   5:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * @date     08. May 2019
   6:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  ******************************************************************************/
   7:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /*
   8:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  *
  10:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  *
  12:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  *
  16:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  *
  18:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * limitations under the License.
  23:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
  24:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
  25:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
  28:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
  34:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __has_builtin
  36:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  38:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
  39:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __ASM
  41:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  43:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __INLINE
  44:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  46:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  49:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif                                           
  52:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  55:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __USED
  56:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  58:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __WEAK
  59:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  61:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __PACKED
  62:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  64:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  67:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  70:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  78:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  86:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
  94:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 102:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 110:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 113:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 116:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 119:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 120:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 122:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 124:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 125:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            in the used linker script.
 129:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 130:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 131:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 133:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 135:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   typedef struct {
 136:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     uint32_t const* src;
 137:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     uint32_t* dest;
 138:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     uint32_t  wlen;
 139:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   } __copy_table_t;
 140:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 141:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   typedef struct {
 142:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     uint32_t* dest;
 143:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     uint32_t  wlen;
 144:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   } __zero_table_t;
 145:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 146:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 151:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     }
 155:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 156:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  
 157:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     }
 161:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 162:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  
 163:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   _start();
 164:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 165:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 166:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 168:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 169:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 172:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 173:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 176:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 177:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 180:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 181:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 184:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 185:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   @{
 189:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 190:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 191:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 192:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 196:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 198:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 200:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 201:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 202:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 203:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 207:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 209:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 211:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 212:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 213:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 214:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Control Register
 215:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Control Register value
 217:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 218:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 220:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 221:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 222:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 224:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 225:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 226:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 227:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 229:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 233:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 235:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 236:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 237:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 239:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 240:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 241:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 242:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 243:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 244:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Control Register
 245:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 248:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 250:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 252:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 253:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 254:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 256:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 260:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 262:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 264:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 265:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 266:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 267:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 268:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               IPSR Register value
 271:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 272:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 274:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 275:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 276:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 278:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 279:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 280:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 281:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 282:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get APSR Register
 283:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               APSR Register value
 285:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 286:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 288:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 289:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 290:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 292:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 293:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 294:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 295:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 296:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               xPSR Register value
 299:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 300:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 302:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 303:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 304:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 306:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 307:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 308:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 309:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 310:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               PSP Register value
 313:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 314:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 316:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 317:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 318:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 320:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 321:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 322:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 323:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 325:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               PSP Register value
 328:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 329:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 331:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 332:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 333:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 335:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 336:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 337:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 338:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 339:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 340:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 344:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 346:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 348:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 349:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 350:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 352:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 356:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 358:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 360:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 361:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 362:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 363:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 364:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               MSP Register value
 367:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 368:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 370:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 371:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 372:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 374:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 375:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 376:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 377:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 379:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               MSP Register value
 382:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 383:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 385:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 386:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 387:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 389:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 390:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 391:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 392:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 393:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 394:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 398:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 400:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 402:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 403:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 404:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 406:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 410:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 412:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 414:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 415:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 416:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 417:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 419:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               SP Register value
 422:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 423:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 425:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 426:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 427:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 429:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 430:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 431:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 432:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 433:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 437:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 439:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 441:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 442:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 443:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 444:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 445:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Priority Mask value
 448:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 449:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 451:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 452:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 453:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 455:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 456:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 457:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 458:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 460:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Priority Mask value
 463:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 464:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 466:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 467:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 468:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 470:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 471:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 472:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 473:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 474:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 475:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 479:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 481:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 483:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 484:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 485:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 487:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 491:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 493:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 495:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 496:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 497:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 498:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 502:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Enable FIQ
 503:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 506:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 508:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 510:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 511:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 512:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 513:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Disable FIQ
 514:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 517:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 519:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 521:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 522:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 523:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 524:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Base Priority
 525:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Base Priority register value
 527:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 528:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 530:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 531:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 532:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 534:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 535:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 536:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 537:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 539:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Base Priority register value
 542:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 543:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 545:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 546:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 547:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 549:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 550:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 551:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 552:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 553:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 554:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Base Priority
 555:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 558:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 560:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 562:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 563:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 564:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 566:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 570:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 572:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 574:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 575:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 576:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 577:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 578:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 583:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 585:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 587:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 588:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 589:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 590:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Fault Mask register value
 593:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 594:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 596:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 597:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 598:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 600:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 601:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 602:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 603:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 605:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Fault Mask register value
 608:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 609:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 611:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 612:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 613:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 615:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 616:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 617:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 618:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 619:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 620:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 624:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 626:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 628:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 629:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 630:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 632:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 636:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 638:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 640:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 641:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 642:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 646:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 647:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 650:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 651:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   mode.
 655:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 656:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 659:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 661:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return 0U;
 665:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 666:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 667:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 669:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 670:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 671:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 672:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 674:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 678:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 681:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 683:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return 0U;
 686:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 687:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 688:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 690:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 691:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 692:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 693:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 694:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 695:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 696:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   mode.
 700:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   
 701:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 704:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 706:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 711:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 713:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 714:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 715:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 716:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 718:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 722:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 725:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 727:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 731:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 733:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 734:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 735:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 736:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 737:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 738:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   mode.
 742:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 743:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 746:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 748:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return 0U;
 752:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 753:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 754:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 756:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 757:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 758:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 759:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 760:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 762:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 766:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 769:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 771:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return 0U;
 774:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 775:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 776:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 778:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 779:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 780:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 781:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 782:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 783:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 784:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   mode.
 788:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 789:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 792:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 794:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 799:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 801:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 802:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 803:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 804:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 806:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 810:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 813:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 815:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 819:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 821:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 822:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 823:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 824:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 827:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 828:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 829:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Get FPSCR
 830:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 833:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 835:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 843:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 844:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 845:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(result);
 847:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 848:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 849:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return(0U);
 850:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 851:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 852:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 853:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 854:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 855:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Set FPSCR
 856:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 859:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 861:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 869:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 871:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 872:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   (void)fpscr;
 873:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 874:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 875:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 876:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 877:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 879:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 880:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   Access to dedicated instructions
 883:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   @{
 884:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** */
 885:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 886:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 894:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 898:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 899:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 900:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   No Operation
 901:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 903:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 905:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 906:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 909:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 911:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 912:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 913:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Wait For Event
 914:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 917:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 919:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 920:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 921:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Send Event
 922:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 924:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 926:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 927:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 928:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            after the instruction has been completed.
 932:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 933:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 935:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 937:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 938:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 939:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 940:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 944:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 946:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 948:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 949:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 950:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 951:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 955:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 957:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 959:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 960:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 961:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 962:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Reversed value
 966:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 967:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 969:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 972:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 973:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 974:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 976:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
 977:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 978:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 979:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 980:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 981:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Reversed value
 985:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
 986:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
 988:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
 989:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 990:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
 992:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
 993:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 994:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
 995:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
 996:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Reversed value
1000:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
1001:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
1003:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
1006:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   int16_t result;
1007:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1008:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
1010:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
1011:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
1012:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1013:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1014:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
1015:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Rotated value
1020:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
1021:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
1023:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   op2 %= 32U;
1024:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   if (op2 == 0U)
1025:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
1026:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     return op1;
1027:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
1028:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
1030:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1031:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1032:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
1033:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Breakpoint
1034:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
1039:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1041:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1042:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
1043:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return               Reversed value
1047:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
1048:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
1050:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t result;
1051:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1052:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 312              		.loc 3 1055 0
 313              		.syntax unified
 314              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 315 0004 92FAA2F2 		rbit r2, r2
 316              	@ 0 "" 2
 317              	.LVL28:
 318              		.thumb
 319              		.syntax unified
 320              	.LBE167:
 321              	.LBE166:
 322              	.LBB168:
 323              	.LBB169:
1056:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
1057:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1059:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
1062:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     result <<= 1U;
1063:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     result |= value & 1U;
1064:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     s--;
1065:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
1066:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #endif
1068:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return result;
1069:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** }
1070:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1071:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** 
1072:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** /**
1073:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \brief   Count leading zeros
1074:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****  */
1078:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** {
1080:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      is non-zero".
1086:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****      single CLZ instruction.
1088:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****    */
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   if (value == 0U)
 324              		.loc 3 1089 0
 325 0008 12B1     		cbz	r2, .L39
1090:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
1091:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****     return 32U;
1092:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
1093:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   return __builtin_clz(value);
 326              		.loc 3 1093 0
 327 000a B2FA82F2 		clz	r2, r2
 328 000e 6FE0     		b	.L23
 329              	.L39:
1091:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 330              		.loc 3 1091 0
 331 0010 2022     		movs	r2, #32
 332              	.LVL29:
 333              	.LBE169:
 334              	.LBE168:
 205:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 206:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Configure the port pins */
 207:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 335              		.loc 1 207 0
 336 0012 6DE0     		b	.L23
 337              	.LVL30:
 338              	.L52:
 208:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 209:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     /* Get current io position */
 210:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 211:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 212:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     if (currentpin != 0x00u)
 213:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     {
 214:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_
 215:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       {
 216:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Check Speed mode parameters */
 217:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
 218:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 219:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Speed mode configuration */
 220:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 339              		.loc 1 220 0
 340 0014 8E68     		ldr	r6, [r1, #8]
 341              	.LVL31:
 342              	.LBB170:
 343              	.LBB171:
 344              		.file 4 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @file    stm32l4xx_ll_gpio.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @attention
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   ******************************************************************************
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #ifndef STM32L4xx_LL_GPIO_H
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define STM32L4xx_LL_GPIO_H
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #ifdef __cplusplus
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** extern "C" {
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #include "stm32l4xx.h"
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @addtogroup STM32L4xx_LL_Driver
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** typedef struct
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Register value
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @}
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @{
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 345              		.loc 4 428 0
 346 0016 8468     		ldr	r4, [r0, #8]
 347              	.LVL32:
 348              	.LBB172:
 349              	.LBB173:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 350              		.loc 3 1055 0
 351              		.syntax unified
 352              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 353 0018 93FAA3F5 		rbit r5, r3
 354              	@ 0 "" 2
 355              	.LVL33:
 356              		.thumb
 357              		.syntax unified
 358              	.LBE173:
 359              	.LBE172:
 360              	.LBB174:
 361              	.LBB175:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 362              		.loc 3 1089 0
 363 001c DDB1     		cbz	r5, .L40
 364              		.loc 3 1093 0
 365 001e B5FA85F5 		clz	r5, r5
 366              	.L26:
 367              	.LBE175:
 368              	.LBE174:
 369              		.loc 4 428 0
 370 0022 6D00     		lsls	r5, r5, #1
 371 0024 0327     		movs	r7, #3
 372 0026 07FA05F5 		lsl	r5, r7, r5
 373 002a 24EA0505 		bic	r5, r4, r5
 374              	.LVL34:
 375              	.LBB177:
 376              	.LBB178:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 377              		.loc 3 1055 0
 378              		.syntax unified
 379              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 380 002e 93FAA3F4 		rbit r4, r3
 381              	@ 0 "" 2
 382              	.LVL35:
 383              		.thumb
 384              		.syntax unified
 385              	.LBE178:
 386              	.LBE177:
 387              	.LBB179:
 388              	.LBB180:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 389              		.loc 3 1089 0
 390 0032 94B1     		cbz	r4, .L41
 391              		.loc 3 1093 0
 392 0034 B4FA84F4 		clz	r4, r4
 393              	.L27:
 394              	.LBE180:
 395              	.LBE179:
 396              		.loc 4 428 0
 397 0038 6400     		lsls	r4, r4, #1
 398 003a 06FA04F4 		lsl	r4, r6, r4
 399 003e 2C43     		orrs	r4, r4, r5
 400 0040 8460     		str	r4, [r0, #8]
 401              	.LVL36:
 402              	.LBE171:
 403              	.LBE170:
 221:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 222:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Check Output mode parameters */
 223:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
 224:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 225:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Output mode configuration*/
 226:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 404              		.loc 1 226 0
 405 0042 0E68     		ldr	r6, [r1]
 406 0044 CD68     		ldr	r5, [r1, #12]
 407              	.LVL37:
 408              	.LBB185:
 409              	.LBB186:
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 410              		.loc 4 357 0
 411 0046 4468     		ldr	r4, [r0, #4]
 412 0048 24EA0604 		bic	r4, r4, r6
 413 004c 05FB06F5 		mul	r5, r5, r6
 414              	.LVL38:
 415 0050 2C43     		orrs	r4, r4, r5
 416 0052 4460     		str	r4, [r0, #4]
 417              	.LVL39:
 418 0054 58E0     		b	.L25
 419              	.LVL40:
 420              	.L40:
 421              	.LBE186:
 422              	.LBE185:
 423              	.LBB187:
 424              	.LBB184:
 425              	.LBB182:
 426              	.LBB176:
1091:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 427              		.loc 3 1091 0
 428 0056 2025     		movs	r5, #32
 429 0058 E3E7     		b	.L26
 430              	.L41:
 431              	.LBE176:
 432              	.LBE182:
 433              	.LBB183:
 434              	.LBB181:
 435 005a 2024     		movs	r4, #32
 436 005c ECE7     		b	.L27
 437              	.LVL41:
 438              	.L42:
 439              	.LBE181:
 440              	.LBE183:
 441              	.LBE184:
 442              	.LBE187:
 443              	.LBB188:
 444              	.LBB189:
 445              	.LBB190:
 446              	.LBB191:
 447 005e 2025     		movs	r5, #32
 448 0060 5AE0     		b	.L28
 449              	.L43:
 450              	.LBE191:
 451              	.LBE190:
 452              	.LBB193:
 453              	.LBB194:
 454 0062 2024     		movs	r4, #32
 455 0064 64E0     		b	.L29
 456              	.LVL42:
 457              	.L53:
 458              	.LBE194:
 459              	.LBE193:
 460              	.LBE189:
 461              	.LBE188:
 227:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       }
 228:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 229:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       /* Pull-up Pull down resistor configuration*/
 230:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 231:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 232:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 233:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       {
 234:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Check Alternate parameter */
 235:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
 236:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 237:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         /* Speed mode configuration */
 238:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         if (currentpin < LL_GPIO_PIN_8)
 462              		.loc 1 238 0
 463 0066 FF2B     		cmp	r3, #255
 464 0068 1BD8     		bhi	.L31
 239:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         {
 240:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****           LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 465              		.loc 1 240 0
 466 006a 4E69     		ldr	r6, [r1, #20]
 467              	.LVL43:
 468              	.LBB203:
 469              	.LBB204:
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 470              		.loc 4 571 0
 471 006c 046A     		ldr	r4, [r0, #32]
 472              	.LVL44:
 473              	.LBB205:
 474              	.LBB206:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 475              		.loc 3 1055 0
 476              		.syntax unified
 477              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 478 006e 93FAA3F5 		rbit r5, r3
 479              	@ 0 "" 2
 480              	.LVL45:
 481              		.thumb
 482              		.syntax unified
 483              	.LBE206:
 484              	.LBE205:
 485              	.LBB207:
 486              	.LBB208:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 487              		.loc 3 1089 0
 488 0072 95B1     		cbz	r5, .L44
 489              		.loc 3 1093 0
 490 0074 B5FA85F5 		clz	r5, r5
 491              	.L32:
 492              	.LBE208:
 493              	.LBE207:
 494              		.loc 4 571 0
 495 0078 AD00     		lsls	r5, r5, #2
 496 007a 0F27     		movs	r7, #15
 497 007c 07FA05F5 		lsl	r5, r7, r5
 498 0080 24EA0505 		bic	r5, r4, r5
 499              	.LVL46:
 500              	.LBB210:
 501              	.LBB211:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 502              		.loc 3 1055 0
 503              		.syntax unified
 504              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 505 0084 93FAA3F4 		rbit r4, r3
 506              	@ 0 "" 2
 507              	.LVL47:
 508              		.thumb
 509              		.syntax unified
 510              	.LBE211:
 511              	.LBE210:
 512              	.LBB212:
 513              	.LBB213:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 514              		.loc 3 1089 0
 515 0088 4CB1     		cbz	r4, .L45
 516              		.loc 3 1093 0
 517 008a B4FA84F4 		clz	r4, r4
 518              	.L33:
 519              	.LBE213:
 520              	.LBE212:
 521              		.loc 4 571 0
 522 008e A400     		lsls	r4, r4, #2
 523 0090 06FA04F4 		lsl	r4, r6, r4
 524 0094 2C43     		orrs	r4, r4, r5
 525 0096 0462     		str	r4, [r0, #32]
 526 0098 52E0     		b	.L30
 527              	.L44:
 528              	.LBB215:
 529              	.LBB209:
1091:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 530              		.loc 3 1091 0
 531 009a 2025     		movs	r5, #32
 532 009c ECE7     		b	.L32
 533              	.L45:
 534              	.LBE209:
 535              	.LBE215:
 536              	.LBB216:
 537              	.LBB214:
 538 009e 2024     		movs	r4, #32
 539 00a0 F5E7     		b	.L33
 540              	.LVL48:
 541              	.L31:
 542              	.LBE214:
 543              	.LBE216:
 544              	.LBE204:
 545              	.LBE203:
 241:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         }
 242:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         else
 243:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         {
 244:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****           LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 546              		.loc 1 244 0
 547 00a2 4F69     		ldr	r7, [r1, #20]
 548              	.LVL49:
 549              	.LBB217:
 550              	.LBB218:
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** 
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** /**
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   * @retval None
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   */
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** {
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 551              		.loc 4 648 0
 552 00a4 466A     		ldr	r6, [r0, #36]
 553 00a6 1C0A     		lsrs	r4, r3, #8
 554              	.LVL50:
 555              	.LBB219:
 556              	.LBB220:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 557              		.loc 3 1055 0
 558              		.syntax unified
 559              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 560 00a8 94FAA4F5 		rbit r5, r4
 561              	@ 0 "" 2
 562              	.LVL51:
 563              		.thumb
 564              		.syntax unified
 565              	.LBE220:
 566              	.LBE219:
 567              	.LBB221:
 568              	.LBB222:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 569              		.loc 3 1089 0
 570 00ac 9DB1     		cbz	r5, .L46
 571              		.loc 3 1093 0
 572 00ae B5FA85F5 		clz	r5, r5
 573              	.L34:
 574              	.LBE222:
 575              	.LBE221:
 576              		.loc 4 648 0
 577 00b2 AD00     		lsls	r5, r5, #2
 578 00b4 4FF00F0C 		mov	ip, #15
 579 00b8 0CFA05F5 		lsl	r5, ip, r5
 580 00bc 26EA0505 		bic	r5, r6, r5
 581              	.LVL52:
 582              	.LBB224:
 583              	.LBB225:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 584              		.loc 3 1055 0
 585              		.syntax unified
 586              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 587 00c0 94FAA4F4 		rbit r4, r4
 588              	@ 0 "" 2
 589              	.LVL53:
 590              		.thumb
 591              		.syntax unified
 592              	.LBE225:
 593              	.LBE224:
 594              	.LBB226:
 595              	.LBB227:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 596              		.loc 3 1089 0
 597 00c4 4CB1     		cbz	r4, .L47
 598              		.loc 3 1093 0
 599 00c6 B4FA84F4 		clz	r4, r4
 600              	.L35:
 601              	.LBE227:
 602              	.LBE226:
 603              		.loc 4 648 0
 604 00ca A400     		lsls	r4, r4, #2
 605 00cc 07FA04F4 		lsl	r4, r7, r4
 606 00d0 2C43     		orrs	r4, r4, r5
 607 00d2 4462     		str	r4, [r0, #36]
 608 00d4 34E0     		b	.L30
 609              	.L46:
 610              	.LBB229:
 611              	.LBB223:
1091:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   }
 612              		.loc 3 1091 0
 613 00d6 2025     		movs	r5, #32
 614 00d8 EBE7     		b	.L34
 615              	.L47:
 616              	.LBE223:
 617              	.LBE229:
 618              	.LBB230:
 619              	.LBB228:
 620 00da 2024     		movs	r4, #32
 621 00dc F5E7     		b	.L35
 622              	.LVL54:
 623              	.L48:
 624              	.LBE228:
 625              	.LBE230:
 626              	.LBE218:
 627              	.LBE217:
 628              	.LBB231:
 629              	.LBB232:
 630              	.LBB233:
 631              	.LBB234:
 632 00de 2024     		movs	r4, #32
 633 00e0 36E0     		b	.L36
 634              	.LVL55:
 635              	.L49:
 636              	.LBE234:
 637              	.LBE233:
 638              	.LBB236:
 639              	.LBB237:
 640 00e2 2023     		movs	r3, #32
 641              	.L37:
 642              	.LBE237:
 643              	.LBE236:
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 644              		.loc 4 288 0
 645 00e4 5B00     		lsls	r3, r3, #1
 646 00e6 06FA03F3 		lsl	r3, r6, r3
 647 00ea 2343     		orrs	r3, r3, r4
 648 00ec 0360     		str	r3, [r0]
 649              	.LVL56:
 650              	.L24:
 651              	.LBE232:
 652              	.LBE231:
 245:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****         }
 246:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       }
 247:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 248:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       /* Pin Mode configuration */
 249:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 250:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     }
 251:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     pinpos++;
 653              		.loc 1 251 0
 654 00ee 0132     		adds	r2, r2, #1
 655              	.LVL57:
 656              	.L23:
 207:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   {
 657              		.loc 1 207 0
 658 00f0 0B68     		ldr	r3, [r1]
 659 00f2 33FA02F4 		lsrs	r4, r3, r2
 660 00f6 38D0     		beq	.L51
 210:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 661              		.loc 1 210 0
 662 00f8 0124     		movs	r4, #1
 663 00fa 9440     		lsls	r4, r4, r2
 664              	.LVL58:
 212:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     {
 665              		.loc 1 212 0
 666 00fc 2340     		ands	r3, r4, r3
 667              	.LVL59:
 668 00fe F6D0     		beq	.L24
 214:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       {
 669              		.loc 1 214 0
 670 0100 4C68     		ldr	r4, [r1, #4]
 671 0102 013C     		subs	r4, r4, #1
 672 0104 012C     		cmp	r4, #1
 673 0106 85D9     		bls	.L52
 674              	.L25:
 230:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 675              		.loc 1 230 0
 676 0108 0E69     		ldr	r6, [r1, #16]
 677              	.LVL60:
 678              	.LBB246:
 679              	.LBB202:
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 680              		.loc 4 499 0
 681 010a C468     		ldr	r4, [r0, #12]
 682              	.LVL61:
 683              	.LBB196:
 684              	.LBB197:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 685              		.loc 3 1055 0
 686              		.syntax unified
 687              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 688 010c 93FAA3F5 		rbit r5, r3
 689              	@ 0 "" 2
 690              	.LVL62:
 691              		.thumb
 692              		.syntax unified
 693              	.LBE197:
 694              	.LBE196:
 695              	.LBB198:
 696              	.LBB192:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 697              		.loc 3 1089 0
 698 0110 002D     		cmp	r5, #0
 699 0112 A4D0     		beq	.L42
 700              		.loc 3 1093 0
 701 0114 B5FA85F5 		clz	r5, r5
 702              	.L28:
 703              	.LBE192:
 704              	.LBE198:
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 705              		.loc 4 499 0
 706 0118 6D00     		lsls	r5, r5, #1
 707 011a 0327     		movs	r7, #3
 708 011c 07FA05F5 		lsl	r5, r7, r5
 709 0120 24EA0505 		bic	r5, r4, r5
 710              	.LVL63:
 711              	.LBB199:
 712              	.LBB200:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 713              		.loc 3 1055 0
 714              		.syntax unified
 715              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 716 0124 93FAA3F4 		rbit r4, r3
 717              	@ 0 "" 2
 718              	.LVL64:
 719              		.thumb
 720              		.syntax unified
 721              	.LBE200:
 722              	.LBE199:
 723              	.LBB201:
 724              	.LBB195:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 725              		.loc 3 1089 0
 726 0128 002C     		cmp	r4, #0
 727 012a 9AD0     		beq	.L43
 728              		.loc 3 1093 0
 729 012c B4FA84F4 		clz	r4, r4
 730              	.L29:
 731              	.LBE195:
 732              	.LBE201:
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 733              		.loc 4 499 0
 734 0130 6400     		lsls	r4, r4, #1
 735 0132 06FA04F4 		lsl	r4, r6, r4
 736 0136 2C43     		orrs	r4, r4, r5
 737 0138 C460     		str	r4, [r0, #12]
 738              	.LVL65:
 739              	.LBE202:
 740              	.LBE246:
 232:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****       {
 741              		.loc 1 232 0
 742 013a 4C68     		ldr	r4, [r1, #4]
 743 013c 022C     		cmp	r4, #2
 744 013e 92D0     		beq	.L53
 745              	.L30:
 249:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****     }
 746              		.loc 1 249 0
 747 0140 4E68     		ldr	r6, [r1, #4]
 748              	.LVL66:
 749              	.LBB247:
 750              	.LBB245:
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 751              		.loc 4 288 0
 752 0142 0568     		ldr	r5, [r0]
 753              	.LVL67:
 754              	.LBB239:
 755              	.LBB240:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 756              		.loc 3 1055 0
 757              		.syntax unified
 758              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 759 0144 93FAA3F4 		rbit r4, r3
 760              	@ 0 "" 2
 761              	.LVL68:
 762              		.thumb
 763              		.syntax unified
 764              	.LBE240:
 765              	.LBE239:
 766              	.LBB241:
 767              	.LBB235:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 768              		.loc 3 1089 0
 769 0148 002C     		cmp	r4, #0
 770 014a C8D0     		beq	.L48
 771              		.loc 3 1093 0
 772 014c B4FA84F4 		clz	r4, r4
 773              	.L36:
 774              	.LBE235:
 775              	.LBE241:
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h **** }
 776              		.loc 4 288 0
 777 0150 6400     		lsls	r4, r4, #1
 778 0152 0327     		movs	r7, #3
 779 0154 07FA04F4 		lsl	r4, r7, r4
 780 0158 25EA0404 		bic	r4, r5, r4
 781              	.LVL69:
 782              	.LBB242:
 783              	.LBB243:
1055:../system/include/cmsis/stm32l4xx/cmsis_gcc.h **** #else
 784              		.loc 3 1055 0
 785              		.syntax unified
 786              	@ 1055 "../system/include/cmsis/stm32l4xx/cmsis_gcc.h" 1
 787 015c 93FAA3F3 		rbit r3, r3
 788              	@ 0 "" 2
 789              	.LVL70:
 790              		.thumb
 791              		.syntax unified
 792              	.LBE243:
 793              	.LBE242:
 794              	.LBB244:
 795              	.LBB238:
1089:../system/include/cmsis/stm32l4xx/cmsis_gcc.h ****   {
 796              		.loc 3 1089 0
 797 0160 002B     		cmp	r3, #0
 798 0162 BED0     		beq	.L49
 799              		.loc 3 1093 0
 800 0164 B3FA83F3 		clz	r3, r3
 801 0168 BCE7     		b	.L37
 802              	.LVL71:
 803              	.L51:
 804              	.LBE238:
 805              	.LBE244:
 806              	.LBE245:
 807              	.LBE247:
 252:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   }
 253:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 254:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   return (SUCCESS);
 255:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** }
 808              		.loc 1 255 0
 809 016a 0020     		movs	r0, #0
 810              	.LVL72:
 811 016c F0BC     		pop	{r4, r5, r6, r7}
 812              		.cfi_restore 7
 813              		.cfi_restore 6
 814              		.cfi_restore 5
 815              		.cfi_restore 4
 816              		.cfi_def_cfa_offset 0
 817 016e 7047     		bx	lr
 818              		.cfi_endproc
 819              	.LFE200:
 821              		.section	.text.LL_GPIO_StructInit,"ax",%progbits
 822              		.align	1
 823              		.global	LL_GPIO_StructInit
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu fpv4-sp-d16
 829              	LL_GPIO_StructInit:
 830              	.LFB201:
 256:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 257:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** /**
 258:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @brief Set each @ref LL_GPIO_InitTypeDef field to default value.
 259:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure
 260:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   *                          whose fields will be set to default values.
 261:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   * @retval None
 262:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   */
 263:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** 
 264:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)
 265:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** {
 831              		.loc 1 265 0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 836              	.LVL73:
 266:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   /* Reset GPIO init structure parameters values */
 267:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;
 837              		.loc 1 267 0
 838 0000 4FF6FF73 		movw	r3, #65535
 839 0004 0360     		str	r3, [r0]
 268:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
 840              		.loc 1 268 0
 841 0006 0323     		movs	r3, #3
 842 0008 4360     		str	r3, [r0, #4]
 269:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;
 843              		.loc 1 269 0
 844 000a 0023     		movs	r3, #0
 845 000c 8360     		str	r3, [r0, #8]
 270:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 846              		.loc 1 270 0
 847 000e C360     		str	r3, [r0, #12]
 271:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->Pull       = LL_GPIO_PULL_NO;
 848              		.loc 1 271 0
 849 0010 0361     		str	r3, [r0, #16]
 272:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c ****   GPIO_InitStruct->Alternate  = LL_GPIO_AF_0;
 850              		.loc 1 272 0
 851 0012 4361     		str	r3, [r0, #20]
 273:../system/src/stm32l4-hal-driver/stm32l4xx_ll_gpio.c **** }
 852              		.loc 1 273 0
 853 0014 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE201:
 857              		.text
 858              	.Letext0:
 859              		.file 5 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 860              		.file 6 "../system/include/cmsis/stm32l4xx/core_cm4.h"
 861              		.file 7 "../system/include/cmsis/stm32l4xx/device/system_stm32l4xx.h"
 862              		.file 8 "../system/include/cmsis/stm32l4xx/device/stm32l471xx.h"
 863              		.file 9 "../system/include/cmsis/stm32l4xx/device/stm32l4xx.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_ll_gpio.c
     /tmp/ccHHKy3a.s:18     .text.LL_GPIO_DeInit:0000000000000000 $t
     /tmp/ccHHKy3a.s:25     .text.LL_GPIO_DeInit:0000000000000000 LL_GPIO_DeInit
     /tmp/ccHHKy3a.s:273    .text.LL_GPIO_DeInit:0000000000000110 $d
     /tmp/ccHHKy3a.s:285    .text.LL_GPIO_Init:0000000000000000 $t
     /tmp/ccHHKy3a.s:292    .text.LL_GPIO_Init:0000000000000000 LL_GPIO_Init
     /tmp/ccHHKy3a.s:822    .text.LL_GPIO_StructInit:0000000000000000 $t
     /tmp/ccHHKy3a.s:829    .text.LL_GPIO_StructInit:0000000000000000 LL_GPIO_StructInit
                           .group:0000000000000000 wm4.0.95bc707da9dcffdc6c8c58936cbc8421
                           .group:0000000000000000 wm4.stm32l4xx.h.39.54a1fe1e096c7852edd649652f013a11
                           .group:0000000000000000 wm4.stm32l471xx.h.35.e78ad65c513105dda311dc495ac74d04
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.b6144e50d34fc998dd4c2cfb6387cf91
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l471xx.h.423.ceac761476affad641a3347d7727acfd
                           .group:0000000000000000 wm4.stm32l4xx.h.197.fb1c68184133668ca24c44c29ba4361f
                           .group:0000000000000000 wm4.stm32l4xx_ll_gpio.h.116.97cf8b21f2ee5f74fcf0ae5c6c32abad
                           .group:0000000000000000 wm4.stm32l4xx_ll_bus.h.39.fb197a76289ebb493618e5ac412f5462

NO UNDEFINED SYMBOLS
