package jp.ac.nara_k.info.verilog_netlist.module

trait Input extends Wire
