scons: Reading SConscript files ...
Mkdir("/nobackup2/akankshac/research/gem5/build/ARM/gem5.build")
Checking for linker -Wl,--as-needed support... yes
Checking for compiler -gz support... yes
Checking for linker -gz support... yes
Info: Using Python config: python3-config
Checking for C header file Python.h... yes
Checking Python version... 3.8.10
Checking for accept(0,0,0) in C++ library None... yes
Checking for zlibVersion() in C++ library z... yes
Checking for C library tcmalloc_minimal... yes
Building in /nobackup2/akankshac/research/gem5/build/ARM
"build_tools/kconfig_base.py" "/nobackup2/akankshac/research/gem5/build/ARM/gem5.build/Kconfig" "/nobackup2/akankshac/research/gem5/src/Kconfig"
Checking for shm_open("/test", 0, 0) in C library None... no
Checking for shm_open("/test", 0, 0) in C library rt... yes
Checking for pkg-config package protobuf... yes
Checking for C header file linux/if_tun.h... yes
Checking for C header file capstone/capstone.h... no
Warning: Header file <capstone/capstone.h> not found.
         This host has no capstone library installed.
Checking for C header file linux/kvm.h... yes
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... yes
Checking for member exclude_host in struct perf_event_attr...yes
Checking for backtrace_symbols_fd((void *)1, 0, 0) in C library None... yes
Checking for C header file fenv.h... yes
Checking for C header file png.h... yes
Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... yes
Checking for C header file valgrind/valgrind.h... yes
Checking for pkg-config package hdf5-serial... yes
Checking for H5Fcreate("", 0, 0, 0) in C library hdf5... yes
Checking for H5::H5File("", 0) in C++ library hdf5_cpp... yes
Checking size of struct kvm_xsave ... yes
"ext/Kconfiglib/defconfig.py" --kconfig "/nobackup2/akankshac/research/gem5/build/ARM/gem5.build/Kconfig" "/nobackup2/akankshac/research/gem5/build_opts/ARM"
Loaded configuration '/nobackup2/akankshac/research/gem5/build_opts/ARM'
Configuration saved to '/nobackup2/akankshac/research/gem5/build/ARM/gem5.build/config'
Checking whether __i386__ is declared... no
Checking whether __x86_64__ is declared... yes
Checking for compiler -Wno-self-assign-overloaded support... yes
Checking for linker -Wno-free-nonheap-object support... yes
scons: done reading SConscript files.
scons: Building targets ...
 [     CXX] src/python/gem5py.cc -> ARM/python/gem5py.pyo
 [     CXX] src/python/gem5py_m5.cc -> ARM/python/gem5py_m5.pyo
 [   SLICC] src/mem/ruby/protocol/chi/CHI.slicc -> ARM/mem/ruby/protocol/AccessPermission.cc, ARM/mem/ruby/protocol/AccessPermission.hh, ARM/mem/ruby/protocol/AccessType.cc, ARM/mem/ruby/protocol/AccessType.hh, ARM/mem/ruby/protocol/CHIDataMsg.cc, ARM/mem/ruby/protocol/CHIDataMsg.hh, ARM/mem/ruby/protocol/CHIDataType.cc, ARM/mem/ruby/protocol/CHIDataType.hh, ARM/mem/ruby/protocol/CHIRequestMsg.cc, ARM/mem/ruby/protocol/CHIRequestMsg.hh, ARM/mem/ruby/protocol/CHIRequestType.cc, ARM/mem/ruby/protocol/CHIRequestType.hh, ARM/mem/ruby/protocol/CHIResponseMsg.cc, ARM/mem/ruby/protocol/CHIResponseMsg.hh, ARM/mem/ruby/protocol/CHIResponseType.cc, ARM/mem/ruby/protocol/CHIResponseType.hh, ARM/mem/ruby/protocol/CacheRequestType.cc, ARM/mem/ruby/protocol/CacheRequestType.hh, ARM/mem/ruby/protocol/CacheResourceType.cc, ARM/mem/ruby/protocol/CacheResourceType.hh, ARM/mem/ruby/protocol/Cache_CacheEntry.cc, ARM/mem/ruby/protocol/Cache_CacheEntry.hh, ARM/mem/ruby/protocol/Cache_Controller.cc, ARM/mem/ruby/protocol/Cache_Controller.hh, ARM/mem/ruby/protocol/Cache_Controller.py, ARM/mem/ruby/protocol/Cache_DirEntry.cc, ARM/mem/ruby/protocol/Cache_DirEntry.hh, ARM/mem/ruby/protocol/Cache_Event.cc, ARM/mem/ruby/protocol/Cache_Event.hh, ARM/mem/ruby/protocol/Cache_ReplacementMsg.cc, ARM/mem/ruby/protocol/Cache_ReplacementMsg.hh, ARM/mem/ruby/protocol/Cache_RequestType.cc, ARM/mem/ruby/protocol/Cache_RequestType.hh, ARM/mem/ruby/protocol/Cache_RetryQueueEntry.cc, ARM/mem/ruby/protocol/Cache_RetryQueueEntry.hh, ARM/mem/ruby/protocol/Cache_RetryTriggerMsg.cc, ARM/mem/ruby/protocol/Cache_RetryTriggerMsg.hh, ARM/mem/ruby/protocol/Cache_State.cc, ARM/mem/ruby/protocol/Cache_State.hh, ARM/mem/ruby/protocol/Cache_TBE.cc, ARM/mem/ruby/protocol/Cache_TBE.hh, ARM/mem/ruby/protocol/Cache_Transitions.cc, ARM/mem/ruby/protocol/Cache_TriggerMsg.cc, ARM/mem/ruby/protocol/Cache_TriggerMsg.hh, ARM/mem/ruby/protocol/Cache_Wakeup.cc, ARM/mem/ruby/protocol/DMASequencerRequestType.cc, ARM/mem/ruby/protocol/DMASequencerRequestType.hh, ARM/mem/ruby/protocol/DirectoryRequestType.cc, ARM/mem/ruby/protocol/DirectoryRequestType.hh, ARM/mem/ruby/protocol/HtmCallbackMode.cc, ARM/mem/ruby/protocol/HtmCallbackMode.hh, ARM/mem/ruby/protocol/HtmFailedInCacheReason.cc, ARM/mem/ruby/protocol/HtmFailedInCacheReason.hh, ARM/mem/ruby/protocol/InvalidateGeneratorStatus.cc, ARM/mem/ruby/protocol/InvalidateGeneratorStatus.hh, ARM/mem/ruby/protocol/LinkDirection.cc, ARM/mem/ruby/protocol/LinkDirection.hh, ARM/mem/ruby/protocol/LockStatus.cc, ARM/mem/ruby/protocol/LockStatus.hh, ARM/mem/ruby/protocol/MachineType.cc, ARM/mem/ruby/protocol/MachineType.hh, ARM/mem/ruby/protocol/MaskPredictorIndex.cc, ARM/mem/ruby/protocol/MaskPredictorIndex.hh, ARM/mem/ruby/protocol/MaskPredictorTraining.cc, ARM/mem/ruby/protocol/MaskPredictorTraining.hh, ARM/mem/ruby/protocol/MaskPredictorType.cc, ARM/mem/ruby/protocol/MaskPredictorType.hh, ARM/mem/ruby/protocol/MemoryControlRequestType.cc, ARM/mem/ruby/protocol/MemoryControlRequestType.hh, ARM/mem/ruby/protocol/MemoryMsg.cc, ARM/mem/ruby/protocol/MemoryMsg.hh, ARM/mem/ruby/protocol/MemoryRequestType.cc, ARM/mem/ruby/protocol/MemoryRequestType.hh, ARM/mem/ruby/protocol/Memory_Controller.cc, ARM/mem/ruby/protocol/Memory_Controller.hh, ARM/mem/ruby/protocol/Memory_Controller.py, ARM/mem/ruby/protocol/Memory_Event.cc, ARM/mem/ruby/protocol/Memory_Event.hh, ARM/mem/ruby/protocol/Memory_RetryQueueEntry.cc, ARM/mem/ruby/protocol/Memory_RetryQueueEntry.hh, ARM/mem/ruby/protocol/Memory_State.cc, ARM/mem/ruby/protocol/Memory_State.hh, ARM/mem/ruby/protocol/Memory_TBE.cc, ARM/mem/ruby/protocol/Memory_TBE.hh, ARM/mem/ruby/protocol/Memory_Transitions.cc, ARM/mem/ruby/protocol/Memory_TriggerMsg.cc, ARM/mem/ruby/protocol/Memory_TriggerMsg.hh, ARM/mem/ruby/protocol/Memory_Wakeup.cc, ARM/mem/ruby/protocol/MessageSizeType.cc, ARM/mem/ruby/protocol/MessageSizeType.hh, ARM/mem/ruby/protocol/MiscNode_Controller.cc, ARM/mem/ruby/protocol/MiscNode_Controller.hh, ARM/mem/ruby/protocol/MiscNode_Controller.py, ARM/mem/ruby/protocol/MiscNode_Event.cc, ARM/mem/ruby/protocol/MiscNode_Event.hh, ARM/mem/ruby/protocol/MiscNode_RetryQueueEntry.cc, ARM/mem/ruby/protocol/MiscNode_RetryQueueEntry.hh, ARM/mem/ruby/protocol/MiscNode_RetryTriggerMsg.cc, ARM/mem/ruby/protocol/MiscNode_RetryTriggerMsg.hh, ARM/mem/ruby/protocol/MiscNode_State.cc, ARM/mem/ruby/protocol/MiscNode_State.hh, ARM/mem/ruby/protocol/MiscNode_TBE.cc, ARM/mem/ruby/protocol/MiscNode_TBE.hh, ARM/mem/ruby/protocol/MiscNode_Transitions.cc, ARM/mem/ruby/protocol/MiscNode_TriggerMsg.cc, ARM/mem/ruby/protocol/MiscNode_TriggerMsg.hh, ARM/mem/ruby/protocol/MiscNode_Wakeup.cc, ARM/mem/ruby/protocol/PrefetchBit.cc, ARM/mem/ruby/protocol/PrefetchBit.hh, ARM/mem/ruby/protocol/RequestStatus.cc, ARM/mem/ruby/protocol/RequestStatus.hh, ARM/mem/ruby/protocol/RubyAccessMode.cc, ARM/mem/ruby/protocol/RubyAccessMode.hh, ARM/mem/ruby/protocol/RubyRequestType.cc, ARM/mem/ruby/protocol/RubyRequestType.hh, ARM/mem/ruby/protocol/SequencerMsg.cc, ARM/mem/ruby/protocol/SequencerMsg.hh, ARM/mem/ruby/protocol/SequencerRequestType.cc, ARM/mem/ruby/protocol/SequencerRequestType.hh, ARM/mem/ruby/protocol/SequencerStatus.cc, ARM/mem/ruby/protocol/SequencerStatus.hh, ARM/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc, ARM/mem/ruby/protocol/SeriesRequestGeneratorStatus.hh, ARM/mem/ruby/protocol/TesterStatus.cc, ARM/mem/ruby/protocol/TesterStatus.hh, ARM/mem/ruby/protocol/TransitionResult.cc, ARM/mem/ruby/protocol/TransitionResult.hh, ARM/mem/ruby/protocol/Types.hh
 [     CXX] src/python/embedded.cc -> ARM/python/embedded.pyo
 [EMBED BLOB] src/python/importer.py, m5ImporterCode -> ARM/python/m5ImporterCode.cc, ARM/python/m5ImporterCode.hh
 [ DEFINES]  -> ARM/python/m5/defines.py
 [     CXX] src/python/importer.cc -> ARM/python/importer.pyo
 [     CXX] ARM/python/m5ImporterCode.cc -> .pyo
 [CONFIG H] HAVE_DEPRECATED_NAMESPACE, 1 -> ARM/config/have_deprecated_namespace.hh
 [     CXX] src/mem/htm.cc -> ARM/mem/htm.o
 [     CXX] src/mem/cache/tags/dueling.cc -> ARM/mem/cache/tags/dueling.o
 [    LINK]  -> ARM/gem5py
 [     CXX] src/mem/cache/compressors/encoders/huffman.cc -> ARM/mem/cache/compressors/encoders/huffman.o
 [EMBED PY] src/python/gem5/resources/client_api/atlasclient.py -> ARM/python/gem5/resources/client_api/atlasclient.py.cc
 [     CXX] ARM/python/gem5/resources/client_api/atlasclient.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CFI.cc
 [EMBED PY] src/sim/Workload.py -> ARM/sim/Workload.py.cc
 [     CXX] ARM/sim/Workload.py.cc -> .pyo
 [EMBED PY] src/dev/arm/Mpam.py -> ARM/dev/arm/Mpam.py.cc
 [     CXX] ARM/dev/arm/Mpam.py.cc -> .pyo
 [EMBED PY] src/dev/Platform.py -> ARM/dev/Platform.py.cc
 [     CXX] ARM/dev/Platform.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemChecker.hh
 [ TRACING]  -> ARM/debug/CachePort.hh
 [ TRACING]  -> ARM/debug/LLSC.hh
 [EMBED PY] src/hwacc/StreamDma.py -> ARM/hwacc/StreamDma.py.cc
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py -> ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc
 [     CXX] ARM/hwacc/StreamDma.py.cc -> .pyo
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/InvalidReg.hh
 [EMBED PY] src/dev/net/Ethernet.py -> ARM/dev/net/Ethernet.py.cc
 [     CXX] ARM/dev/net/Ethernet.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HMCController.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/slicc_interface/Controller.py -> ARM/mem/ruby/slicc_interface/Controller.py.cc
 [     CXX] ARM/mem/ruby/slicc_interface/Controller.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Event.hh
 [EMBED PY] src/learning_gem5/part2/SimpleCache.py -> ARM/learning_gem5/part2/SimpleCache.py.cc
 [     CXX] ARM/learning_gem5/part2/SimpleCache.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/DRAMsim3.cc
 [EMBED PY] src/dev/serial/Uart.py -> ARM/dev/serial/Uart.py.cc
 [ TRACING]  -> ARM/debug/DRAMsim3.hh
 [     CXX] ARM/dev/serial/Uart.py.cc -> .pyo
 [     CXX] ARM/debug/DRAMsim3.cc -> .o
 [EMBED PY] src/mem/probes/MemTraceProbe.py -> ARM/mem/probes/MemTraceProbe.py.cc
 [EMBED PY] src/python/gem5/components/processors/spatter_gen/__init__.py -> ARM/python/gem5/components/processors/spatter_gen/__init__.py.cc
 [     CXX] ARM/mem/probes/MemTraceProbe.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/looppoint.py -> ARM/python/gem5/resources/looppoint.py.cc
 [     CXX] ARM/python/gem5/resources/looppoint.py.cc -> .pyo
 [    INFO] COPYING, LICENSE, README.md -> ARM/python/m5/info.py
 [EMBED PY] ARM/python/m5/info.py -> .cc
 [     CXX] ARM/python/m5/info.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/__init__.py -> ARM/python/gem5/components/processors/__init__.py.cc
 [     CXX] ARM/python/gem5/components/processors/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/__init__.py -> ARM/python/gem5/components/cachehierarchies/classic/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheComp.hh
 [EMBED PY] src/dev/virtio/VirtIOConsole.py -> ARM/dev/virtio/VirtIOConsole.py.cc
 [EMBED PY] src/python/importer.py -> ARM/python/importer.py.cc
 [     CXX] ARM/python/importer.py.cc -> .pyo
 [     CXX] ARM/dev/virtio/VirtIOConsole.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/system/Sequencer.py -> ARM/mem/ruby/system/Sequencer.py.cc
 [     CXX] ARM/mem/ruby/system/Sequencer.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/QOS.hh
 [ TRACING]  -> ARM/debug/PortTrace.cc
 [EMBED PY] src/dev/arm/UFSHostDevice.py -> ARM/dev/arm/UFSHostDevice.py.cc
 [     CXX] ARM/dev/arm/UFSHostDevice.py.cc -> .pyo
 [EMBED PY] src/mem/SerialLink.py -> ARM/mem/SerialLink.py.cc
 [     CXX] ARM/mem/SerialLink.py.cc -> .pyo
 [     CXX] ARM/mem/SerialLink.py.cc -> .o
 [EMBED PY] src/python/gem5/utils/progress_bar.py -> ARM/python/gem5/utils/progress_bar.py.cc
 [     CXX] ARM/python/gem5/utils/progress_bar.py.cc -> .pyo
 [EMBED PY] src/mem/AddrMapper.py -> ARM/mem/AddrMapper.py.cc
 [     CXX] ARM/mem/AddrMapper.py.cc -> .pyo
 [     CXX] ARM/mem/AddrMapper.py.cc -> .o
 [EMBED PY] src/python/m5/util/attrdict.py -> ARM/python/m5/util/attrdict.py.cc
 [     CXX] ARM/python/m5/util/attrdict.py.cc -> .pyo
 [EMBED PY] src/mem/cache/compressors/Compressors.py -> ARM/mem/cache/compressors/Compressors.py.cc
 [     CXX] ARM/mem/cache/compressors/Compressors.py.cc -> .pyo
 [     CXX] ARM/mem/cache/compressors/Compressors.py.cc -> .o
 [ TRACING]  -> ARM/debug/MSHR.cc
 [EMBED PY] src/python/m5/ext/pystats/group.py -> ARM/python/m5/ext/pystats/group.py.cc
 [     CXX] ARM/python/m5/ext/pystats/group.py.cc -> .pyo
 [EMBED PY] src/python/m5/debug.py -> ARM/python/m5/debug.py.cc
 [     CXX] ARM/python/m5/debug.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/XBar.hh
 [EMBED PY] src/sim/PowerDomain.py -> ARM/sim/PowerDomain.py.cc
 [     CXX] ARM/sim/PowerDomain.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/experimental/__init__.py -> ARM/python/gem5/components/boards/experimental/__init__.py.cc
 [     CXX] ARM/python/gem5/components/boards/experimental/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/fault_model/FaultModel.py -> ARM/mem/ruby/network/fault_model/FaultModel.py.cc
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py -> ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc
 [     CXX] ARM/mem/ruby/network/fault_model/FaultModel.py.cc -> .pyo
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/abstract_memory_system.py -> ARM/python/gem5/components/memory/abstract_memory_system.py.cc
 [     CXX] ARM/python/gem5/components/memory/abstract_memory_system.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Cache.cc
 [ TRACING]  -> ARM/debug/MemCtrl.hh
 [ TRACING]  -> ARM/debug/MemCheckerMonitor.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l2cache.py -> ARM/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .pyo
 [EMBED PY] src/learning_gem5/part2/SimpleMemobj.py -> ARM/learning_gem5/part2/SimpleMemobj.py.cc
 [     CXX] ARM/learning_gem5/part2/SimpleMemobj.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/traffic_gen/TrafficGen.py -> ARM/cpu/testers/traffic_gen/TrafficGen.py.cc
 [     CXX] ARM/cpu/testers/traffic_gen/TrafficGen.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/garnet/GarnetLink.py -> ARM/mem/ruby/network/garnet/GarnetLink.py.cc
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr5.py -> ARM/python/gem5/components/memory/dram_interfaces/ddr5.py.cc
 [     CXX] ARM/mem/ruby/network/garnet/GarnetLink.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr5.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/spatter_gen/SpatterGen.py -> ARM/cpu/testers/spatter_gen/SpatterGen.py.cc
 [     CXX] ARM/cpu/testers/spatter_gen/SpatterGen.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/TokenPort.cc
 [ TRACING]  -> ARM/debug/SerialLink.hh
 [EMBED PY] src/arch/generic/BaseMMU.py -> ARM/arch/generic/BaseMMU.py.cc
 [     CXX] ARM/arch/generic/BaseMMU.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/client_api/jsonclient.py -> ARM/python/gem5/resources/client_api/jsonclient.py.cc
 [     CXX] ARM/python/gem5/resources/client_api/jsonclient.py.cc -> .pyo
 [EMBED PY] src/dev/pci/PciDevice.py -> ARM/dev/pci/PciDevice.py.cc
 [     CXX] ARM/dev/pci/PciDevice.py.cc -> .pyo
 [EMBED PY] src/mem/cache/prefetch/Prefetcher.py -> ARM/mem/cache/prefetch/Prefetcher.py.cc
 [     CXX] ARM/mem/cache/prefetch/Prefetcher.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/structures/RubyPrefetcher.py -> ARM/mem/ruby/structures/RubyPrefetcher.py.cc
 [     CXX] ARM/mem/ruby/structures/RubyPrefetcher.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/base_cpu_processor.py -> ARM/python/gem5/components/processors/base_cpu_processor.py.cc
 [     CXX] ARM/python/gem5/components/processors/base_cpu_processor.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/AtomicSimpleCPU.py -> ARM/cpu/simple/AtomicSimpleCPU.py.cc
 [EMBED PY] src/python/gem5/utils/multiprocessing/_command_line.py -> ARM/python/gem5/utils/multiprocessing/_command_line.py.cc
 [     CXX] ARM/cpu/simple/AtomicSimpleCPU.py.cc -> .pyo
 [     CXX] ARM/python/gem5/utils/multiprocessing/_command_line.py.cc -> .pyo
 [EMBED PY] src/dev/arm/css/Scp.py -> ARM/dev/arm/css/Scp.py.cc
 [     CXX] ARM/dev/arm/css/Scp.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/directory.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .pyo
 [EMBED PY] src/systemc/Tlm.py -> ARM/systemc/Tlm.py.cc
 [     CXX] ARM/systemc/Tlm.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/probe/ElasticTrace.py -> ARM/cpu/o3/probe/ElasticTrace.py.cc
 [     CXX] ARM/cpu/o3/probe/ElasticTrace.py.cc -> .pyo
 [EMBED PY] src/sim/power/PowerModel.py -> ARM/sim/power/PowerModel.py.cc
 [     CXX] ARM/sim/power/PowerModel.py.cc -> .pyo
 [EMBED PY] src/hwacc/InstConfig.py -> ARM/hwacc/InstConfig.py.cc
 [     CXX] ARM/hwacc/InstConfig.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/probes/SimPoint.py -> ARM/cpu/simple/probes/SimPoint.py.cc
 [     CXX] ARM/cpu/simple/probes/SimPoint.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/simple/SimpleLink.py -> ARM/mem/ruby/network/simple/SimpleLink.py.cc
 [     CXX] ARM/mem/ruby/network/simple/SimpleLink.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/probe/SimpleTrace.py -> ARM/cpu/o3/probe/SimpleTrace.py.cc
 [     CXX] ARM/cpu/o3/probe/SimpleTrace.py.cc -> .pyo
 [EMBED PY] src/python/gem5_default_config.py -> ARM/python/gem5_default_config.py.cc
 [     CXX] ARM/python/gem5_default_config.py.cc -> .pyo
 [EMBED PY] src/python/m5/stats/__init__.py -> ARM/python/m5/stats/__init__.py.cc
 [     CXX] ARM/python/m5/stats/__init__.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/PartitionPolicy.hh
 [EMBED PY] src/python/m5/ext/pystats/serializable_stat.py -> ARM/python/m5/ext/pystats/serializable_stat.py.cc
 [     CXX] ARM/python/m5/ext/pystats/serializable_stat.py.cc -> .pyo
 [EMBED PY] src/python/gem5/coherence_protocol.py -> ARM/python/gem5/coherence_protocol.py.cc
 [EMBED PY] src/mem/cache/tags/Tags.py -> ARM/mem/cache/tags/Tags.py.cc
 [     CXX] ARM/python/gem5/coherence_protocol.py.cc -> .pyo
 [     CXX] ARM/mem/cache/tags/Tags.py.cc -> .o
 [     CXX] ARM/mem/cache/tags/Tags.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/test_board.py -> ARM/python/gem5/components/boards/test_board.py.cc
 [     CXX] ARM/python/gem5/components/boards/test_board.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CommMonitor.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheComp.cc
 [     CXX] ARM/debug/CacheComp.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/__init__.py -> ARM/python/gem5/components/boards/__init__.py.cc
 [EMBED PY] src/dev/Device.py -> ARM/dev/Device.py.cc
 [     CXX] ARM/python/gem5/components/boards/__init__.py.cc -> .pyo
 [     CXX] ARM/dev/Device.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/mem_mode.py -> ARM/python/gem5/components/boards/mem_mode.py.cc
 [     CXX] ARM/python/gem5/components/boards/mem_mode.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/DRAM.cc
 [ TRACING]  -> ARM/debug/LLSC.cc
 [EMBED PY] src/mem/probes/MemFootprintProbe.py -> ARM/mem/probes/MemFootprintProbe.py.cc
 [     CXX] ARM/debug/LLSC.cc -> .o
 [     CXX] ARM/mem/probes/MemFootprintProbe.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/__init__.py -> ARM/python/gem5/components/cachehierarchies/chi/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/SnoopFilter.cc
 [EMBED PY] src/mem/MemCtrl.py -> ARM/mem/MemCtrl.py.cc
 [     CXX] ARM/mem/MemCtrl.py.cc -> .o
 [     CXX] ARM/mem/MemCtrl.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/O3CPU.py -> ARM/cpu/o3/O3CPU.py.cc
 [     CXX] ARM/cpu/o3/O3CPU.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MSHR.hh
 [ TRACING]  -> ARM/debug/QOS.cc
 [     CXX] ARM/debug/MSHR.cc -> .o
 [     CXX] ARM/debug/QOS.cc -> .o
 [EMBED PY] src/hwacc/RegisterBank.py -> ARM/hwacc/RegisterBank.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc
 [     CXX] ARM/hwacc/RegisterBank.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/cpu/trace/TraceCPU.py -> ARM/cpu/trace/TraceCPU.py.cc
 [     CXX] ARM/cpu/trace/TraceCPU.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/multidict.py -> ARM/python/m5/util/multidict.py.cc
 [     CXX] ARM/python/m5/util/multidict.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/single_channel.py -> ARM/python/gem5/components/memory/single_channel.py.cc
 [     CXX] ARM/python/gem5/components/memory/single_channel.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/traffic_gen/PyTrafficGen.py -> ARM/cpu/testers/traffic_gen/PyTrafficGen.py.cc
 [     CXX] ARM/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/cpu_types.py -> ARM/python/gem5/components/processors/cpu_types.py.cc
 [     CXX] ARM/python/gem5/components/processors/cpu_types.py.cc -> .pyo
 [EMBED PY] src/dev/arm/SMMUv3.py -> ARM/dev/arm/SMMUv3.py.cc
 [     CXX] ARM/dev/arm/SMMUv3.py.cc -> .pyo
 [EMBED PY] src/python/m5/event.py -> ARM/python/m5/event.py.cc
 [ TRACING]  -> ARM/debug/SysBridge.cc
 [     CXX] ARM/python/m5/event.py.cc -> .pyo
 [EMBED PY] src/mem/HMCController.py -> ARM/mem/HMCController.py.cc
 [     CXX] ARM/mem/HMCController.py.cc -> .pyo
 [     CXX] ARM/mem/HMCController.py.cc -> .o
 [ TRACING]  -> ARM/debug/CacheVerbose.hh
 [EMBED PY] src/python/gem5/components/processors/abstract_generator.py -> ARM/python/gem5/components/processors/abstract_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/abstract_generator.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/TokenPort.hh
 [     CXX] ARM/debug/TokenPort.cc -> .o
 [EMBED PY] src/python/gem5/__init__.py -> ARM/python/gem5/__init__.py.cc
 [     CXX] ARM/python/gem5/__init__.py.cc -> .pyo
 [EMBED PY] src/dev/virtio/VirtIORng.py -> ARM/dev/virtio/VirtIORng.py.cc
 [     CXX] ARM/dev/virtio/VirtIORng.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/simple_switchable_processor.py -> ARM/python/gem5/components/processors/simple_switchable_processor.py.cc
 [EMBED PY] src/cpu/kvm/KvmVM.py -> ARM/cpu/kvm/KvmVM.py.cc
 [     CXX] ARM/python/gem5/components/processors/simple_switchable_processor.py.cc -> .pyo
 [     CXX] ARM/cpu/kvm/KvmVM.py.cc -> .pyo
 [EMBED PY] ARM/python/m5/defines.py -> .cc
 [     CXX] ARM/python/m5/defines.py.cc -> .pyo
 [EMBED PY] src/hwacc/InstOpCodes.py -> ARM/hwacc/InstOpCodes.py.cc
 [ TRACING]  -> ARM/debug/PacketQueue.cc
 [     CXX] ARM/hwacc/InstOpCodes.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/wideio.py -> ARM/python/gem5/components/memory/dram_interfaces/wideio.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Drain.hh
 [EMBED PY] src/hwacc/SALAMPowerModel.py -> ARM/hwacc/SALAMPowerModel.py.cc
 [     CXX] ARM/hwacc/SALAMPowerModel.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmCPU.py -> ARM/arch/arm/ArmCPU.py.cc
 [     CXX] ARM/arch/arm/ArmCPU.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .pyo
 [EMBED PY] src/dev/arm/EnergyCtrl.py -> ARM/dev/arm/EnergyCtrl.py.cc
 [     CXX] ARM/dev/arm/EnergyCtrl.py.cc -> .pyo
 [EMBED PY] src/python/m5/__init__.py -> ARM/python/m5/__init__.py.cc
 [     CXX] ARM/python/m5/__init__.py.cc -> .pyo
 [EMBED PY] src/cpu/InstPBTrace.py -> ARM/cpu/InstPBTrace.py.cc
 [     CXX] ARM/cpu/InstPBTrace.py.cc -> .pyo
 [EMBED PY] src/dev/qemu/QemuFwCfg.py -> ARM/dev/qemu/QemuFwCfg.py.cc
 [     CXX] ARM/dev/qemu/QemuFwCfg.py.cc -> .pyo
 [EMBED PY] src/sim/RedirectPath.py -> ARM/sim/RedirectPath.py.cc
 [     CXX] ARM/sim/RedirectPath.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/random_generator.py -> ARM/python/gem5/components/processors/random_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/random_generator.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheTags.cc
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr5.py -> ARM/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .pyo
 [EMBED PY] src/cpu/CpuCluster.py -> ARM/cpu/CpuCluster.py.cc
 [     CXX] ARM/cpu/CpuCluster.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/resource.py -> ARM/python/gem5/resources/resource.py.cc
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/__init__.py -> ARM/python/gem5/prebuilt/riscvmatched/__init__.py.cc
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/__init__.py.cc -> .pyo
 [     CXX] ARM/python/gem5/resources/resource.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/PacketQueue.hh
 [     CXX] ARM/debug/PacketQueue.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/__init__.py -> ARM/python/gem5/components/memory/__init__.py.cc
 [     CXX] ARM/python/gem5/components/memory/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/jsonloader.py -> ARM/python/m5/ext/pystats/jsonloader.py.cc
 [     CXX] ARM/python/m5/ext/pystats/jsonloader.py.cc -> .pyo
 [EMBED PY] src/mem/DRAMInterface.py -> ARM/mem/DRAMInterface.py.cc
 [     CXX] ARM/mem/DRAMInterface.py.cc -> .o
 [     CXX] ARM/mem/DRAMInterface.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/convert.py -> ARM/python/m5/util/convert.py.cc
 [     CXX] ARM/python/m5/util/convert.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l1icache.py -> ARM/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .pyo
 [EMBED PY] src/cpu/probes/PcCountTracker.py -> ARM/cpu/probes/PcCountTracker.py.cc
 [     CXX] ARM/cpu/probes/PcCountTracker.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc -> .pyo
 [EMBED PY] src/python/m5/core.py -> ARM/python/m5/core.py.cc
 [     CXX] ARM/python/m5/core.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmSeWorkload.py -> ARM/arch/arm/ArmSeWorkload.py.cc
 [     CXX] ARM/arch/arm/ArmSeWorkload.py.cc -> .pyo
 [EMBED PY] src/sim/probe/Probe.py -> ARM/sim/probe/Probe.py.cc
 [     CXX] ARM/sim/probe/Probe.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HWPrefetch.hh
 [ TRACING]  -> ARM/debug/SnoopFilter.hh
 [     CXX] ARM/debug/SnoopFilter.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/simple_processor.py -> ARM/python/gem5/components/processors/simple_processor.py.cc
 [EMBED PY] src/python/m5/internal/__init__.py -> ARM/python/m5/internal/__init__.py.cc
 [     CXX] ARM/python/gem5/components/processors/simple_processor.py.cc -> .pyo
 [     CXX] ARM/python/m5/internal/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/simple.py -> ARM/python/gem5/components/memory/simple.py.cc
 [     CXX] ARM/python/gem5/components/memory/simple.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multiprocessing/__init__.py -> ARM/python/gem5/utils/multiprocessing/__init__.py.cc
 [     CXX] ARM/python/gem5/utils/multiprocessing/__init__.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/BaseTimingSimpleCPU.py -> ARM/cpu/simple/BaseTimingSimpleCPU.py.cc
 [     CXX] ARM/cpu/simple/BaseTimingSimpleCPU.py.cc -> .pyo
 [EMBED PY] src/dev/arm/VirtIOMMIO.py -> ARM/dev/arm/VirtIOMMIO.py.cc
 [     CXX] ARM/dev/arm/VirtIOMMIO.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/SysBridge.hh
 [EMBED PY] ARM/mem/ruby/protocol/MiscNode_Controller.py -> .cc
 [     CXX] ARM/debug/SysBridge.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Controller.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/client_api/client_query.py -> ARM/python/gem5/resources/client_api/client_query.py.cc
 [     CXX] ARM/python/gem5/resources/client_api/client_query.py.cc -> .pyo
 [EMBED PY] src/dev/pci/CopyEngine.py -> ARM/dev/pci/CopyEngine.py.cc
 [     CXX] ARM/dev/pci/CopyEngine.py.cc -> .pyo
 [EMBED PY] src/dev/arm/RealView.py -> ARM/dev/arm/RealView.py.cc
 [     CXX] ARM/dev/arm/RealView.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/structures/RubyCache.py -> ARM/mem/ruby/structures/RubyCache.py.cc
 [     CXX] ARM/mem/ruby/structures/RubyCache.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/SerialLink.cc
 [     CXX] ARM/debug/SerialLink.cc -> .o
 [EMBED PY] src/python/m5/ext/pystats/__init__.py -> ARM/python/m5/ext/pystats/__init__.py.cc
 [     CXX] ARM/python/m5/ext/pystats/__init__.py.cc -> .pyo
 [EMBED PY] src/sim/DVFSHandler.py -> ARM/sim/DVFSHandler.py.cc
 [     CXX] ARM/sim/DVFSHandler.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/NVM.hh
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/__init__.py -> ARM/python/gem5/components/memory/dram_interfaces/__init__.py.cc
 [EMBED PY] src/python/gem5/components/processors/gups_generator_core.py -> ARM/python/gem5/components/processors/gups_generator_core.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/processors/gups_generator_core.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/abstract_generator_core.py -> ARM/python/gem5/components/processors/abstract_generator_core.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc
 [     CXX] ARM/python/gem5/components/processors/abstract_generator_core.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmPMU.py -> ARM/arch/arm/ArmPMU.py.cc
 [EMBED PY] src/sim/InstTracer.py -> ARM/sim/InstTracer.py.cc
 [     CXX] ARM/arch/arm/ArmPMU.py.cc -> .pyo
 [     CXX] ARM/sim/InstTracer.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/BaseNonCachingSimpleCPU.py -> ARM/cpu/simple/BaseNonCachingSimpleCPU.py.cc
 [ TRACING]  -> ARM/debug/DRAM.hh
 [     CXX] ARM/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .pyo
 [     CXX] ARM/debug/DRAM.cc -> .o
 [EMBED PY] src/arch/arm/ArmDecoder.py -> ARM/arch/arm/ArmDecoder.py.cc
 [EMBED PY] src/python/m5/util/pybind.py -> ARM/python/m5/util/pybind.py.cc
 [     CXX] ARM/arch/arm/ArmDecoder.py.cc -> .pyo
 [     CXX] ARM/python/m5/util/pybind.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/mem/MemDelay.py -> ARM/mem/MemDelay.py.cc
 [     CXX] ARM/mem/MemDelay.py.cc -> .o
 [     CXX] ARM/mem/MemDelay.py.cc -> .pyo
 [EMBED PY] src/python/m5/objects/__init__.py -> ARM/python/m5/objects/__init__.py.cc
 [     CXX] ARM/python/m5/objects/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/simulate/exit_event.py -> ARM/python/gem5/simulate/exit_event.py.cc
 [     CXX] ARM/python/gem5/simulate/exit_event.py.cc -> .pyo
 [EMBED PY] src/systemc/core/SystemC.py -> ARM/systemc/core/SystemC.py.cc
 [     CXX] ARM/systemc/core/SystemC.py.cc -> .pyo
 [EMBED PY] src/arch/generic/BaseSemihosting.py -> ARM/arch/generic/BaseSemihosting.py.cc
 [     CXX] ARM/arch/generic/BaseSemihosting.py.cc -> .pyo
 [EMBED PY] src/mem/cache/replacement_policies/ReplacementPolicies.py -> ARM/mem/cache/replacement_policies/ReplacementPolicies.py.cc
 [     CXX] ARM/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .pyo
 [EMBED PY] src/mem/HBMCtrl.py -> ARM/mem/HBMCtrl.py.cc
 [     CXX] ARM/mem/HBMCtrl.py.cc -> .pyo
 [     CXX] ARM/mem/HBMCtrl.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/memtest/MemTest.py -> ARM/cpu/testers/memtest/MemTest.py.cc
 [     CXX] ARM/cpu/testers/memtest/MemTest.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .pyo
 [EMBED PY] src/python/m5/main.py -> ARM/python/m5/main.py.cc
 [     CXX] ARM/python/m5/main.py.cc -> .pyo
 [EMBED PY] src/hwacc/CommInterface.py -> ARM/hwacc/CommInterface.py.cc
 [     CXX] ARM/hwacc/CommInterface.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/fdthelper.py -> ARM/python/m5/util/fdthelper.py.cc
 [     CXX] ARM/python/m5/util/fdthelper.py.cc -> .pyo
 [EMBED PY] src/dev/arm/NoMali.py -> ARM/dev/arm/NoMali.py.cc
 [     CXX] ARM/dev/arm/NoMali.py.cc -> .pyo
 [EMBED PY] src/mem/Bridge.py -> ARM/mem/Bridge.py.cc
 [     CXX] ARM/mem/Bridge.py.cc -> .pyo
 [     CXX] ARM/mem/Bridge.py.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/complex_generator.py -> ARM/python/gem5/components/processors/complex_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/complex_generator.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmISA.py -> ARM/arch/arm/ArmISA.py.cc
 [     CXX] ARM/arch/arm/ArmISA.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/Network.py -> ARM/mem/ruby/network/Network.py.cc
 [     CXX] ARM/mem/ruby/network/Network.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/BaseAtomicSimpleCPU.py -> ARM/cpu/simple/BaseAtomicSimpleCPU.py.cc
 [     CXX] ARM/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/NoncoherentXBar.cc
 [EMBED PY] src/python/gem5/components/processors/spatter_gen/spatter_kernel.py -> ARM/python/gem5/components/processors/spatter_gen/spatter_kernel.py.cc
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_kernel.py.cc -> .pyo
 [EMBED PY] src/mem/CommMonitor.py -> ARM/mem/CommMonitor.py.cc
 [     CXX] ARM/mem/CommMonitor.py.cc -> .pyo
 [     CXX] ARM/mem/CommMonitor.py.cc -> .o
 [EMBED PY] src/python/m5/stats/gem5stats.py -> ARM/python/m5/stats/gem5stats.py.cc
 [     CXX] ARM/python/m5/stats/gem5stats.py.cc -> .pyo
 [EMBED PY] src/mem/HeteroMemCtrl.py -> ARM/mem/HeteroMemCtrl.py.cc
 [     CXX] ARM/mem/HeteroMemCtrl.py.cc -> .o
 [     CXX] ARM/mem/HeteroMemCtrl.py.cc -> .pyo
 [EMBED PY] src/python/m5/simulate.py -> ARM/python/m5/simulate.py.cc
 [ TRACING]  -> ARM/debug/BaseXBar.cc
 [     CXX] ARM/python/m5/simulate.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/BaseXBar.hh
 [     CXX] ARM/debug/BaseXBar.cc -> .o
 [EMBED PY] src/arch/generic/InstDecoder.py -> ARM/arch/generic/InstDecoder.py.cc
 [     CXX] ARM/arch/generic/InstDecoder.py.cc -> .pyo
 [EMBED PY] src/hwacc/SimulatorConfig.py -> ARM/hwacc/SimulatorConfig.py.cc
 [     CXX] ARM/hwacc/SimulatorConfig.py.cc -> .pyo
 [EMBED PY] src/dev/ResetPort.py -> ARM/dev/ResetPort.py.cc
 [     CXX] ARM/dev/ResetPort.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/DRAMState.cc
 [EMBED PY] src/python/gem5/resources/downloader.py -> ARM/python/gem5/resources/downloader.py.cc
 [     CXX] ARM/python/gem5/resources/downloader.py.cc -> .pyo
 [EMBED PY] src/cpu/kvm/BaseKvmCPU.py -> ARM/cpu/kvm/BaseKvmCPU.py.cc
 [     CXX] ARM/cpu/kvm/BaseKvmCPU.py.cc -> .pyo
 [EMBED PY] src/hwacc/FunctionalUnits.py -> ARM/hwacc/FunctionalUnits.py.cc
 [     CXX] ARM/hwacc/FunctionalUnits.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/sim/ClockedObject.py -> ARM/sim/ClockedObject.py.cc
 [     CXX] ARM/sim/ClockedObject.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/switchable_processor.py -> ARM/python/gem5/components/processors/switchable_processor.py.cc
 [     CXX] ARM/python/gem5/components/processors/switchable_processor.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc
 [EMBED PY] src/cpu/o3/FUPool.py -> ARM/cpu/o3/FUPool.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .pyo
 [     CXX] ARM/cpu/o3/FUPool.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmFsWorkload.py -> ARM/arch/arm/ArmFsWorkload.py.cc
 [     CXX] ARM/arch/arm/ArmFsWorkload.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/timeconversion.py -> ARM/python/m5/ext/pystats/timeconversion.py.cc
 [     CXX] ARM/python/m5/ext/pystats/timeconversion.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/traffic_gen/GUPSGen.py -> ARM/cpu/testers/traffic_gen/GUPSGen.py.cc
 [     CXX] ARM/cpu/testers/traffic_gen/GUPSGen.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheRepl.hh
 [EMBED PY] src/python/gem5/prebuilt/demo/x86_demo_board.py -> ARM/python/gem5/prebuilt/demo/x86_demo_board.py.cc
 [     CXX] ARM/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .pyo
 [EMBED PY] src/base/Graphics.py -> ARM/base/Graphics.py.cc
 [EMBED PY] src/arch/arm/ArmSystem.py -> ARM/arch/arm/ArmSystem.py.cc
 [     CXX] ARM/base/Graphics.py.cc -> .pyo
 [     CXX] ARM/arch/arm/ArmSystem.py.cc -> .pyo
 [EMBED PY] src/hwacc/ComputeUnit.py -> ARM/hwacc/ComputeUnit.py.cc
 [     CXX] ARM/hwacc/ComputeUnit.py.cc -> .pyo
 [EMBED PY] src/python/gem5/simulate/exit_event_generators.py -> ARM/python/gem5/simulate/exit_event_generators.py.cc
 [     CXX] ARM/python/gem5/simulate/exit_event_generators.py.cc -> .pyo
 [EMBED PY] src/dev/ps2/PS2.py -> ARM/dev/ps2/PS2.py.cc
 [ TRACING]  -> ARM/debug/CFI.hh
 [     CXX] ARM/dev/ps2/PS2.py.cc -> .pyo
 [     CXX] ARM/debug/CFI.cc -> .o
 [EMBED PY] src/python/gem5/utils/requires.py -> ARM/python/gem5/utils/requires.py.cc
 [     CXX] ARM/python/gem5/utils/requires.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .pyo
 [EMBED PY] src/cpu/FuncUnit.py -> ARM/cpu/FuncUnit.py.cc
 [     CXX] ARM/cpu/FuncUnit.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multisim/__init__.py -> ARM/python/gem5/utils/multisim/__init__.py.cc
 [     CXX] ARM/python/gem5/utils/multisim/__init__.py.cc -> .pyo
 [EMBED PY] src/python/m5/citations.py -> ARM/python/m5/citations.py.cc
 [     CXX] ARM/python/m5/citations.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheVerbose.cc
 [     CXX] ARM/debug/CacheVerbose.cc -> .o
 [EMBED PY] src/mem/MemInterface.py -> ARM/mem/MemInterface.py.cc
 [EMBED PY] src/dev/arm/Gic.py -> ARM/dev/arm/Gic.py.cc
 [     CXX] ARM/mem/MemInterface.py.cc -> .pyo
 [     CXX] ARM/dev/arm/Gic.py.cc -> .pyo
 [     CXX] ARM/mem/MemInterface.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr4.py -> ARM/python/gem5/components/memory/dram_interfaces/ddr4.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HtmMem.cc
 [ TRACING]  -> ARM/debug/HtmMem.hh
 [EMBED PY] src/python/m5/ext/pystats/abstract_stat.py -> ARM/python/m5/ext/pystats/abstract_stat.py.cc
 [     CXX] ARM/debug/HtmMem.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/abstract_stat.py.cc -> .pyo
 [EMBED PY] src/base/filters/BloomFilters.py -> ARM/base/filters/BloomFilters.py.cc
 [     CXX] ARM/base/filters/BloomFilters.py.cc -> .pyo
 [EMBED PY] src/mem/ExternalMaster.py -> ARM/mem/ExternalMaster.py.cc
 [     CXX] ARM/mem/ExternalMaster.py.cc -> .o
 [     CXX] ARM/mem/ExternalMaster.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/arm_board.py -> ARM/python/gem5/components/boards/arm_board.py.cc
 [     CXX] ARM/python/gem5/components/boards/arm_board.py.cc -> .pyo
 [EMBED PY] src/hwacc/CycleCounts.py -> ARM/hwacc/CycleCounts.py.cc
 [     CXX] ARM/hwacc/CycleCounts.py.cc -> .pyo
 [EMBED PY] src/mem/AbstractMemory.py -> ARM/mem/AbstractMemory.py.cc
 [     CXX] ARM/mem/AbstractMemory.py.cc -> .pyo
 [     CXX] ARM/mem/AbstractMemory.py.cc -> .o
 [ TRACING]  -> ARM/debug/CacheRepl.cc
 [     CXX] ARM/debug/CacheRepl.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .pyo
 [EMBED PY] src/dev/serial/Serial.py -> ARM/dev/serial/Serial.py.cc
 [     CXX] ARM/dev/serial/Serial.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/linear_generator.py -> ARM/python/gem5/components/processors/linear_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/linear_generator.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/garnet/GarnetNetwork.py -> ARM/mem/ruby/network/garnet/GarnetNetwork.py.cc
 [     CXX] ARM/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/gups_generator.py -> ARM/python/gem5/components/processors/gups_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/gups_generator.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemCheckerMonitor.hh
 [     CXX] ARM/debug/MemCheckerMonitor.cc -> .o
 [EMBED PY] src/sim/System.py -> ARM/sim/System.py.cc
 [     CXX] ARM/sim/System.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemoryAccess.hh
 [EMBED PY] src/python/m5/util/terminal.py -> ARM/python/m5/util/terminal.py.cc
 [EMBED PY] src/python/gem5/simulate/simulator.py -> ARM/python/gem5/simulate/simulator.py.cc
 [     CXX] ARM/python/m5/util/terminal.py.cc -> .pyo
 [     CXX] ARM/python/gem5/simulate/simulator.py.cc -> .pyo
 [EMBED PY] src/mem/qos/QoSTurnaround.py -> ARM/mem/qos/QoSTurnaround.py.cc
 [     CXX] ARM/mem/qos/QoSTurnaround.py.cc -> .pyo
 [EMBED PY] src/hwacc/LLVMInterface.py -> ARM/hwacc/LLVMInterface.py.cc
 [EMBED PY] src/python/m5/ext/pyfdt/__init__.py -> ARM/python/m5/ext/pyfdt/__init__.py.cc
 [     CXX] ARM/hwacc/LLVMInterface.py.cc -> .pyo
 [     CXX] ARM/python/m5/ext/pyfdt/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc -> .pyo
 [EMBED PY] src/cpu/TimingExpr.py -> ARM/cpu/TimingExpr.py.cc
 [EMBED PY] src/python/gem5/resources/client.py -> ARM/python/gem5/resources/client.py.cc
 [     CXX] ARM/cpu/TimingExpr.py.cc -> .pyo
 [     CXX] ARM/python/gem5/resources/client.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/experimental/lupv_board.py -> ARM/python/gem5/components/boards/experimental/lupv_board.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/boards/experimental/lupv_board.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/hmc.py -> ARM/python/gem5/components/memory/dram_interfaces/hmc.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Checkpoint.hh
 [EMBED PY] src/hwacc/AccCluster.py -> ARM/hwacc/AccCluster.py.cc
 [EMBED PY] src/learning_gem5/part2/SimpleObject.py -> ARM/learning_gem5/part2/SimpleObject.py.cc
 [     CXX] ARM/hwacc/AccCluster.py.cc -> .pyo
 [     CXX] ARM/learning_gem5/part2/SimpleObject.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/client_api/abstract_client.py -> ARM/python/gem5/resources/client_api/abstract_client.py.cc
 [     CXX] ARM/python/gem5/resources/client_api/abstract_client.py.cc -> .pyo
 [EMBED PY] src/mem/qos/QoSMemSinkInterface.py -> ARM/mem/qos/QoSMemSinkInterface.py.cc
 [ TRACING]  -> ARM/debug/DRAMState.hh
 [     CXX] ARM/mem/qos/QoSMemSinkInterface.py.cc -> .pyo
 [     CXX] ARM/debug/DRAMState.cc -> .o
 [EMBED PY] src/dev/arm/css/MHU.py -> ARM/dev/arm/css/MHU.py.cc
 [     CXX] ARM/dev/arm/css/MHU.py.cc -> .pyo
 [EMBED PY] src/mem/ThreadBridge.py -> ARM/mem/ThreadBridge.py.cc
 [     CXX] ARM/mem/ThreadBridge.py.cc -> .pyo
 [     CXX] ARM/mem/ThreadBridge.py.cc -> .o
 [EMBED PY] src/sst/OutgoingRequestBridge.py -> ARM/sst/OutgoingRequestBridge.py.cc
 [     CXX] ARM/sst/OutgoingRequestBridge.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/hbm.py -> ARM/python/gem5/components/memory/hbm.py.cc
 [     CXX] ARM/python/gem5/components/memory/hbm.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_walk_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_walk_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_walk_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/strided_generator_core.py -> ARM/python/gem5/components/processors/strided_generator_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/strided_generator_core.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CacheAll.cc
 [ TRACING]  -> ARM/debug/CacheAll.hh
 [EMBED PY] src/python/gem5/prebuilt/demo/__init__.py -> ARM/python/gem5/prebuilt/demo/__init__.py.cc
 [     CXX] ARM/python/gem5/prebuilt/demo/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .pyo
 [EMBED PY] src/arch/arm/tracers/TarmacTrace.py -> ARM/arch/arm/tracers/TarmacTrace.py.cc
 [     CXX] ARM/arch/arm/tracers/TarmacTrace.py.cc -> .pyo
 [EMBED PY] src/dev/storage/DiskImage.py -> ARM/dev/storage/DiskImage.py.cc
 [     CXX] ARM/dev/storage/DiskImage.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/dot_writer_ruby.py -> ARM/python/m5/util/dot_writer_ruby.py.cc
 [     CXX] ARM/python/m5/util/dot_writer_ruby.py.cc -> .pyo
 [EMBED PY] src/sim/Process.py -> ARM/sim/Process.py.cc
 [     CXX] ARM/sim/Process.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/sim/power/ThermalDomain.py -> ARM/sim/power/ThermalDomain.py.cc
 [     CXX] ARM/sim/power/ThermalDomain.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/complex_generator_core.py -> ARM/python/gem5/components/processors/complex_generator_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/complex_generator_core.py.cc -> .pyo
 [EMBED PY] src/dev/BadDevice.py -> ARM/dev/BadDevice.py.cc
 [     CXX] ARM/dev/BadDevice.py.cc -> .pyo
 [EMBED PY] src/mem/NVMInterface.py -> ARM/mem/NVMInterface.py.cc
 [     CXX] ARM/mem/NVMInterface.py.cc -> .o
 [     CXX] ARM/mem/NVMInterface.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HWPrefetch.cc
 [     CXX] ARM/debug/HWPrefetch.cc -> .o
 [EMBED PY] src/dev/IntPin.py -> ARM/dev/IntPin.py.cc
 [EMBED PY] src/python/gem5/components/processors/base_cpu_core.py -> ARM/python/gem5/components/processors/base_cpu_core.py.cc
 [     CXX] ARM/dev/IntPin.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/processors/base_cpu_core.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/linear_generator_core.py -> ARM/python/gem5/components/processors/linear_generator_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/linear_generator_core.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc -> .pyo
 [EMBED PY] src/sim/Root.py -> ARM/sim/Root.py.cc
 [     CXX] ARM/sim/Root.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CoherentXBar.hh
 [EMBED PY] src/python/m5/ticks.py -> ARM/python/m5/ticks.py.cc
 [ TRACING]  -> ARM/debug/ExternalPort.hh
 [EMBED PY] src/dev/arm/AbstractNVM.py -> ARM/dev/arm/AbstractNVM.py.cc
 [EMBED PY] src/python/gem5/components/boards/x86_board.py -> ARM/python/gem5/components/boards/x86_board.py.cc
 [     CXX] ARM/python/m5/ticks.py.cc -> .pyo
 [     CXX] ARM/dev/arm/AbstractNVM.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/boards/x86_board.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmInterrupts.py -> ARM/arch/arm/ArmInterrupts.py.cc
 [     CXX] ARM/arch/arm/ArmInterrupts.py.cc -> .pyo
 [EMBED PY] src/cpu/StaticInstFlags.py -> ARM/cpu/StaticInstFlags.py.cc
 [     CXX] ARM/cpu/StaticInstFlags.py.cc -> .pyo
 [EMBED PY] src/cpu/minor/BaseMinorCPU.py -> ARM/cpu/minor/BaseMinorCPU.py.cc
 [     CXX] ARM/cpu/minor/BaseMinorCPU.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/structures/DirectoryMemory.py -> ARM/mem/ruby/structures/DirectoryMemory.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc
 [EMBED PY] src/python/gem5/components/__init__.py -> ARM/python/gem5/components/__init__.py.cc
 [     CXX] ARM/mem/ruby/structures/DirectoryMemory.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/MemChecker.py -> ARM/mem/MemChecker.py.cc
 [     CXX] ARM/mem/MemChecker.py.cc -> .o
 [     CXX] ARM/mem/MemChecker.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/__init__.py -> ARM/python/gem5/components/cachehierarchies/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/__init__.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/PartitionPolicy.cc
 [     CXX] ARM/debug/PartitionPolicy.cc -> .o
 [ TRACING]  -> ARM/debug/ExternalPort.cc
 [     CXX] ARM/debug/ExternalPort.cc -> .o
 [EMBED PY] src/python/m5/ext/pyfdt/pyfdt.py -> ARM/python/m5/ext/pyfdt/pyfdt.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/no_cache.py -> ARM/python/gem5/components/cachehierarchies/classic/no_cache.py.cc
 [     CXX] ARM/python/m5/ext/pyfdt/pyfdt.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/storagetype.py -> ARM/python/m5/ext/pystats/storagetype.py.cc
 [     CXX] ARM/python/m5/ext/pystats/storagetype.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/workload.py -> ARM/python/gem5/resources/workload.py.cc
 [     CXX] ARM/python/gem5/resources/workload.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmNativeTrace.py -> ARM/arch/arm/ArmNativeTrace.py.cc
 [     CXX] ARM/arch/arm/ArmNativeTrace.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/simple/SimpleNetwork.py -> ARM/mem/ruby/network/simple/SimpleNetwork.py.cc
 [ TRACING]  -> ARM/debug/AddrRanges.cc
 [     CXX] ARM/mem/ruby/network/simple/SimpleNetwork.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/StackDist.cc
 [EMBED PY] src/sim/VoltageDomain.py -> ARM/sim/VoltageDomain.py.cc
 [     CXX] ARM/sim/VoltageDomain.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/system/RubySystem.py -> ARM/mem/ruby/system/RubySystem.py.cc
 [     CXX] ARM/mem/ruby/system/RubySystem.py.cc -> .pyo
 [EMBED PY] src/cpu/CPUTracers.py -> ARM/cpu/CPUTracers.py.cc
 [     CXX] ARM/cpu/CPUTracers.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/DRAMPower.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/__init__.py -> ARM/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multisim/multisim.py -> ARM/python/gem5/utils/multisim/multisim.py.cc
 [     CXX] ARM/python/gem5/utils/multisim/multisim.py.cc -> .pyo
 [EMBED PY] src/python/m5/proxy.py -> ARM/python/m5/proxy.py.cc
 [     CXX] ARM/python/m5/proxy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/traffic_generator.py -> ARM/python/gem5/components/processors/traffic_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/traffic_generator.py.cc -> .pyo
 [EMBED PY] src/arch/generic/BaseISA.py -> ARM/arch/generic/BaseISA.py.cc
 [     CXX] ARM/arch/generic/BaseISA.py.cc -> .pyo
 [EMBED PY] src/python/m5/SimObject.py -> ARM/python/m5/SimObject.py.cc
 [     CXX] ARM/python/m5/SimObject.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/client_api/__init__.py -> ARM/python/gem5/resources/client_api/__init__.py.cc
 [     CXX] ARM/python/gem5/resources/client_api/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr3.py -> ARM/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .pyo
 [EMBED PY] src/dev/i2c/I2C.py -> ARM/dev/i2c/I2C.py.cc
 [EMBED PY] src/dev/arm/GenericTimer.py -> ARM/dev/arm/GenericTimer.py.cc
 [     CXX] ARM/dev/i2c/I2C.py.cc -> .pyo
 [EMBED PY] src/mem/cache/tags/indexing_policies/IndexingPolicies.py -> ARM/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc
 [     CXX] ARM/dev/arm/GenericTimer.py.cc -> .pyo
 [     CXX] ARM/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .o
 [     CXX] ARM/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .pyo
 [EMBED PY] src/cpu/CheckerCPU.py -> ARM/cpu/CheckerCPU.py.cc
 [     CXX] ARM/cpu/CheckerCPU.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .pyo
 [EMBED PY] src/mem/cache/tags/partitioning_policies/PartitioningPolicies.py -> ARM/mem/cache/tags/partitioning_policies/PartitioningPolicies.py.cc
 [     CXX] ARM/mem/cache/tags/partitioning_policies/PartitioningPolicies.py.cc -> .pyo
 [     CXX] ARM/mem/cache/tags/partitioning_policies/PartitioningPolicies.py.cc -> .o
 [EMBED PY] src/mem/CfiMemory.py -> ARM/mem/CfiMemory.py.cc
 [     CXX] ARM/mem/CfiMemory.py.cc -> .o
 [     CXX] ARM/mem/CfiMemory.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/TimingSimpleCPU.py -> ARM/cpu/simple/TimingSimpleCPU.py.cc
 [     CXX] ARM/cpu/simple/TimingSimpleCPU.py.cc -> .pyo
 [EMBED PY] src/sim/ClockDomain.py -> ARM/sim/ClockDomain.py.cc
 [     CXX] ARM/sim/ClockDomain.py.cc -> .pyo
 [EMBED PY] src/cpu/minor/MinorCPU.py -> ARM/cpu/minor/MinorCPU.py.cc
 [     CXX] ARM/cpu/minor/MinorCPU.py.cc -> .pyo
 [EMBED PY] src/hwacc/NoncoherentDma.py -> ARM/hwacc/NoncoherentDma.py.cc
 [     CXX] ARM/hwacc/NoncoherentDma.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/socks_ssl_context.py -> ARM/python/gem5/utils/socks_ssl_context.py.cc
 [     CXX] ARM/python/gem5/utils/socks_ssl_context.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/terminal_formatter.py -> ARM/python/m5/util/terminal_formatter.py.cc
 [     CXX] ARM/python/m5/util/terminal_formatter.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CoherentXBar.cc
 [     CXX] ARM/debug/CoherentXBar.cc -> .o
 [EMBED PY] src/python/gem5/simulate/__init__.py -> ARM/python/gem5/simulate/__init__.py.cc
 [EMBED PY] src/sim/SubSystem.py -> ARM/sim/SubSystem.py.cc
 [     CXX] ARM/python/gem5/simulate/__init__.py.cc -> .pyo
 [     CXX] ARM/sim/SubSystem.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MMU.cc
 [ TRACING]  -> ARM/debug/CacheTags.hh
 [EMBED PY] src/cpu/testers/traffic_gen/BaseTrafficGen.py -> ARM/cpu/testers/traffic_gen/BaseTrafficGen.py.cc
 [     CXX] ARM/debug/CacheTags.cc -> .o
 [     CXX] ARM/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/__init__.py -> ARM/python/gem5/resources/__init__.py.cc
 [     CXX] ARM/python/gem5/resources/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/qos/QoSMemSinkCtrl.py -> ARM/mem/qos/QoSMemSinkCtrl.py.cc
 [     CXX] ARM/mem/qos/QoSMemSinkCtrl.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/AddrRanges.hh
 [     CXX] ARM/debug/AddrRanges.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/hbm.py -> ARM/python/gem5/components/memory/dram_interfaces/hbm.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .pyo
 [EMBED PY] src/dev/arm/Doorbell.py -> ARM/dev/arm/Doorbell.py.cc
 [ TRACING]  -> ARM/debug/CachePort.cc
 [EMBED PY] src/python/m5/internal/params.py -> ARM/python/m5/internal/params.py.cc
 [     CXX] ARM/dev/arm/Doorbell.py.cc -> .pyo
 [     CXX] ARM/debug/CachePort.cc -> .o
 [     CXX] ARM/python/m5/internal/params.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/strided_generator.py -> ARM/python/gem5/components/processors/strided_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/strided_generator.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/override.py -> ARM/python/gem5/utils/override.py.cc
 [EMBED PY] src/mem/SysBridge.py -> ARM/mem/SysBridge.py.cc
 [     CXX] ARM/python/gem5/utils/override.py.cc -> .pyo
 [     CXX] ARM/mem/SysBridge.py.cc -> .pyo
 [     CXX] ARM/mem/SysBridge.py.cc -> .o
 [EMBED PY] src/dev/pci/PciHost.py -> ARM/dev/pci/PciHost.py.cc
 [     CXX] ARM/dev/pci/PciHost.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemChecker.cc
 [     CXX] ARM/debug/MemChecker.cc -> .o
 [EMBED PY] src/dev/arm/css/Scmi.py -> ARM/dev/arm/css/Scmi.py.cc
 [     CXX] ARM/dev/arm/css/Scmi.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/multi_channel.py -> ARM/python/gem5/components/memory/multi_channel.py.cc
 [     CXX] ARM/python/gem5/components/memory/multi_channel.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/sim/TickedObject.py -> ARM/sim/TickedObject.py.cc
 [     CXX] ARM/sim/TickedObject.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmSemihosting.py -> ARM/arch/arm/ArmSemihosting.py.cc
 [     CXX] ARM/arch/arm/ArmSemihosting.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/rubytest/RubyTester.py -> ARM/cpu/testers/rubytest/RubyTester.py.cc
 [     CXX] ARM/cpu/testers/rubytest/RubyTester.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/O3Checker.py -> ARM/cpu/o3/O3Checker.py.cc
 [     CXX] ARM/cpu/o3/O3Checker.py.cc -> .pyo
 [EMBED PY] src/hwacc/StreamBuffer.py -> ARM/hwacc/StreamBuffer.py.cc
 [     CXX] ARM/hwacc/StreamBuffer.py.cc -> .pyo
 [EMBED PY] ARM/mem/ruby/protocol/Cache_Controller.py -> .cc
 [     CXX] ARM/mem/ruby/protocol/Cache_Controller.py.cc -> .pyo
 [EMBED PY] src/mem/PortTerminator.py -> ARM/mem/PortTerminator.py.cc
 [ TRACING]  -> ARM/debug/Cache.hh
 [     CXX] ARM/mem/PortTerminator.py.cc -> .pyo
 [     CXX] ARM/debug/Cache.cc -> .o
 [     CXX] ARM/debug/CacheAll.cc -> .o
 [     CXX] ARM/mem/PortTerminator.py.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/abstract_processor.py -> ARM/python/gem5/components/processors/abstract_processor.py.cc
 [ TRACING]  -> ARM/debug/StackDist.hh
 [ TRACING]  -> ARM/debug/DRAMPower.hh
 [     CXX] ARM/python/gem5/components/processors/abstract_processor.py.cc -> .pyo
 [     CXX] ARM/debug/StackDist.cc -> .o
 [     CXX] ARM/debug/DRAMPower.cc -> .o
 [     CXX] src/mem/stack_dist_calc.cc -> ARM/mem/stack_dist_calc.o
 [EMBED PY] src/python/gem5/components/processors/simple_core.py -> ARM/python/gem5/components/processors/simple_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/simple_core.py.cc -> .pyo
 [EMBED PY] src/sim/power/MathExprPowerModel.py -> ARM/sim/power/MathExprPowerModel.py.cc
 [     CXX] ARM/sim/power/MathExprPowerModel.py.cc -> .pyo
 [EMBED PY] src/mem/qos/QoSMemCtrl.py -> ARM/mem/qos/QoSMemCtrl.py.cc
 [     CXX] ARM/mem/qos/QoSMemCtrl.py.cc -> .pyo
 [EMBED PY] src/python/m5/trace.py -> ARM/python/m5/trace.py.cc
 [     CXX] ARM/python/m5/trace.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/gups_generator_par.py -> ARM/python/gem5/components/processors/gups_generator_par.py.cc
 [ TRACING]  -> ARM/debug/NVM.cc
 [     CXX] ARM/python/gem5/components/processors/gups_generator_par.py.cc -> .pyo
 [     CXX] ARM/debug/NVM.cc -> .o
 [EMBED PY] src/python/gem5/utils/multiprocessing/popen_spawn_gem5.py -> ARM/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc
 [     CXX] ARM/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/PortTrace.hh
 [     CXX] ARM/debug/PortTrace.cc -> .o
 [EMBED PY] src/python/m5/util/dot_writer.py -> ARM/python/m5/util/dot_writer.py.cc
 [     CXX] ARM/python/m5/util/dot_writer.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/BaseO3CPU.py -> ARM/cpu/o3/BaseO3CPU.py.cc
 [     CXX] ARM/cpu/o3/BaseO3CPU.py.cc -> .pyo
 [EMBED PY] src/dev/storage/SimpleDisk.py -> ARM/dev/storage/SimpleDisk.py.cc
 [     CXX] ARM/dev/storage/SimpleDisk.py.cc -> .pyo
 [EMBED PY] src/systemc/python/systemc.py -> ARM/systemc/python/systemc.py.cc
 [EMBED PY] src/python/gem5/prebuilt/__init__.py -> ARM/python/gem5/prebuilt/__init__.py.cc
 [     CXX] ARM/systemc/python/systemc.py.cc -> .pyo
 [     CXX] ARM/python/gem5/prebuilt/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/__init__.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .pyo
 [EMBED PY] ARM/mem/ruby/protocol/Memory_Controller.py -> .cc
 [     CXX] ARM/mem/ruby/protocol/Memory_Controller.py.cc -> .pyo
 [EMBED PY] src/mem/SharedMemoryServer.py -> ARM/mem/SharedMemoryServer.py.cc
 [ TRACING]  -> ARM/debug/Vma.hh
 [     CXX] ARM/mem/SharedMemoryServer.py.cc -> .o
 [     CXX] ARM/mem/SharedMemoryServer.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/statistic.py -> ARM/python/m5/ext/pystats/statistic.py.cc
 [     CXX] ARM/python/m5/ext/pystats/statistic.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multisim/__main__.py -> ARM/python/gem5/utils/multisim/__main__.py.cc
 [     CXX] ARM/python/gem5/utils/multisim/__main__.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/NonCachingSimpleCPU.py -> ARM/cpu/simple/NonCachingSimpleCPU.py.cc
 [     CXX] ARM/cpu/simple/NonCachingSimpleCPU.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/DRAMSim2.cc
 [ TRACING]  -> ARM/debug/DRAMSim2.hh
 [     CXX] ARM/debug/DRAMSim2.cc -> .o
 [EMBED PY] src/arch/generic/BaseInterrupts.py -> ARM/arch/generic/BaseInterrupts.py.cc
 [     CXX] ARM/arch/generic/BaseInterrupts.py.cc -> .pyo
 [EMBED PY] src/mem/probes/StackDistProbe.py -> ARM/mem/probes/StackDistProbe.py.cc
 [     CXX] ARM/mem/probes/StackDistProbe.py.cc -> .pyo
 [EMBED PY] src/arch/generic/BaseTLB.py -> ARM/arch/generic/BaseTLB.py.cc
 [     CXX] ARM/arch/generic/BaseTLB.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MMU.hh
 [     CXX] ARM/debug/MMU.cc -> .o
 [     CXX] src/mem/page_table.cc -> ARM/mem/page_table.o
 [EMBED PY] src/dev/virtio/VirtIO.py -> ARM/dev/virtio/VirtIO.py.cc
 [     CXX] ARM/dev/virtio/VirtIO.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/se_binary_workload.py -> ARM/python/gem5/components/boards/se_binary_workload.py.cc
 [EMBED PY] src/python/gem5/components/boards/abstract_system_board.py -> ARM/python/gem5/components/boards/abstract_system_board.py.cc
 [     CXX] ARM/python/gem5/components/boards/se_binary_workload.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/boards/abstract_system_board.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/m5/params.py -> ARM/python/m5/params.py.cc
 [     CXX] ARM/python/m5/params.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/traffic_generator_core.py -> ARM/python/gem5/components/processors/traffic_generator_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/traffic_generator_core.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Bridge.hh
 [EMBED PY] src/python/gem5/resources/md5_utils.py -> ARM/python/gem5/resources/md5_utils.py.cc
 [     CXX] ARM/python/gem5/resources/md5_utils.py.cc -> .pyo
 [EMBED PY] src/mem/ExternalSlave.py -> ARM/mem/ExternalSlave.py.cc
 [EMBED PY] src/cpu/simple/BaseSimpleCPU.py -> ARM/cpu/simple/BaseSimpleCPU.py.cc
 [     CXX] ARM/cpu/simple/BaseSimpleCPU.py.cc -> .pyo
 [     CXX] ARM/mem/ExternalSlave.py.cc -> .pyo
 [     CXX] ARM/mem/ExternalSlave.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr3.py -> ARM/python/gem5/components/memory/dram_interfaces/ddr3.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .pyo
 [EMBED PY] src/cpu/BaseCPU.py -> ARM/cpu/BaseCPU.py.cc
 [     CXX] ARM/cpu/BaseCPU.py.cc -> .pyo
 [EMBED PY] src/base/vnc/Vnc.py -> ARM/base/vnc/Vnc.py.cc
 [     CXX] ARM/base/vnc/Vnc.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/ResponsePort.cc
 [EMBED PY] src/sim/power/ThermalModel.py -> ARM/sim/power/ThermalModel.py.cc
 [     CXX] ARM/sim/power/ThermalModel.py.cc -> .pyo
 [EMBED PY] src/mem/qos/QoSPolicy.py -> ARM/mem/qos/QoSPolicy.py.cc
 [     CXX] ARM/mem/qos/QoSPolicy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr2.py -> ARM/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Mwait.hh
 [EMBED PY] src/hwacc/HWStatistics.py -> ARM/hwacc/HWStatistics.py.cc
 [ TRACING]  -> ARM/debug/NoncoherentXBar.hh
 [     CXX] ARM/debug/NoncoherentXBar.cc -> .o
 [     CXX] ARM/hwacc/HWStatistics.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc -> .pyo
 [EMBED PY] src/dev/serial/Terminal.py -> ARM/dev/serial/Terminal.py.cc
 [     CXX] ARM/dev/serial/Terminal.py.cc -> .pyo
 [EMBED PY] src/dev/arm/FlashDevice.py -> ARM/dev/arm/FlashDevice.py.cc
 [     CXX] ARM/dev/arm/FlashDevice.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/__init__.py -> ARM/python/m5/ext/__init__.py.cc
 [     CXX] ARM/python/m5/ext/__init__.py.cc -> .pyo
 [EMBED PY] src/systemc/tlm_bridge/TlmBridge.py -> ARM/systemc/tlm_bridge/TlmBridge.py.cc
 [     CXX] ARM/systemc/tlm_bridge/TlmBridge.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HWPrefetchQueue.cc
 [ TRACING]  -> ARM/debug/HWPrefetchQueue.hh
 [     CXX] ARM/debug/HWPrefetchQueue.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/spatter_gen/spatter_generator_core.py -> ARM/python/gem5/components/processors/spatter_gen/spatter_generator_core.py.cc
 [EMBED PY] src/python/gem5/resources/elfie.py -> ARM/python/gem5/resources/elfie.py.cc
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_generator_core.py.cc -> .pyo
 [     CXX] ARM/python/gem5/resources/elfie.py.cc -> .pyo
 [EMBED PY] src/mem/probes/BaseMemProbe.py -> ARM/mem/probes/BaseMemProbe.py.cc
 [     CXX] ARM/mem/probes/BaseMemProbe.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/abstract_core.py -> ARM/python/gem5/components/processors/abstract_core.py.cc
 [     CXX] ARM/python/gem5/components/processors/abstract_core.py.cc -> .pyo
 [EMBED PY] src/hwacc/HWInterface.py -> ARM/hwacc/HWInterface.py.cc
 [     CXX] ARM/hwacc/HWInterface.py.cc -> .pyo
 [EMBED PY] src/sim/SignalPort.py -> ARM/sim/SignalPort.py.cc
 [     CXX] ARM/sim/SignalPort.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/random_generator_core.py -> ARM/python/gem5/components/processors/random_generator_core.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py -> ARM/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc
 [     CXX] ARM/python/gem5/components/processors/random_generator_core.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .pyo
 [EMBED PY] src/systemc/python/tlm.py -> ARM/systemc/python/tlm.py.cc
 [     CXX] ARM/systemc/python/tlm.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/filelock.py -> ARM/python/gem5/utils/filelock.py.cc
 [     CXX] ARM/python/gem5/utils/filelock.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/memory.py -> ARM/python/gem5/components/memory/memory.py.cc
 [     CXX] ARM/python/gem5/components/memory/memory.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmMMU.py -> ARM/arch/arm/ArmMMU.py.cc
 [     CXX] ARM/arch/arm/ArmMMU.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/HMCController.hh
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/gddr.py -> ARM/python/gem5/components/memory/dram_interfaces/gddr.py.cc
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .pyo
 [     CXX] ARM/debug/HMCController.cc -> .o
 [EMBED PY] src/dev/storage/Ide.py -> ARM/dev/storage/Ide.py.cc
 [     CXX] ARM/dev/storage/Ide.py.cc -> .pyo
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py -> ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/MessageBuffer.py -> ARM/mem/ruby/network/MessageBuffer.py.cc
 [     CXX] ARM/mem/ruby/network/MessageBuffer.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/CommMonitor.hh
 [     CXX] ARM/debug/CommMonitor.cc -> .o
 [EMBED PY] src/mem/XBar.py -> ARM/mem/XBar.py.cc
 [     CXX] ARM/mem/XBar.py.cc -> .o
 [     CXX] ARM/mem/XBar.py.cc -> .pyo
 [EMBED PY] src/dev/virtio/VirtIOBlock.py -> ARM/dev/virtio/VirtIOBlock.py.cc
 [     CXX] ARM/dev/virtio/VirtIOBlock.py.cc -> .pyo
 [EMBED PY] src/cpu/pred/BranchPredictor.py -> ARM/cpu/pred/BranchPredictor.py.cc
 [     CXX] ARM/cpu/pred/BranchPredictor.py.cc -> .pyo
 [EMBED PY] src/hwacc/ScratchpadMemory.py -> ARM/hwacc/ScratchpadMemory.py.cc
 [     CXX] ARM/hwacc/ScratchpadMemory.py.cc -> .pyo
 [EMBED PY] src/learning_gem5/part2/HelloObject.py -> ARM/learning_gem5/part2/HelloObject.py.cc
 [     CXX] ARM/learning_gem5/part2/HelloObject.py.cc -> .pyo
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py -> ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dramsim_3.py -> ARM/python/gem5/components/memory/dramsim_3.py.cc
 [     CXX] ARM/python/gem5/components/memory/dramsim_3.py.cc -> .pyo
 [EMBED PY] src/dev/virtio/VirtIO9P.py -> ARM/dev/virtio/VirtIO9P.py.cc
 [     CXX] ARM/dev/virtio/VirtIO9P.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py -> ARM/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/runtime.py -> ARM/python/gem5/runtime.py.cc
 [     CXX] ARM/python/gem5/runtime.py.cc -> .pyo
 [EMBED PY] src/sim/power/PowerModelState.py -> ARM/sim/power/PowerModelState.py.cc
 [     CXX] ARM/sim/power/PowerModelState.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/BaseO3Checker.py -> ARM/cpu/o3/BaseO3Checker.py.cc
 [EMBED PY] src/cpu/testers/directedtest/RubyDirectedTester.py -> ARM/cpu/testers/directedtest/RubyDirectedTester.py.cc
 [     CXX] ARM/cpu/o3/BaseO3Checker.py.cc -> .pyo
 [     CXX] ARM/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/__init__.py -> ARM/python/m5/util/__init__.py.cc
 [     CXX] ARM/python/m5/util/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/gups_generator_ep.py -> ARM/python/gem5/components/processors/gups_generator_ep.py.cc
 [     CXX] ARM/python/gem5/components/processors/gups_generator_ep.py.cc -> .pyo
 [EMBED PY] src/dev/arm/Display.py -> ARM/dev/arm/Display.py.cc
 [     CXX] ARM/dev/arm/Display.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/structures/WireBuffer.py -> ARM/mem/ruby/structures/WireBuffer.py.cc
 [     CXX] ARM/mem/ruby/structures/WireBuffer.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemoryAccess.cc
 [     CXX] ARM/debug/MemoryAccess.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py -> ARM/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .pyo
 [EMBED PY] src/mem/SimpleMemory.py -> ARM/mem/SimpleMemory.py.cc
 [EMBED PY] src/cpu/DummyChecker.py -> ARM/cpu/DummyChecker.py.cc
 [EMBED PY] src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py -> ARM/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc
 [     CXX] ARM/mem/SimpleMemory.py.cc -> .o
 [     CXX] ARM/cpu/DummyChecker.py.cc -> .pyo
 [     CXX] ARM/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .pyo
 [     CXX] ARM/mem/SimpleMemory.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/FuncUnitConfig.py -> ARM/cpu/o3/FuncUnitConfig.py.cc
 [     CXX] ARM/cpu/o3/FuncUnitConfig.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multiprocessing/context.py -> ARM/python/gem5/utils/multiprocessing/context.py.cc
 [     CXX] ARM/python/gem5/utils/multiprocessing/context.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/spatter_gen/spatter_generator.py -> ARM/python/gem5/components/processors/spatter_gen/spatter_generator.py.cc
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_generator.py.cc -> .pyo
 [EMBED PY] src/python/m5/objects/SimObject.py -> ARM/python/m5/objects/SimObject.py.cc
 [     CXX] ARM/python/m5/objects/SimObject.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/simstat.py -> ARM/python/m5/ext/pystats/simstat.py.cc
 [     CXX] ARM/python/m5/ext/pystats/simstat.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/riscv_board.py -> ARM/python/gem5/components/boards/riscv_board.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc
 [     CXX] ARM/python/gem5/components/boards/riscv_board.py.cc -> .pyo
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/XBar.cc
 [     CXX] ARM/debug/XBar.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/simple_board.py -> ARM/python/gem5/components/boards/simple_board.py.cc
 [     CXX] ARM/python/gem5/components/boards/simple_board.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/ResponsePort.hh
 [     CXX] ARM/debug/ResponsePort.cc -> .o
 [EMBED PY] src/python/gem5/utils/__init__.py -> ARM/python/gem5/utils/__init__.py.cc
 [     CXX] ARM/python/gem5/utils/__init__.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/network/BasicRouter.py -> ARM/mem/ruby/network/BasicRouter.py.cc
 [     CXX] ARM/mem/ruby/network/BasicRouter.py.cc -> .pyo
 [EMBED PY] src/mem/cache/Cache.py -> ARM/mem/cache/Cache.py.cc
 [     CXX] ARM/mem/cache/Cache.py.cc -> .pyo
 [     CXX] ARM/mem/cache/Cache.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py -> ARM/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/MemCtrl.cc
 [     CXX] ARM/debug/MemCtrl.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/kernel_disk_workload.py -> ARM/python/gem5/components/boards/kernel_disk_workload.py.cc
 [     CXX] ARM/python/gem5/components/boards/kernel_disk_workload.py.cc -> .pyo
 [EMBED PY] src/arch/arm/ArmTLB.py -> ARM/arch/arm/ArmTLB.py.cc
 [EMBED PY] src/mem/ruby/network/BasicLink.py -> ARM/mem/ruby/network/BasicLink.py.cc
 [     CXX] ARM/arch/arm/ArmTLB.py.cc -> .pyo
 [     CXX] ARM/mem/ruby/network/BasicLink.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py -> ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .pyo
 [ TRACING]  -> ARM/debug/Bridge.cc
 [EMBED PY] src/python/gem5/components/boards/abstract_board.py -> ARM/python/gem5/components/boards/abstract_board.py.cc
 [     CXX] ARM/debug/Bridge.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/abstract_board.py.cc -> .pyo
 [EMBED PY] src/python/m5/options.py -> ARM/python/m5/options.py.cc
 [     CXX] ARM/python/m5/options.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/simpoint.py -> ARM/python/gem5/utils/simpoint.py.cc
 [     CXX] ARM/python/gem5/utils/simpoint.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py -> ARM/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc
 [EMBED PY] src/python/gem5/isas.py -> ARM/python/gem5/isas.py.cc
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .pyo
 [     CXX] ARM/python/gem5/isas.py.cc -> .pyo
 [EMBED PY] src/sim/PowerState.py -> ARM/sim/PowerState.py.cc
 [     CXX] ARM/sim/PowerState.py.cc -> .pyo
 [     CXX] ARM/mem/cache/prefetch/Prefetcher.py.cc -> .o
 [     CXX] ARM/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .o
 [     CXX] ARM/mem/qos/QoSMemCtrl.py.cc -> .o
 [     CXX] ARM/mem/qos/QoSMemSinkCtrl.py.cc -> .o
 [     CXX] ARM/mem/qos/QoSMemSinkInterface.py.cc -> .o
 [    LINK]  -> ARM/gem5py_m5
 [     CXX] ARM/mem/qos/QoSPolicy.py.cc -> .o
 [     CXX] ARM/mem/qos/QoSTurnaround.py.cc -> .o
 [ TRACING]  -> ARM/debug/ProtocolTrace.cc
 [ TRACING]  -> ARM/debug/RubyCache.cc
 [ TRACING]  -> ARM/debug/ProtocolTrace.hh
 [ TRACING]  -> ARM/debug/RubyCache.hh
 [     CXX] ARM/debug/ProtocolTrace.cc -> .o
 [     CXX] ARM/debug/RubyCache.cc -> .o
 [ TRACING]  -> ARM/debug/RubyCacheTrace.cc
 [ TRACING]  -> ARM/debug/RubyCacheTrace.hh
 [     CXX] ARM/debug/RubyCacheTrace.cc -> .o
 [ TRACING]  -> ARM/debug/RubyDma.cc
 [ TRACING]  -> ARM/debug/RubyDma.hh
 [ TRACING]  -> ARM/debug/RubyGenerated.cc
 [     CXX] ARM/debug/RubyDma.cc -> .o
 [ TRACING]  -> ARM/debug/RubyGenerated.hh
 [     CXX] ARM/debug/RubyGenerated.cc -> .o
 [ TRACING]  -> ARM/debug/RubyNetwork.cc
 [ TRACING]  -> ARM/debug/RubyNetwork.hh
 [ TRACING]  -> ARM/debug/RubyPort.cc
 [     CXX] ARM/debug/RubyNetwork.cc -> .o
 [ TRACING]  -> ARM/debug/RubyPort.hh
 [     CXX] ARM/debug/RubyPort.cc -> .o
 [ TRACING]  -> ARM/debug/RubyPrefetcher.cc
 [ TRACING]  -> ARM/debug/RubyPrefetcher.hh
 [     CXX] ARM/debug/RubyPrefetcher.cc -> .o
 [ TRACING]  -> ARM/debug/RubyQueue.cc
 [ TRACING]  -> ARM/debug/RubyQueue.hh
 [     CXX] ARM/debug/RubyQueue.cc -> .o
 [ TRACING]  -> ARM/debug/RubySequencer.cc
 [ TRACING]  -> ARM/debug/RubySequencer.hh
 [ TRACING]  -> ARM/debug/RubySlicc.cc
 [     CXX] ARM/debug/RubySequencer.cc -> .o
 [ TRACING]  -> ARM/debug/RubySlicc.hh
 [     CXX] ARM/debug/RubySlicc.cc -> .o
 [ TRACING]  -> ARM/debug/RubySystem.cc
 [ TRACING]  -> ARM/debug/RubySystem.hh
 [     CXX] ARM/debug/RubySystem.cc -> .o
 [ TRACING]  -> ARM/debug/RubyTester.cc
 [ TRACING]  -> ARM/debug/RubyTester.hh
 [ TRACING]  -> ARM/debug/RubyStats.cc
 [ TRACING]  -> ARM/debug/RubyStats.hh
 [     CXX] ARM/debug/RubyTester.cc -> .o
 [     CXX] ARM/debug/RubyStats.cc -> .o
 [ TRACING]  -> ARM/debug/RubyResourceStalls.cc
 [ TRACING]  -> ARM/debug/RubyResourceStalls.hh
 [     CXX] ARM/debug/RubyResourceStalls.cc -> .o
 [ TRACING]  -> ARM/debug/RubyProtocol.cc
 [ TRACING]  -> ARM/debug/RubyHitMiss.cc
 [ TRACING]  -> ARM/debug/RubyProtocol.hh
 [ TRACING]  -> ARM/debug/RubyHitMiss.hh
 [     CXX] ARM/debug/RubyProtocol.cc -> .o
 [     CXX] ARM/debug/RubyHitMiss.cc -> .o
 [ TRACING]  -> ARM/debug/Ruby.cc
 [ TRACING]  -> ARM/debug/Ruby.hh
 [     CXX] ARM/debug/Ruby.cc -> .o
 [     CXX] src/mem/ruby/common/BoolVec.cc -> ARM/mem/ruby/common/BoolVec.o
 [     CXX] src/mem/ruby/common/Histogram.cc -> ARM/mem/ruby/common/Histogram.o
 [     CXX] src/mem/ruby/common/IntVec.cc -> ARM/mem/ruby/common/IntVec.o
 [     CXX] src/mem/ruby/common/NetDest.cc -> ARM/mem/ruby/common/NetDest.o
 [     CXX] ARM/mem/ruby/system/RubySystem.py.cc -> .o
 [     CXX] ARM/mem/ruby/system/Sequencer.py.cc -> .o
 [ TRACING]  -> ARM/debug/Config.hh
 [     CXX] ARM/mem/ruby/protocol/AccessPermission.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/AccessType.cc -> .o
 [MAKE INC] src/mem/ruby/common/MachineID.hh -> ARM/mem/ruby/protocol/MachineID.hh
 [MAKE INC] src/mem/ruby/common/NetDest.hh -> ARM/mem/ruby/protocol/NetDest.hh
 [     CXX] ARM/mem/ruby/protocol/CHIDataType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/CHIRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/CHIResponseType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/CacheRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/CacheResourceType.cc -> .o
 [MAKE INC] src/mem/ruby/structures/PerfectCacheMemory.hh -> ARM/mem/ruby/protocol/PerfectCacheMemory.hh
 [MAKE INC] src/mem/ruby/structures/TBEStorage.hh -> ARM/mem/ruby/protocol/TBEStorage.hh
 [MAKE INC] src/mem/ruby/structures/TBETable.hh -> ARM/mem/ruby/protocol/TBETable.hh
 [MAKE INC] src/mem/ruby/common/TriggerQueue.hh -> ARM/mem/ruby/protocol/TriggerQueue.hh
 [MAKE INC] src/mem/ruby/common/BoolVec.hh -> ARM/mem/ruby/protocol/BoolVec.hh
 [MAKE INC] src/mem/ruby/common/ExpectedMap.hh -> ARM/mem/ruby/protocol/ExpectedMap.hh
 [MAKE INC] src/mem/ruby/structures/MN_TBEStorage.hh -> ARM/mem/ruby/protocol/MN_TBEStorage.hh
 [MAKE INC] src/mem/ruby/common/Set.hh -> ARM/mem/ruby/protocol/Set.hh
 [     CXX] ARM/mem/ruby/protocol/Cache_Controller.py.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_Event.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_RequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_State.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/DMASequencerRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/DirectoryRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/HtmCallbackMode.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/HtmFailedInCacheReason.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/InvalidateGeneratorStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/LinkDirection.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/LockStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MaskPredictorIndex.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MaskPredictorTraining.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MaskPredictorType.cc -> .o
 [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> ARM/params/BOPPrefetcher.hh
 [SO Param] m5.objects.PartitioningPolicies, MaxCapacityPartitioningPolicy -> ARM/params/MaxCapacityPartitioningPolicy.hh
 [SO Param] m5.objects.ReplacementPolicies, LRURP -> ARM/params/LRURP.hh
 [SO Param] m5.objects.Memory_Controller, Memory_Controller -> ARM/params/Memory_Controller.hh
 [SO Param] m5.objects.PartitioningPolicies, WayPolicyAllocation -> ARM/params/WayPolicyAllocation.hh
 [SO Param] m5.objects.MessageBuffer, MessageBuffer -> ARM/params/MessageBuffer.hh
 [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> ARM/params/RubyDirectoryMemory.hh
 [SO Param] m5.objects.XBar, BaseXBar -> ARM/params/BaseXBar.hh
 [SO Param] m5.objects.Bridge, Bridge -> ARM/params/Bridge.hh
 [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> ARM/python/_m5/param_SHiPRP.cc
 [SO Param] m5.objects.Cache, Cache -> ARM/python/_m5/param_Cache.cc
 [SO Param] m5.objects.Cache, NoncoherentCache -> ARM/params/NoncoherentCache.hh
 [SO Param] m5.objects.Tags, CompressedTags -> ARM/python/_m5/param_CompressedTags.cc
 [SO Param] m5.objects.CfiMemory, CfiMemory -> ARM/python/_m5/param_CfiMemory.cc
 [SO Param] m5.objects.Compressors, MultiCompressor -> ARM/python/_m5/param_MultiCompressor.cc
 [SO Param] m5.objects.ClockedObject, ClockedObject -> ARM/params/ClockedObject.hh
 [SO Param] m5.objects.QoSPolicy, QoSPolicy -> ARM/params/QoSPolicy.hh
 [SO Param] m5.objects.Sequencer, RubyPort -> ARM/python/_m5/param_RubyPort.cc
 [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> ARM/python/_m5/param_QoSPropFairPolicy.cc
 [SO Param] m5.objects.AbstractMemory, AbstractMemory -> ARM/python/_m5/param_AbstractMemory.cc
 [SO Param] m5.objects.HBMCtrl, HBMCtrl -> ARM/params/HBMCtrl.hh
 [SO Param] m5.objects.CommMonitor, CommMonitor -> ARM/params/CommMonitor.hh
 [ENUMDECL] m5.objects.MessageBuffer, MessageRandomization -> ARM/enums/MessageRandomization.hh
 [SO Param] m5.objects.PowerModel, PowerModel -> ARM/params/PowerModel.hh
 [SO Param] m5.objects.MemDelay, SimpleMemDelay -> ARM/python/_m5/param_SimpleMemDelay.cc
 [ENUMDECL] m5.objects.Cache, Clusivity -> ARM/enums/Clusivity.hh
 [ENUM STR] m5.objects.QoSMemCtrl, QoSQPolicy -> ARM/enums/QoSQPolicy.cc
 [SO Param] m5.objects.Compressors, CPack -> ARM/python/_m5/param_CPack.cc
 [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> ARM/params/SkewedAssociative.hh
 [SO Param] m5.objects.MemCtrl, MemCtrl -> ARM/params/MemCtrl.hh
 [SO Param] m5.objects.MiscNode_Controller, MiscNode_Controller -> ARM/params/MiscNode_Controller.hh
 [ENUMDECL] m5.objects.PowerModel, PMType -> ARM/enums/PMType.hh
 [SO Param] m5.objects.PowerModelState, PowerModelState -> ARM/params/PowerModelState.hh
 [SO Param] m5.objects.SubSystem, SubSystem -> ARM/params/SubSystem.hh
 [SO Param] m5.objects.SimpleMemory, SimpleMemory -> ARM/params/SimpleMemory.hh
 [SO Param] m5.objects.SerialLink, SerialLink -> ARM/python/_m5/param_SerialLink.cc
 [SO Param] m5.objects.Compressors, PerfectCompressor -> ARM/python/_m5/param_PerfectCompressor.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> ARM/params/SHiPPCRP.hh
 [SO Param] m5.objects.CfiMemory, CfiMemory -> ARM/params/CfiMemory.hh
 [SO Param] m5.objects.ReplacementPolicies, FIFORP -> ARM/params/FIFORP.hh
 [SO Param] m5.objects.ThermalDomain, ThermalDomain -> ARM/params/ThermalDomain.hh
 [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> ARM/python/_m5/param_BaseIndexingPolicy.cc
 [SO Param] m5.objects.ClockDomain, ClockDomain -> ARM/params/ClockDomain.hh
 [SO Param] m5.objects.MemChecker, MemChecker -> ARM/python/_m5/param_MemChecker.cc
 [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> ARM/python/_m5/param_BaseDictionaryCompressor.cc
 [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> ARM/params/SecondChanceRP.hh
 [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> ARM/params/AccessMapPatternMatching.hh
 [SO Param] m5.objects.HMCController, HMCController -> ARM/params/HMCController.hh
 [ENUMDECL] m5.objects.PowerState, PwrState -> ARM/enums/PwrState.hh
 [SO Param] m5.objects.Prefetcher, BasePrefetcher -> ARM/python/_m5/param_BasePrefetcher.cc
 [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> ARM/python/_m5/param_TreePLRURP.cc
 [ENUMDECL] m5.objects.SimObject, ByteOrder -> ARM/enums/ByteOrder.hh
 [ENUM STR] m5.objects.DRAMInterface, PageManage -> ARM/enums/PageManage.cc
 [SO Param] m5.objects.Cache, NoncoherentCache -> ARM/python/_m5/param_NoncoherentCache.cc
 [SO Param] m5.objects.SysBridge, SysBridge -> ARM/python/_m5/param_SysBridge.cc
 [SO Param] m5.objects.ThreadBridge, ThreadBridge -> ARM/python/_m5/param_ThreadBridge.cc
 [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> ARM/params/QoSPropFairPolicy.hh
 [     CXX] src/mem/protocol/atomic.cc -> ARM/mem/protocol/atomic.o
 [     CXX] src/mem/packet.cc -> ARM/mem/packet.o
 [MAKE INC] src/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> ARM/mem/ruby/protocol/AbstractCacheEntry.hh
 [     CXX] src/mem/cache/mshr_queue.cc -> ARM/mem/cache/mshr_queue.o
 [MAKE INC] src/mem/ruby/common/DataBlock.hh -> ARM/mem/ruby/protocol/DataBlock.hh
 [     CXX] src/mem/cache/tags/super_blk.cc -> ARM/mem/cache/tags/super_blk.o
 [MAKE INC] src/mem/ruby/structures/MN_TBETable.hh -> ARM/mem/ruby/protocol/MN_TBETable.hh
 [     CXX] src/mem/ruby/common/SubBlock.cc -> ARM/mem/ruby/common/SubBlock.o
 [     CXX] src/mem/backdoor_manager.cc -> ARM/mem/backdoor_manager.o
 [     CXX] src/mem/cache/tags/sector_blk.cc -> ARM/mem/cache/tags/sector_blk.o
 [     CXX] src/mem/protocol/functional.cc -> ARM/mem/protocol/functional.o
 [     CXX] src/mem/cache/write_queue.cc -> ARM/mem/cache/write_queue.o
 [     CXX] src/mem/port_wrapper.cc -> ARM/mem/port_wrapper.o
 [MAKE INC] src/mem/ruby/slicc_interface/Message.hh -> ARM/mem/ruby/protocol/Message.hh
 [MAKE INC] src/mem/ruby/slicc_interface/RubyRequest.hh -> ARM/mem/ruby/protocol/RubyRequest.hh
 [MAKE INC] src/mem/ruby/common/WriteMask.hh -> ARM/mem/ruby/protocol/WriteMask.hh
 [     CXX] src/mem/protocol/timing.cc -> ARM/mem/protocol/timing.o
 [     CXX] src/mem/packet_queue.cc -> ARM/mem/packet_queue.o
 [     CXX] src/mem/cache/cache_blk.cc -> ARM/mem/cache/cache_blk.o
 [SO Param] m5.objects.AddrMapper, AddrMapper -> ARM/python/_m5/param_AddrMapper.cc
 [SO Param] m5.objects.MemInterface, MemInterface -> ARM/params/MemInterface.hh
 [SO Param] m5.objects.PartitioningPolicies, BasePartitioningPolicy -> ARM/params/BasePartitioningPolicy.hh
 [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> ARM/python/_m5/param_STeMSPrefetcher.cc
 [SO Param] m5.objects.BasicRouter, BasicRouter -> ARM/params/BasicRouter.hh
 [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> ARM/python/_m5/param_DeltaCorrelatingPredictionTables.cc
 [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> ARM/python/_m5/param_StridePrefetcherHashedSetAssociative.cc
 [SO Param] m5.objects.Cache, BaseCache -> ARM/python/_m5/param_BaseCache.cc
 [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> ARM/python/_m5/param_DCPTPrefetcher.cc
 [ENUM STR] m5.objects.MemCtrl, MemSched -> ARM/enums/MemSched.cc
 [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> ARM/python/_m5/param_IndirectMemoryPrefetcher.cc
 [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> ARM/python/_m5/param_DuelingRP.cc
 [SO Param] m5.objects.DRAMInterface, DRAMInterface -> ARM/python/_m5/param_DRAMInterface.cc
 [SO Param] m5.objects.ReplacementPolicies, MRURP -> ARM/python/_m5/param_MRURP.cc
 [SO Param] m5.objects.ReplacementPolicies, FIFORP -> ARM/python/_m5/param_FIFORP.cc
 [SO Param] m5.objects.ReplacementPolicies, BIPRP -> ARM/params/BIPRP.hh
 [SO Param] m5.objects.Cache_Controller, Cache_Controller -> ARM/python/_m5/param_Cache_Controller.cc
 [SO Param] m5.objects.Compressors, Base64Delta16 -> ARM/params/Base64Delta16.hh
 [SO Param] m5.objects.Sequencer, RubySequencer -> ARM/params/RubySequencer.hh
 [SO Param] m5.objects.Compressors, Base64Delta8 -> ARM/python/_m5/param_Base64Delta8.cc
 [ENUMDECL] m5.objects.MemInterface, AddrMap -> ARM/enums/AddrMap.hh
 [SO Param] m5.objects.Tags, SectorTags -> ARM/params/SectorTags.hh
 [SO Param] m5.objects.Compressors, FPC -> ARM/python/_m5/param_FPC.cc
 [SO Param] m5.objects.PartitioningPolicies, MaxCapacityPartitioningPolicy -> ARM/python/_m5/param_MaxCapacityPartitioningPolicy.cc
 [SO Param] m5.objects.Compressors, FPCD -> ARM/python/_m5/param_FPCD.cc
 [SO Param] m5.objects.Tags, FALRU -> ARM/params/FALRU.hh
 [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> ARM/params/QoSMemSinkCtrl.hh
 [SO Param] m5.objects.RubySystem, RubySystem -> ARM/python/_m5/param_RubySystem.cc
 [SO Param] m5.objects.MemChecker, MemChecker -> ARM/params/MemChecker.hh
 [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> ARM/params/DuelingRP.hh
 [SO Param] m5.objects.Tags, FALRU -> ARM/python/_m5/param_FALRU.cc
 [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> ARM/params/BaseReplacementPolicy.hh
 [SO Param] m5.objects.BaseMMU, BaseMMU -> ARM/params/BaseMMU.hh
 [SO Param] m5.objects.XBar, CoherentXBar -> ARM/python/_m5/param_CoherentXBar.cc
 [SO Param] m5.objects.Sequencer, RubyPortProxy -> ARM/params/RubyPortProxy.hh
 [SO Param] m5.objects.Cache, BaseCache -> ARM/params/BaseCache.hh
 [SO Param] m5.objects.Prefetcher, BasePrefetcher -> ARM/params/BasePrefetcher.hh
 [SO Param] m5.objects.ClockDomain, SrcClockDomain -> ARM/params/SrcClockDomain.hh
 [SO Param] m5.objects.MemDelay, SimpleMemDelay -> ARM/params/SimpleMemDelay.hh
 [SO Param] m5.objects.Compressors, ZeroCompressor -> ARM/params/ZeroCompressor.hh
 [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> ARM/params/SBOOEPrefetcher.hh
 [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> ARM/python/_m5/param_WeightedLRURP.cc
 [SO Param] m5.objects.SimObject, SimObject -> ARM/params/SimObject.hh
 [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> ARM/params/BaseDictionaryCompressor.hh
 [SO Param] m5.objects.Compressors, Base32Delta16 -> ARM/python/_m5/param_Base32Delta16.cc
 [SO Param] m5.objects.XBar, NoncoherentXBar -> ARM/params/NoncoherentXBar.hh
 [SO Param] m5.objects.XBar, NoncoherentXBar -> ARM/python/_m5/param_NoncoherentXBar.cc
 [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> ARM/params/BaseInterrupts.hh
 [     CXX] src/mem/cache/replacement_policies/lru_rp.cc -> ARM/mem/cache/replacement_policies/lru_rp.o
 [MAKE INC] src/mem/ruby/structures/DirectoryMemory.hh -> ARM/mem/ruby/protocol/DirectoryMemory.hh
 [     CXX] src/mem/cache/tags/partitioning_policies/max_capacity_pp.cc -> ARM/mem/cache/tags/partitioning_policies/max_capacity_pp.o
 [     CXX] src/mem/mem_checker.cc -> ARM/mem/mem_checker.o
 [     CXX] src/mem/cache/replacement_policies/bip_rp.cc -> ARM/mem/cache/replacement_policies/bip_rp.o
 [     CXX] src/mem/cache/tags/partitioning_policies/way_allocation.cc -> ARM/mem/cache/tags/partitioning_policies/way_allocation.o
 [SO Param] m5.objects.VoltageDomain, VoltageDomain -> ARM/params/VoltageDomain.hh
 [     CXX] ARM/python/_m5/param_FIFORP.cc -> .o
 [     CXX] ARM/python/_m5/param_MaxCapacityPartitioningPolicy.cc -> .o
 [     CXX] src/mem/cache/tags/partitioning_policies/base_pp.cc -> ARM/mem/cache/tags/partitioning_policies/base_pp.o
 [     CXX] ARM/python/_m5/param_DuelingRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/second_chance_rp.cc -> ARM/mem/cache/replacement_policies/second_chance_rp.o
 [     CXX] src/mem/tport.cc -> ARM/mem/tport.o
 [     CXX] src/mem/cache/replacement_policies/fifo_rp.cc -> ARM/mem/cache/replacement_policies/fifo_rp.o
 [     CXX] src/mem/cache/replacement_policies/dueling_rp.cc -> ARM/mem/cache/replacement_policies/dueling_rp.o
 [     CXX] src/mem/port.cc -> ARM/mem/port.o
 [     CXX] ARM/python/_m5/param_MemChecker.cc -> .o
 [     CXX] src/mem/port_proxy.cc -> ARM/mem/port_proxy.o
 [SO Param] m5.objects.Compressors, Base32Delta16 -> ARM/params/Base32Delta16.hh
 [SO Param] m5.objects.Tags, SectorTags -> ARM/python/_m5/param_SectorTags.cc
 [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> ARM/python/_m5/param_BOPPrefetcher.cc
 [SO Param] m5.objects.Compressors, FPCD -> ARM/params/FPCD.hh
 [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> ARM/params/HeteroMemCtrl.hh
 [SO Param] m5.objects.RubySystem, RubySystem -> ARM/params/RubySystem.hh
 [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> ARM/python/_m5/param_SecondChanceRP.cc
 [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> ARM/python/_m5/param_BRRIPRP.cc
 [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> ARM/params/BRRIPRP.hh
 [     CXX] ARM/python/_m5/param_SecondChanceRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/brrip_rp.cc -> ARM/mem/cache/replacement_policies/brrip_rp.o
 [     CXX] ARM/python/_m5/param_BRRIPRP.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, LFURP -> ARM/python/_m5/param_LFURP.cc
 [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> ARM/params/BaseIndexingPolicy.hh
 [SO Param] m5.objects.Network, RubyNetwork -> ARM/params/RubyNetwork.hh
 [     CXX] src/mem/cache/tags/indexing_policies/base.cc -> ARM/mem/cache/tags/indexing_policies/base.o
 [     CXX] ARM/python/_m5/param_BaseIndexingPolicy.cc -> .o
 [     CXX] src/mem/cache/tags/indexing_policies/skewed_associative.cc -> ARM/mem/cache/tags/indexing_policies/skewed_associative.o
 [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> ARM/python/_m5/param_BaseReplacementPolicy.cc
 [     CXX] ARM/python/_m5/param_BaseReplacementPolicy.cc -> .o
 [ENUMDECL] m5.objects.StaticInstFlags, StaticInstFlags -> ARM/enums/StaticInstFlags.hh
 [SO Param] m5.objects.PartitioningPolicies, WayPartitioningPolicy -> ARM/params/WayPartitioningPolicy.hh
 [     CXX] src/mem/cache/tags/partitioning_policies/way_pp.cc -> ARM/mem/cache/tags/partitioning_policies/way_pp.o
 [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> ARM/params/RubyHTMSequencer.hh
 [SO Param] m5.objects.MemCtrl, MemCtrl -> ARM/python/_m5/param_MemCtrl.cc
 [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> ARM/python/_m5/param_QoSMemSinkInterface.cc
 [SO Param] m5.objects.AbstractMemory, AbstractMemory -> ARM/params/AbstractMemory.hh
 [SO Param] m5.objects.Tags, BaseTags -> ARM/params/BaseTags.hh
 [SO Param] m5.objects.ExternalMaster, ExternalMaster -> ARM/params/ExternalMaster.hh
 [SO Param] m5.objects.Compressors, BaseCacheCompressor -> ARM/python/_m5/param_BaseCacheCompressor.cc
 [SO Param] m5.objects.BasicLink, BasicIntLink -> ARM/params/BasicIntLink.hh
 [SO Param] m5.objects.MemDelay, MemDelay -> ARM/python/_m5/param_MemDelay.cc
 [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> ARM/params/MemCheckerMonitor.hh
 [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> ARM/params/TaggedPrefetcher.hh
 [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> ARM/params/AMPMPrefetcher.hh
 [SO Param] m5.objects.Compressors, Base32Delta8 -> ARM/python/_m5/param_Base32Delta8.cc
 [SO Param] m5.objects.NVMInterface, NVMInterface -> ARM/python/_m5/param_NVMInterface.cc
 [SO Param] m5.objects.ReplacementPolicies, BIPRP -> ARM/python/_m5/param_BIPRP.cc
 [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> ARM/params/IrregularStreamBufferPrefetcher.hh
 [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> ARM/python/_m5/param_SHiPMemRP.cc
 [     CXX] ARM/python/_m5/param_BIPRP.cc -> .o
 [SO Param] m5.objects.PortTerminator, PortTerminator -> ARM/params/PortTerminator.hh
 [SO Param] m5.objects.Compressors, Base16Delta8 -> ARM/params/Base16Delta8.hh
 [     CXX] src/mem/port_terminator.cc -> ARM/mem/port_terminator.o
 [SO Param] m5.objects.Cache, WriteAllocator -> ARM/params/WriteAllocator.hh
 [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> ARM/params/DerivedClockDomain.hh
 [SO Param] m5.objects.ReplacementPolicies, LRURP -> ARM/python/_m5/param_LRURP.cc
 [SO Param] m5.objects.NVMInterface, NVMInterface -> ARM/params/NVMInterface.hh
 [     CXX] ARM/python/_m5/param_LRURP.cc -> .o
 [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> ARM/params/RepeatedQwordsCompressor.hh
 [SO Param] m5.objects.PartitioningPolicies, WayPolicyAllocation -> ARM/python/_m5/param_WayPolicyAllocation.cc
 [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> ARM/params/QoSMemSinkInterface.hh
 [     CXX] ARM/python/_m5/param_WayPolicyAllocation.cc -> .o
 [SO Param] m5.objects.Compressors, Base64Delta32 -> ARM/python/_m5/param_Base64Delta32.cc
 [SO Param] m5.objects.Bridge, Bridge -> ARM/python/_m5/param_Bridge.cc
 [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> ARM/python/_m5/param_IrregularStreamBufferPrefetcher.cc
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> ARM/params/QoSTurnaroundPolicy.hh
 [SO Param] m5.objects.ReplacementPolicies, LFURP -> ARM/params/LFURP.hh
 [SO Param] m5.objects.RedirectPath, RedirectPath -> ARM/params/RedirectPath.hh
 [SO Param] m5.objects.System, System -> ARM/params/System.hh
 [     CXX] src/mem/cache/replacement_policies/lfu_rp.cc -> ARM/mem/cache/replacement_policies/lfu_rp.o
 [     CXX] ARM/python/_m5/param_LFURP.cc -> .o
 [SO Param] m5.objects.ThermalModel, ThermalModel -> ARM/params/ThermalModel.hh
 [SO Param] m5.objects.SerialLink, SerialLink -> ARM/params/SerialLink.hh
 [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> ARM/python/_m5/param_QueuedPrefetcher.cc
 [SO Param] m5.objects.ExternalSlave, ExternalSlave -> ARM/params/ExternalSlave.hh
 [SO Param] m5.objects.Tags, BaseSetAssoc -> ARM/python/_m5/param_BaseSetAssoc.cc
 [     CXX] src/mem/external_slave.cc -> ARM/mem/external_slave.o
 [SO Param] m5.objects.InstTracer, InstTracer -> ARM/params/InstTracer.hh
 [SO Param] m5.objects.XBar, SnoopFilter -> ARM/params/SnoopFilter.hh
 [ENUM STR] m5.objects.Cache, Clusivity -> ARM/enums/Clusivity.cc
 [     CXX] ARM/enums/Clusivity.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> ARM/params/TreePLRURP.hh
 [SO Param] m5.objects.Cache, WriteAllocator -> ARM/python/_m5/param_WriteAllocator.cc
 [     CXX] src/mem/cache/replacement_policies/tree_plru_rp.cc -> ARM/mem/cache/replacement_policies/tree_plru_rp.o
 [     CXX] ARM/python/_m5/param_TreePLRURP.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, RandomRP -> ARM/params/RandomRP.hh
 [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> ARM/python/_m5/param_PIFPrefetcher.cc
 [     CXX] src/mem/cache/replacement_policies/random_rp.cc -> ARM/mem/cache/replacement_policies/random_rp.o
 [SO Param] m5.objects.XBar, BaseXBar -> ARM/python/_m5/param_BaseXBar.cc
 [SO Param] m5.objects.BasicLink, BasicExtLink -> ARM/params/BasicExtLink.hh
 [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> ARM/params/SlimAMPMPrefetcher.hh
 [SO Param] m5.objects.PartitioningPolicies, WayPartitioningPolicy -> ARM/python/_m5/param_WayPartitioningPolicy.cc
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> ARM/python/_m5/param_QoSTurnaroundPolicy.cc
 [     CXX] ARM/python/_m5/param_WayPartitioningPolicy.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> ARM/python/_m5/param_SHiPPCRP.cc
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> ARM/python/_m5/param_SignaturePathPrefetcher.cc
 [SO Param] m5.objects.PowerState, PowerState -> ARM/params/PowerState.hh
 [SO Param] m5.objects.Sequencer, RubyPortProxy -> ARM/python/_m5/param_RubyPortProxy.cc
 [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> ARM/params/RangeAddrMapper.hh
 [     CXX] src/mem/hmc_controller.cc -> ARM/mem/hmc_controller.o
 [     CXX] ARM/python/_m5/param_SerialLink.cc -> .o
 [     CXX] ARM/python/_m5/param_CfiMemory.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseXBar.cc -> .o
 [     CXX] ARM/python/_m5/param_AbstractMemory.cc -> .o
 [     CXX] src/mem/xbar.cc -> ARM/mem/xbar.o
 [     CXX] ARM/python/_m5/param_NoncoherentXBar.cc -> .o
 [     CXX] src/mem/simple_mem.cc -> ARM/mem/simple_mem.o
 [     CXX] src/mem/ruby/common/Consumer.cc -> ARM/mem/ruby/common/Consumer.o
 [     CXX] src/mem/noncoherent_xbar.cc -> ARM/mem/noncoherent_xbar.o
 [     CXX] src/mem/bridge.cc -> ARM/mem/bridge.o
 [     CXX] src/mem/cfi_mem.cc -> ARM/mem/cfi_mem.o
 [     CXX] src/mem/serial_link.cc -> ARM/mem/serial_link.o
 [     CXX] src/mem/physical.cc -> ARM/mem/physical.o
 [     CXX] ARM/python/_m5/param_Bridge.cc -> .o
 [     CXX] src/mem/token_port.cc -> ARM/mem/token_port.o
 [MAKE INC] src/mem/ruby/structures/TimerTable.hh -> ARM/mem/ruby/protocol/TimerTable.hh
 [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> ARM/params/SharedMemoryServer.hh
 [SO Param] m5.objects.HBMCtrl, HBMCtrl -> ARM/python/_m5/param_HBMCtrl.cc
 [SO Param] m5.objects.Tags, BaseTags -> ARM/python/_m5/param_BaseTags.cc
 [SO Param] m5.objects.Cache, Cache -> ARM/params/Cache.hh
 [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> ARM/python/_m5/param_AccessMapPatternMatching.cc
 [SO Param] m5.objects.Tags, CompressedTags -> ARM/params/CompressedTags.hh
 [SO Param] m5.objects.Compressors, Base64Delta32 -> ARM/params/Base64Delta32.hh
 [SO Param] m5.objects.DRAMInterface, DRAMInterface -> ARM/params/DRAMInterface.hh
 [SO Param] m5.objects.Compressors, ZeroCompressor -> ARM/python/_m5/param_ZeroCompressor.cc
 [SO Param] m5.objects.ExternalSlave, ExternalSlave -> ARM/python/_m5/param_ExternalSlave.cc
 [SO Param] m5.objects.Sequencer, RubyPort -> ARM/params/RubyPort.hh
 [SO Param] m5.objects.QoSPolicy, QoSPolicy -> ARM/python/_m5/param_QoSPolicy.cc
 [SO Param] m5.objects.Workload, StubWorkload -> ARM/params/StubWorkload.hh
 [     CXX] ARM/python/_m5/param_ExternalSlave.cc -> .o
 [ENUMDECL] m5.objects.BaseTLB, TypeTLB -> ARM/enums/TypeTLB.hh
 [SO Param] m5.objects.PartitioningPolicies, BasePartitioningPolicy -> ARM/python/_m5/param_BasePartitioningPolicy.cc
 [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> ARM/params/QueuedPrefetcher.hh
 [SO Param] m5.objects.Compressors, PerfectCompressor -> ARM/params/PerfectCompressor.hh
 [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> ARM/params/RubyWireBuffer.hh
 [     CXX] ARM/python/_m5/param_BasePartitioningPolicy.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, RandomRP -> ARM/python/_m5/param_RandomRP.cc
 [SO Param] m5.objects.Prefetcher, StridePrefetcher -> ARM/params/StridePrefetcher.hh
 [     CXX] ARM/python/_m5/param_RandomRP.cc -> .o
 [SO Param] m5.objects.Cache_Controller, Cache_Controller -> ARM/params/Cache_Controller.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> ARM/python/_m5/param_SignaturePathPrefetcherV2.cc
 [SO Param] m5.objects.PartitioningPolicies, PartitionManager -> ARM/params/PartitionManager.hh
 [SO Param] m5.objects.Sequencer, DMASequencer -> ARM/python/_m5/param_DMASequencer.cc
 [     CXX] src/mem/cache/tags/partitioning_policies/partition_manager.cc -> ARM/mem/cache/tags/partitioning_policies/partition_manager.o
 [SO Param] m5.objects.CommMonitor, CommMonitor -> ARM/python/_m5/param_CommMonitor.cc
 [SO Param] m5.objects.RubyTester, RubyTester -> ARM/params/RubyTester.hh
 [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> ARM/python/_m5/param_SBOOEPrefetcher.cc
 [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> ARM/python/_m5/param_FrequentValuesCompressor.cc
 [ENUMDECL] m5.objects.QoSMemCtrl, QoSQPolicy -> ARM/enums/QoSQPolicy.hh
 [SO Param] m5.objects.BaseTLB, BaseTLB -> ARM/params/BaseTLB.hh
 [     CXX] ARM/enums/QoSQPolicy.cc -> .o
 [     CXX] ARM/python/_m5/param_AccessMapPatternMatching.cc -> .o
 [ENUMDECL] m5.objects.DRAMInterface, PageManage -> ARM/enums/PageManage.hh
 [     CXX] ARM/enums/PageManage.cc -> .o
 [     CXX] src/mem/drampower.cc -> ARM/mem/drampower.o
 [SO Param] m5.objects.SimpleMemory, SimpleMemory -> ARM/python/_m5/param_SimpleMemory.cc
 [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> ARM/python/_m5/param_QoSMemCtrl.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> ARM/params/SHiPRP.hh
 [     CXX] ARM/python/_m5/param_SimpleMemory.cc -> .o
 [SO Param] m5.objects.BasicLink, BasicLink -> ARM/params/BasicLink.hh
 [     CXX] ARM/python/_m5/param_SHiPPCRP.cc -> .o
 [     CXX] ARM/python/_m5/param_SHiPRP.cc -> .o
 [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> ARM/python/_m5/param_SharedMemoryServer.cc
 [SO Param] m5.objects.MemInterface, MemInterface -> ARM/python/_m5/param_MemInterface.cc
 [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> ARM/params/STeMSPrefetcher.hh
 [SO Param] m5.objects.AddrMapper, AddrMapper -> ARM/params/AddrMapper.hh
 [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> ARM/python/_m5/param_SlimAMPMPrefetcher.cc
 [     CXX] ARM/python/_m5/param_AddrMapper.cc -> .o
 [     CXX] src/mem/addr_mapper.cc -> ARM/mem/addr_mapper.o
 [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> ARM/params/StridePrefetcherHashedSetAssociative.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> ARM/params/SignaturePathPrefetcher.hh
 [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> ARM/params/DCPTPrefetcher.hh
 [SO Param] m5.objects.Compressors, BaseCacheCompressor -> ARM/params/BaseCacheCompressor.hh
 [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> ARM/python/_m5/param_SkewedAssociative.cc
 [     CXX] ARM/python/_m5/param_ZeroCompressor.cc -> .o
 [     CXX] ARM/python/_m5/param_SkewedAssociative.cc -> .o
 [     CXX] src/mem/cache/compressors/repeated_qwords.cc -> ARM/mem/cache/compressors/repeated_qwords.o
 [     CXX] ARM/python/_m5/param_PerfectCompressor.cc -> .o
 [     CXX] src/mem/cache/compressors/base_dictionary_compressor.cc -> ARM/mem/cache/compressors/base_dictionary_compressor.o
 [     CXX] ARM/python/_m5/param_Base64Delta32.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseDictionaryCompressor.cc -> .o
 [     CXX] src/mem/cache/compressors/zero.cc -> ARM/mem/cache/compressors/zero.o
 [     CXX] src/mem/cache/compressors/fpcd.cc -> ARM/mem/cache/compressors/fpcd.o
 [     CXX] ARM/python/_m5/param_FPCD.cc -> .o
 [     CXX] ARM/python/_m5/param_Base32Delta16.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseCacheCompressor.cc -> .o
 [     CXX] src/mem/cache/compressors/perfect.cc -> ARM/mem/cache/compressors/perfect.o
 [ENUMDECL] m5.objects.MemCtrl, MemSched -> ARM/enums/MemSched.hh
 [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> ARM/python/_m5/param_QoSMemSinkCtrl.cc
 [     CXX] ARM/enums/MemSched.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, MRURP -> ARM/params/MRURP.hh
 [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> ARM/python/_m5/param_QoSFixedPriorityPolicy.cc
 [     CXX] src/mem/cache/replacement_policies/mru_rp.cc -> ARM/mem/cache/replacement_policies/mru_rp.o
 [     CXX] ARM/python/_m5/param_MRURP.cc -> .o
 [SO Param] m5.objects.PartitioningPolicies, PartitionManager -> ARM/python/_m5/param_PartitionManager.cc
 [     CXX] ARM/python/_m5/param_PartitionManager.cc -> .o
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> ARM/params/QoSTurnaroundPolicyIdeal.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> ARM/params/SignaturePathPrefetcherV2.hh
 [SO Param] m5.objects.SysBridge, SysBridge -> ARM/params/SysBridge.hh
 [SO Param] m5.objects.Compressors, Base64Delta8 -> ARM/params/Base64Delta8.hh
 [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> ARM/python/_m5/param_RubyHTMSequencer.cc
 [SO Param] m5.objects.Compressors, FPC -> ARM/params/FPC.hh
 [     CXX] ARM/python/_m5/param_Base64Delta8.cc -> .o
 [SO Param] m5.objects.Workload, Workload -> ARM/params/Workload.hh
 [     CXX] src/mem/cache/compressors/fpc.cc -> ARM/mem/cache/compressors/fpc.o
 [     CXX] ARM/python/_m5/param_FPC.cc -> .o
 [SO Param] m5.objects.IndexingPolicies, SetAssociative -> ARM/python/_m5/param_SetAssociative.cc
 [ENUM STR] m5.objects.MemInterface, AddrMap -> ARM/enums/AddrMap.cc
 [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> ARM/python/_m5/param_AMPMPrefetcher.cc
 [     CXX] ARM/enums/AddrMap.cc -> .o
 [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> ARM/python/_m5/param_TaggedPrefetcher.cc
 [SO Param] m5.objects.ThreadBridge, ThreadBridge -> ARM/params/ThreadBridge.hh
 [SO Param] m5.objects.Compressors, Base64Delta16 -> ARM/python/_m5/param_Base64Delta16.cc
 [     CXX] ARM/python/_m5/param_ThreadBridge.cc -> .o
 [     CXX] ARM/python/_m5/param_Base64Delta16.cc -> .o
 [     CXX] src/mem/thread_bridge.cc -> ARM/mem/thread_bridge.o
 [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> ARM/params/WeightedLRURP.hh
 [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> ARM/params/PIFPrefetcher.hh
 [     CXX] src/mem/cache/replacement_policies/weighted_lru_rp.cc -> ARM/mem/cache/replacement_policies/weighted_lru_rp.o
 [     CXX] ARM/python/_m5/param_WeightedLRURP.cc -> .o
 [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> ARM/params/QoSMemCtrl.hh
 [SO Param] m5.objects.Compressors, CPack -> ARM/params/CPack.hh
 [     CXX] ARM/python/_m5/param_CPack.cc -> .o
 [     CXX] src/mem/cache/compressors/cpack.cc -> ARM/mem/cache/compressors/cpack.o
 [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> ARM/python/_m5/param_MultiPrefetcher.cc
 [SO Param] m5.objects.Compressors, Base16Delta8 -> ARM/python/_m5/param_Base16Delta8.cc
 [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> ARM/params/DeltaCorrelatingPredictionTables.hh
 [SO Param] m5.objects.MemDelay, MemDelay -> ARM/params/MemDelay.hh
 [     CXX] ARM/python/_m5/param_Base16Delta8.cc -> .o
 [SO Param] m5.objects.Tags, BaseSetAssoc -> ARM/params/BaseSetAssoc.hh
 [     CXX] ARM/python/_m5/param_DeltaCorrelatingPredictionTables.cc -> .o
 [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> ARM/python/_m5/param_RepeatedQwordsCompressor.cc
 [     CXX] ARM/python/_m5/param_SimpleMemDelay.cc -> .o
 [     CXX] ARM/python/_m5/param_RepeatedQwordsCompressor.cc -> .o
 [     CXX] src/mem/mem_delay.cc -> ARM/mem/mem_delay.o
 [     CXX] ARM/python/_m5/param_MemDelay.cc -> .o
 [SO Param] m5.objects.ExternalMaster, ExternalMaster -> ARM/python/_m5/param_ExternalMaster.cc
 [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> ARM/params/IndirectMemoryPrefetcher.hh
 [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> ARM/python/_m5/param_HeteroMemCtrl.cc
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> ARM/python/_m5/param_QoSTurnaroundPolicyIdeal.cc
 [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> ARM/params/FrequentValuesCompressor.hh
 [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> ARM/params/MultiPrefetcher.hh
 [SO Param] m5.objects.PortTerminator, PortTerminator -> ARM/python/_m5/param_PortTerminator.cc
 [     CXX] ARM/python/_m5/param_PortTerminator.cc -> .o
 [SO Param] m5.objects.Controller, RubyController -> ARM/params/RubyController.hh
 [ENUMDECL] m5.objects.FuncUnit, OpClass -> ARM/enums/OpClass.hh
 [SO Param] m5.objects.XBar, SnoopFilter -> ARM/python/_m5/param_SnoopFilter.cc
 [SO Param] m5.objects.Sequencer, DMASequencer -> ARM/params/DMASequencer.hh
 [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> ARM/params/QoSFixedPriorityPolicy.hh
 [SO Param] m5.objects.Compressors, MultiCompressor -> ARM/params/MultiCompressor.hh
 [SO Param] m5.objects.HMCController, HMCController -> ARM/python/_m5/param_HMCController.cc
 [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> ARM/python/_m5/param_MemCheckerMonitor.cc
 [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> ARM/params/RubyPrefetcher.hh
 [     CXX] ARM/python/_m5/param_MultiCompressor.cc -> .o
 [     CXX] ARM/python/_m5/param_HMCController.cc -> .o
 [     CXX] src/mem/cache/compressors/multi.cc -> ARM/mem/cache/compressors/multi.o
 [SO Param] m5.objects.RubyCache, RubyCache -> ARM/params/RubyCache.hh
 [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> ARM/python/_m5/param_RangeAddrMapper.cc
 [     CXX] ARM/python/_m5/param_RangeAddrMapper.cc -> .o
 [SO Param] m5.objects.Sequencer, RubySequencer -> ARM/python/_m5/param_RubySequencer.cc
 [SO Param] m5.objects.Compressors, Base32Delta8 -> ARM/params/Base32Delta8.hh
 [ENUMDECL] m5.objects.System, MemoryMode -> ARM/enums/MemoryMode.hh
 [     CXX] ARM/python/_m5/param_Base32Delta8.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSFixedPriorityPolicy.cc -> .o
 [     CXX] ARM/python/_m5/param_SectorTags.cc -> .o
 [     CXX] ARM/python/_m5/param_SignaturePathPrefetcherV2.cc -> .o
 [     CXX] ARM/python/_m5/param_HeteroMemCtrl.cc -> .o
 [     CXX] ARM/python/_m5/param_SignaturePathPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSPolicy.cc -> .o
 [     CXX] ARM/python/_m5/param_WriteAllocator.cc -> .o
 [     CXX] src/mem/cache/prefetch/bop.cc -> ARM/mem/cache/prefetch/bop.o
 [     CXX] src/mem/cache/tags/sector_tags.cc -> ARM/mem/cache/tags/sector_tags.o
 [     CXX] src/mem/cache/tags/base_set_assoc.cc -> ARM/mem/cache/tags/base_set_assoc.o
 [     CXX] ARM/python/_m5/param_AMPMPrefetcher.cc -> .o
 [     CXX] src/mem/shared_memory_server.cc -> ARM/mem/shared_memory_server.o
 [     CXX] src/mem/ruby/system/DMASequencer.cc -> ARM/mem/ruby/system/DMASequencer.o
 [     CXX] ARM/python/_m5/param_MemInterface.cc -> .o
 [     CXX] src/mem/nvm_interface.cc -> ARM/mem/nvm_interface.o
 [     CXX] src/mem/cache/compressors/base.cc -> ARM/mem/cache/compressors/base.o
 [     CXX] src/mem/cache/prefetch/tagged.cc -> ARM/mem/cache/prefetch/tagged.o
 [     CXX] ARM/mem/ruby/protocol/Cache_CacheEntry.cc -> .o
 [     CXX] src/mem/cache/tags/base.cc -> ARM/mem/cache/tags/base.o
 [     CXX] src/mem/cache/prefetch/indirect_memory.cc -> ARM/mem/cache/prefetch/indirect_memory.o
 [     CXX] src/mem/cache/prefetch/multi.cc -> ARM/mem/cache/prefetch/multi.o
 [     CXX] src/mem/sys_bridge.cc -> ARM/mem/sys_bridge.o
 [     CXX] ARM/python/_m5/param_DRAMInterface.cc -> .o
 [     CXX] ARM/python/_m5/param_FALRU.cc -> .o
 [MAKE INC] src/mem/ruby/structures/RubyPrefetcherProxy.hh -> ARM/mem/ruby/protocol/RubyPrefetcherProxy.hh
 [     CXX] ARM/python/_m5/param_HBMCtrl.cc -> .o
 [     CXX] ARM/python/_m5/param_IrregularStreamBufferPrefetcher.cc -> .o
 [     CXX] src/mem/ruby/system/Sequencer.cc -> ARM/mem/ruby/system/Sequencer.o
 [     CXX] ARM/python/_m5/param_QoSMemCtrl.cc -> .o
 [MAKE INC] src/mem/ruby/system/Sequencer.hh -> ARM/mem/ruby/protocol/Sequencer.hh
 [     CXX] src/mem/cache/prefetch/base.cc -> ARM/mem/cache/prefetch/base.o
 [     CXX] src/mem/qos/turnaround_policy_ideal.cc -> ARM/mem/qos/turnaround_policy_ideal.o
 [     CXX] src/mem/hetero_mem_ctrl.cc -> ARM/mem/hetero_mem_ctrl.o
 [     CXX] src/mem/ruby/system/HTMSequencer.cc -> ARM/mem/ruby/system/HTMSequencer.o
 [     CXX] ARM/python/_m5/param_ExternalMaster.cc -> .o
 [     CXX] src/mem/mem_checker_monitor.cc -> ARM/mem/mem_checker_monitor.o
 [     CXX] src/mem/cache/prefetch/signature_path.cc -> ARM/mem/cache/prefetch/signature_path.o
 [     CXX] ARM/python/_m5/param_QoSTurnaroundPolicyIdeal.cc -> .o
 [     CXX] src/mem/cache/cache.cc -> ARM/mem/cache/cache.o
 [     CXX] src/mem/cache/prefetch/access_map_pattern_matching.cc -> ARM/mem/cache/prefetch/access_map_pattern_matching.o
 [     CXX] ARM/python/_m5/param_QueuedPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_RubySequencer.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSMemSinkCtrl.cc -> .o
 [     CXX] src/mem/cache/prefetch/pif.cc -> ARM/mem/cache/prefetch/pif.o
 [     CXX] ARM/python/_m5/param_BaseSetAssoc.cc -> .o
 [     CXX] src/mem/qos/mem_sink.cc -> ARM/mem/qos/mem_sink.o
 [     CXX] src/mem/dram_interface.cc -> ARM/mem/dram_interface.o
 [     CXX] ARM/python/_m5/param_BasePrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_SysBridge.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSPropFairPolicy.cc -> .o
 [     CXX] ARM/python/_m5/param_MultiPrefetcher.cc -> .o
 [MAKE INC] src/mem/ruby/structures/CacheMemory.hh -> ARM/mem/ruby/protocol/CacheMemory.hh
 [     CXX] ARM/python/_m5/param_RubySystem.cc -> .o
 [     CXX] src/mem/se_translating_port_proxy.cc -> ARM/mem/se_translating_port_proxy.o
 [     CXX] src/mem/ruby/common/DataBlock.cc -> ARM/mem/ruby/common/DataBlock.o
 [     CXX] ARM/mem/ruby/protocol/Cache_TBE.cc -> .o
 [     CXX] ARM/python/_m5/param_NoncoherentCache.cc -> .o
 [     CXX] src/mem/ruby/system/RubySystem.cc -> ARM/mem/ruby/system/RubySystem.o
 [     CXX] ARM/mem/ruby/protocol/Cache_RetryTriggerMsg.cc -> .o
 [MAKE INC] src/mem/ruby/structures/RubyPrefetcher.hh -> ARM/mem/ruby/protocol/RubyPrefetcher.hh
 [     CXX] src/mem/qos/policy.cc -> ARM/mem/qos/policy.o
 [     CXX] src/mem/cache/prefetch/irregular_stream_buffer.cc -> ARM/mem/cache/prefetch/irregular_stream_buffer.o
 [     CXX] ARM/python/_m5/param_MemCtrl.cc -> .o
 [     CXX] ARM/python/_m5/param_BOPPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSMemSinkInterface.cc -> .o
 [     CXX] ARM/python/_m5/param_FrequentValuesCompressor.cc -> .o
 [     CXX] ARM/python/_m5/param_SharedMemoryServer.cc -> .o
 [     CXX] src/mem/ruby/system/RubyPortProxy.cc -> ARM/mem/ruby/system/RubyPortProxy.o
 [     CXX] ARM/mem/ruby/protocol/Cache_ReplacementMsg.cc -> .o
 [     CXX] ARM/python/_m5/param_SBOOEPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_CommMonitor.cc -> .o
 [     CXX] src/mem/qos/policy_fixed_prio.cc -> ARM/mem/qos/policy_fixed_prio.o
 [MAKE INC] src/mem/ruby/system/DMASequencer.hh -> ARM/mem/ruby/protocol/DMASequencer.hh
 [     CXX] ARM/python/_m5/param_DCPTPrefetcher.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_DirEntry.cc -> .o
 [     CXX] ARM/python/_m5/param_DMASequencer.cc -> .o
 [     CXX] src/mem/mem_ctrl.cc -> ARM/mem/mem_ctrl.o
 [     CXX] src/mem/cache/mshr.cc -> ARM/mem/cache/mshr.o
 [     CXX] ARM/python/_m5/param_MemCheckerMonitor.cc -> .o
 [     CXX] src/mem/ruby/common/WriteMask.cc -> ARM/mem/ruby/common/WriteMask.o
 [     CXX] ARM/mem/ruby/protocol/CHIResponseMsg.cc -> .o
 [     CXX] src/mem/cache/write_queue_entry.cc -> ARM/mem/cache/write_queue_entry.o
 [     CXX] src/mem/qos/policy_pf.cc -> ARM/mem/qos/policy_pf.o
 [     CXX] src/mem/cache/prefetch/sbooe.cc -> ARM/mem/cache/prefetch/sbooe.o
 [     CXX] src/mem/cache/base.cc -> ARM/mem/cache/base.o
 [     CXX] ARM/python/_m5/param_RubyPortProxy.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseTags.cc -> .o
 [     CXX] src/mem/qos/mem_ctrl.cc -> ARM/mem/qos/mem_ctrl.o
 [     CXX] src/mem/mem_interface.cc -> ARM/mem/mem_interface.o
 [     CXX] src/mem/ruby/common/Address.cc -> ARM/mem/ruby/common/Address.o
 [     CXX] ARM/python/_m5/param_IndirectMemoryPrefetcher.cc -> .o
 [     CXX] src/mem/cache/prefetch/slim_ampm.cc -> ARM/mem/cache/prefetch/slim_ampm.o
 [     CXX] src/mem/abstract_mem.cc -> ARM/mem/abstract_mem.o
 [     CXX] ARM/python/_m5/param_SnoopFilter.cc -> .o
 [     CXX] src/mem/cache/tags/fa_lru.cc -> ARM/mem/cache/tags/fa_lru.o
 [     CXX] ARM/python/_m5/param_CompressedTags.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/CHIRequestMsg.cc -> .o
 [MAKE INC] src/mem/ruby/structures/WireBuffer.hh -> ARM/mem/ruby/protocol/WireBuffer.hh
 [     CXX] src/mem/snoop_filter.cc -> ARM/mem/snoop_filter.o
 [     CXX] src/mem/cache/prefetch/delta_correlating_prediction_tables.cc -> ARM/mem/cache/prefetch/delta_correlating_prediction_tables.o
 [     CXX] ARM/mem/ruby/protocol/CHIDataMsg.cc -> .o
 [     CXX] ARM/python/_m5/param_QoSTurnaroundPolicy.cc -> .o
 [MAKE INC] src/mem/ruby/system/HTMSequencer.hh -> ARM/mem/ruby/protocol/HTMSequencer.hh
 [     CXX] ARM/mem/ruby/protocol/Cache_Wakeup.cc -> .o
 [     CXX] ARM/python/_m5/param_Cache_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_Transitions.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MachineType.cc -> .o
 [     CXX] ARM/python/_m5/param_RubyPort.cc -> .o
 [     CXX] ARM/python/_m5/param_SlimAMPMPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_TaggedPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_NVMInterface.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Cache_TriggerMsg.cc -> .o
 [     CXX] src/mem/external_master.cc -> ARM/mem/external_master.o
 [     CXX] src/mem/cache/prefetch/queued.cc -> ARM/mem/cache/prefetch/queued.o
 [     CXX] src/mem/comm_monitor.cc -> ARM/mem/comm_monitor.o
 [     CXX] ARM/python/_m5/param_BaseCache.cc -> .o
 [     CXX] src/mem/ruby/system/CacheRecorder.cc -> ARM/mem/ruby/system/CacheRecorder.o
 [     CXX] ARM/python/_m5/param_PIFPrefetcher.cc -> .o
 [     CXX] src/mem/cache/tags/compressed_tags.cc -> ARM/mem/cache/tags/compressed_tags.o
 [     CXX] src/mem/cache/compressors/frequent_values.cc -> ARM/mem/cache/compressors/frequent_values.o
 [     CXX] src/mem/qos/q_policy.cc -> ARM/mem/qos/q_policy.o
 [     CXX] src/mem/hbm_ctrl.cc -> ARM/mem/hbm_ctrl.o
 [     CXX] src/mem/cache/noncoherent_cache.cc -> ARM/mem/cache/noncoherent_cache.o
 [     CXX] src/mem/cache/prefetch/spatio_temporal_memory_streaming.cc -> ARM/mem/cache/prefetch/spatio_temporal_memory_streaming.o
 [     CXX] ARM/mem/ruby/protocol/Cache_RetryQueueEntry.cc -> .o
 [SO Param] m5.objects.InstTracer, InstDisassembler -> ARM/params/InstDisassembler.hh
 [     CXX] src/mem/cache/prefetch/signature_path_v2.cc -> ARM/mem/cache/prefetch/signature_path_v2.o
 [     CXX] src/mem/translating_port_proxy.cc -> ARM/mem/translating_port_proxy.o
 [     CXX] src/mem/ruby/system/RubyPort.cc -> ARM/mem/ruby/system/RubyPort.o
 [     CXX] ARM/python/_m5/param_STeMSPrefetcher.cc -> .o
 [     CXX] ARM/python/_m5/param_Cache.cc -> .o
 [     CXX] ARM/python/_m5/param_RubyHTMSequencer.cc -> .o
 [     CXX] src/mem/cache/compressors/base_delta.cc -> ARM/mem/cache/compressors/base_delta.o
 [SO Param] m5.objects.IndexingPolicies, SetAssociative -> ARM/params/SetAssociative.hh
 [     CXX] ARM/python/_m5/param_SetAssociative.cc -> .o
 [     CXX] src/mem/cache/prefetch/stride.cc -> ARM/mem/cache/prefetch/stride.o
 [     CXX] ARM/python/_m5/param_StridePrefetcherHashedSetAssociative.cc -> .o
 [     CXX] src/mem/cache/tags/indexing_policies/set_associative.cc -> ARM/mem/cache/tags/indexing_policies/set_associative.o
 [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> ARM/params/SHiPMemRP.hh
 [SO Param] m5.objects.Prefetcher, StridePrefetcher -> ARM/python/_m5/param_StridePrefetcher.cc
 [     CXX] src/mem/cache/replacement_policies/ship_rp.cc -> ARM/mem/cache/replacement_policies/ship_rp.o
 [     CXX] ARM/python/_m5/param_SHiPMemRP.cc -> .o
 [     CXX] ARM/python/_m5/param_StridePrefetcher.cc -> .o
 [SO Param] m5.objects.XBar, CoherentXBar -> ARM/params/CoherentXBar.hh
 [     CXX] src/mem/coherent_xbar.cc -> ARM/mem/coherent_xbar.o
 [     CXX] ARM/python/_m5/param_CoherentXBar.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MemoryControlRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MemoryMsg.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MemoryRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_Controller.py.cc -> .o
 [SO Param] m5.objects.Memory_Controller, Memory_Controller -> ARM/python/_m5/param_Memory_Controller.cc
 [     CXX] ARM/python/_m5/param_Memory_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_Event.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_RetryQueueEntry.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_State.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_TBE.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_Transitions.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_TriggerMsg.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/Memory_Wakeup.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MessageSizeType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Controller.py.cc -> .o
 [SO Param] m5.objects.MiscNode_Controller, MiscNode_Controller -> ARM/python/_m5/param_MiscNode_Controller.cc
 [     CXX] ARM/python/_m5/param_MiscNode_Controller.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Event.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_RetryQueueEntry.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_RetryTriggerMsg.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_State.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_TBE.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Transitions.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_TriggerMsg.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/MiscNode_Wakeup.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/PrefetchBit.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/RequestStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/RubyAccessMode.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/RubyRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/SequencerMsg.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/SequencerRequestType.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/SequencerStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/TesterStatus.cc -> .o
 [     CXX] ARM/mem/ruby/protocol/TransitionResult.cc -> .o
 [     CXX] ARM/mem/ruby/network/BasicLink.py.cc -> .o
 [SO Param] m5.objects.BasicLink, BasicLink -> ARM/python/_m5/param_BasicLink.cc
 [SO Param] m5.objects.BasicLink, BasicExtLink -> ARM/python/_m5/param_BasicExtLink.cc
 [     CXX] ARM/python/_m5/param_BasicLink.cc -> .o
 [     CXX] ARM/python/_m5/param_BasicExtLink.cc -> .o
 [SO Param] m5.objects.BasicLink, BasicIntLink -> ARM/python/_m5/param_BasicIntLink.cc
 [     CXX] ARM/mem/ruby/network/BasicRouter.py.cc -> .o
 [     CXX] ARM/python/_m5/param_BasicIntLink.cc -> .o
 [SO Param] m5.objects.BasicRouter, BasicRouter -> ARM/python/_m5/param_BasicRouter.cc
 [     CXX] ARM/python/_m5/param_BasicRouter.cc -> .o
 [     CXX] ARM/mem/ruby/network/MessageBuffer.py.cc -> .o
 [SO Param] m5.objects.MessageBuffer, MessageBuffer -> ARM/python/_m5/param_MessageBuffer.cc
 [     CXX] ARM/python/_m5/param_MessageBuffer.cc -> .o
 [ENUM STR] m5.objects.MessageBuffer, MessageRandomization -> ARM/enums/MessageRandomization.cc
 [     CXX] ARM/mem/ruby/network/Network.py.cc -> .o
 [     CXX] ARM/enums/MessageRandomization.cc -> .o
 [SO Param] m5.objects.Network, RubyNetwork -> ARM/python/_m5/param_RubyNetwork.cc
 [     CXX] src/mem/ruby/network/BasicLink.cc -> ARM/mem/ruby/network/BasicLink.o
 [     CXX] ARM/python/_m5/param_RubyNetwork.cc -> .o
 [     CXX] src/mem/ruby/network/BasicRouter.cc -> ARM/mem/ruby/network/BasicRouter.o
 [     CXX] src/mem/ruby/network/MessageBuffer.cc -> ARM/mem/ruby/network/MessageBuffer.o
 [     CXX] src/mem/ruby/network/Network.cc -> ARM/mem/ruby/network/Network.o
 [     CXX] src/mem/ruby/network/Topology.cc -> ARM/mem/ruby/network/Topology.o
 [     CXX] ARM/mem/ruby/network/fault_model/FaultModel.py.cc -> .o
 [SO Param] m5.objects.FaultModel, FaultModel -> ARM/python/_m5/param_FaultModel.cc
 [SO Param] m5.objects.FaultModel, FaultModel -> ARM/params/FaultModel.hh
 [     CXX] ARM/mem/ruby/network/simple/SimpleLink.py.cc -> .o
 [     CXX] ARM/python/_m5/param_FaultModel.cc -> .o
 [     CXX] src/mem/ruby/network/fault_model/FaultModel.cc -> ARM/mem/ruby/network/fault_model/FaultModel.o
 [SO Param] m5.objects.SimpleLink, SimpleExtLink -> ARM/python/_m5/param_SimpleExtLink.cc
 [SO Param] m5.objects.SimpleLink, SimpleExtLink -> ARM/params/SimpleExtLink.hh
 [SO Param] m5.objects.SimpleLink, SimpleIntLink -> ARM/params/SimpleIntLink.hh
 [SO Param] m5.objects.SimpleLink, SimpleIntLink -> ARM/python/_m5/param_SimpleIntLink.cc
 [     CXX] ARM/python/_m5/param_SimpleExtLink.cc -> .o
 [     CXX] ARM/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o
 [     CXX] ARM/python/_m5/param_SimpleIntLink.cc -> .o
 [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> ARM/python/_m5/param_SimpleNetwork.cc
 [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> ARM/params/SimpleNetwork.hh
 [     CXX] ARM/python/_m5/param_SimpleNetwork.cc -> .o
 [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> ARM/python/_m5/param_BaseRoutingUnit.cc
 [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> ARM/params/BaseRoutingUnit.hh
 [     CXX] ARM/python/_m5/param_BaseRoutingUnit.cc -> .o
 [SO Param] m5.objects.SimpleNetwork, WeightBased -> ARM/python/_m5/param_WeightBased.cc
 [SO Param] m5.objects.SimpleNetwork, WeightBased -> ARM/params/WeightBased.hh
 [     CXX] ARM/python/_m5/param_WeightBased.cc -> .o
 [SO Param] m5.objects.SimpleNetwork, Switch -> ARM/python/_m5/param_Switch.cc
 [SO Param] m5.objects.SimpleNetwork, Switch -> ARM/params/Switch.hh
 [     CXX] ARM/python/_m5/param_Switch.cc -> .o
 [     CXX] src/mem/ruby/network/simple/PerfectSwitch.cc -> ARM/mem/ruby/network/simple/PerfectSwitch.o
 [     CXX] src/mem/ruby/network/simple/SimpleLink.cc -> ARM/mem/ruby/network/simple/SimpleLink.o
 [     CXX] src/mem/ruby/network/simple/SimpleNetwork.cc -> ARM/mem/ruby/network/simple/SimpleNetwork.o
 [     CXX] src/mem/ruby/network/simple/Switch.cc -> ARM/mem/ruby/network/simple/Switch.o
 [     CXX] src/mem/ruby/network/simple/Throttle.cc -> ARM/mem/ruby/network/simple/Throttle.o
 [     CXX] src/mem/ruby/network/simple/routing/WeightBased.cc -> ARM/mem/ruby/network/simple/routing/WeightBased.o
 [     CXX] ARM/mem/ruby/network/garnet/GarnetLink.py.cc -> .o
 [SO Param] m5.objects.GarnetLink, NetworkLink -> ARM/python/_m5/param_NetworkLink.cc
 [SO Param] m5.objects.GarnetLink, CreditLink -> ARM/python/_m5/param_CreditLink.cc
 [SO Param] m5.objects.GarnetLink, NetworkLink -> ARM/params/NetworkLink.hh
 [SO Param] m5.objects.GarnetLink, CreditLink -> ARM/params/CreditLink.hh
 [     CXX] ARM/python/_m5/param_NetworkLink.cc -> .o
 [     CXX] ARM/python/_m5/param_CreditLink.cc -> .o
 [SO Param] m5.objects.GarnetLink, NetworkBridge -> ARM/python/_m5/param_NetworkBridge.cc
 [ENUMDECL] m5.objects.GarnetLink, CDCType -> ARM/enums/CDCType.hh
 [SO Param] m5.objects.GarnetLink, NetworkBridge -> ARM/params/NetworkBridge.hh
 [SO Param] m5.objects.GarnetLink, GarnetExtLink -> ARM/params/GarnetExtLink.hh
 [SO Param] m5.objects.GarnetLink, GarnetIntLink -> ARM/params/GarnetIntLink.hh
 [SO Param] m5.objects.GarnetLink, GarnetIntLink -> ARM/python/_m5/param_GarnetIntLink.cc
 [SO Param] m5.objects.GarnetLink, GarnetExtLink -> ARM/python/_m5/param_GarnetExtLink.cc
 [     CXX] ARM/python/_m5/param_NetworkBridge.cc -> .o
 [     CXX] ARM/python/_m5/param_GarnetIntLink.cc -> .o
 [     CXX] ARM/python/_m5/param_GarnetExtLink.cc -> .o
 [ENUM STR] m5.objects.GarnetLink, CDCType -> ARM/enums/CDCType.cc
 [     CXX] ARM/enums/CDCType.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .o
 [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> ARM/python/_m5/param_GarnetNetwork.cc
 [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> ARM/params/GarnetNetwork.hh
 [     CXX] ARM/python/_m5/param_GarnetNetwork.cc -> .o
 [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> ARM/python/_m5/param_GarnetNetworkInterface.cc
 [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> ARM/python/_m5/param_GarnetRouter.cc
 [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> ARM/params/GarnetNetworkInterface.hh
 [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> ARM/params/GarnetRouter.hh
 [     CXX] ARM/python/_m5/param_GarnetNetworkInterface.cc -> .o
 [     CXX] ARM/python/_m5/param_GarnetRouter.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/GarnetLink.cc -> ARM/mem/ruby/network/garnet/GarnetLink.o
 [     CXX] src/mem/ruby/network/garnet/GarnetNetwork.cc -> ARM/mem/ruby/network/garnet/GarnetNetwork.o
 [     CXX] src/mem/ruby/network/garnet/InputUnit.cc -> ARM/mem/ruby/network/garnet/InputUnit.o
 [     CXX] src/mem/ruby/network/garnet/NetworkInterface.cc -> ARM/mem/ruby/network/garnet/NetworkInterface.o
 [     CXX] src/mem/ruby/network/garnet/NetworkLink.cc -> ARM/mem/ruby/network/garnet/NetworkLink.o
 [     CXX] src/mem/ruby/network/garnet/OutVcState.cc -> ARM/mem/ruby/network/garnet/OutVcState.o
 [     CXX] src/mem/ruby/network/garnet/OutputUnit.cc -> ARM/mem/ruby/network/garnet/OutputUnit.o
 [     CXX] src/mem/ruby/network/garnet/Router.cc -> ARM/mem/ruby/network/garnet/Router.o
 [     CXX] src/mem/ruby/network/garnet/RoutingUnit.cc -> ARM/mem/ruby/network/garnet/RoutingUnit.o
 [     CXX] src/mem/ruby/network/garnet/SwitchAllocator.cc -> ARM/mem/ruby/network/garnet/SwitchAllocator.o
 [     CXX] src/mem/ruby/network/garnet/CrossbarSwitch.cc -> ARM/mem/ruby/network/garnet/CrossbarSwitch.o
 [     CXX] src/mem/ruby/network/garnet/VirtualChannel.cc -> ARM/mem/ruby/network/garnet/VirtualChannel.o
 [     CXX] src/mem/ruby/network/garnet/flitBuffer.cc -> ARM/mem/ruby/network/garnet/flitBuffer.o
 [     CXX] src/mem/ruby/network/garnet/flit.cc -> ARM/mem/ruby/network/garnet/flit.o
 [     CXX] src/mem/ruby/network/garnet/Credit.cc -> ARM/mem/ruby/network/garnet/Credit.o
 [     CXX] src/mem/ruby/network/garnet/NetworkBridge.cc -> ARM/mem/ruby/network/garnet/NetworkBridge.o
 [     CXX] ARM/mem/ruby/structures/RubyCache.py.cc -> .o
 [SO Param] m5.objects.RubyCache, RubyCache -> ARM/python/_m5/param_RubyCache.cc
 [     CXX] ARM/mem/ruby/structures/DirectoryMemory.py.cc -> .o
 [     CXX] ARM/python/_m5/param_RubyCache.cc -> .o
 [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> ARM/python/_m5/param_RubyDirectoryMemory.cc
 [     CXX] ARM/python/_m5/param_RubyDirectoryMemory.cc -> .o
 [     CXX] ARM/mem/ruby/structures/RubyPrefetcher.py.cc -> .o
 [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> ARM/python/_m5/param_RubyPrefetcher.cc
 [     CXX] ARM/python/_m5/param_RubyPrefetcher.cc -> .o
 [     CXX] ARM/mem/ruby/structures/WireBuffer.py.cc -> .o
 [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> ARM/python/_m5/param_RubyWireBuffer.cc
 [     CXX] src/mem/ruby/structures/DirectoryMemory.cc -> ARM/mem/ruby/structures/DirectoryMemory.o
 [     CXX] ARM/python/_m5/param_RubyWireBuffer.cc -> .o
 [     CXX] src/mem/ruby/structures/CacheMemory.cc -> ARM/mem/ruby/structures/CacheMemory.o
 [     CXX] src/mem/ruby/structures/WireBuffer.cc -> ARM/mem/ruby/structures/WireBuffer.o
 [     CXX] src/mem/ruby/structures/PersistentTable.cc -> ARM/mem/ruby/structures/PersistentTable.o
 [     CXX] src/mem/ruby/structures/RubyPrefetcher.cc -> ARM/mem/ruby/structures/RubyPrefetcher.o
 [     CXX] src/mem/ruby/structures/RubyPrefetcherProxy.cc -> ARM/mem/ruby/structures/RubyPrefetcherProxy.o
 [     CXX] src/mem/ruby/structures/TimerTable.cc -> ARM/mem/ruby/structures/TimerTable.o
 [     CXX] src/mem/ruby/structures/BankedArray.cc -> ARM/mem/ruby/structures/BankedArray.o
 [     CXX] src/mem/ruby/structures/ALUFreeListArray.cc -> ARM/mem/ruby/structures/ALUFreeListArray.o
 [     CXX] src/mem/ruby/structures/TBEStorage.cc -> ARM/mem/ruby/structures/TBEStorage.o
 [     CXX] src/mem/ruby/structures/MN_TBETable.cc -> ARM/mem/ruby/structures/MN_TBETable.o
 [     CXX] src/mem/ruby/profiler/AccessTraceForAddress.cc -> ARM/mem/ruby/profiler/AccessTraceForAddress.o
 [     CXX] src/mem/ruby/profiler/AddressProfiler.cc -> ARM/mem/ruby/profiler/AddressProfiler.o
 [CONFIG H] BUILD_GPU, 0 -> ARM/config/build_gpu.hh
 [ CFG ISA]  -> ARM/config/the_gpu_isa.hh
 [SO Param] m5.objects.ComputeUnit, ComputeUnit -> ARM/params/ComputeUnit.hh
 [     CXX] src/mem/ruby/profiler/StoreTrace.cc -> ARM/mem/ruby/profiler/StoreTrace.o
 [SO Param] m5.objects.CommInterface, CommInterface -> ARM/params/CommInterface.hh
 [SO Param] m5.objects.HWInterface, HWInterface -> ARM/params/HWInterface.hh
 [     CXX] ARM/mem/ruby/slicc_interface/Controller.py.cc -> .o
 [SO Param] m5.objects.Controller, RubyController -> ARM/python/_m5/param_RubyController.cc
 [SO Param] m5.objects.Gic, BaseGic -> ARM/params/BaseGic.hh
 [SO Param] m5.objects.Device, BasicPioDevice -> ARM/params/BasicPioDevice.hh
 [     CXX] ARM/python/_m5/param_RubyController.cc -> .o
 [SO Param] m5.objects.CycleCounts, CycleCounts -> ARM/params/CycleCounts.hh
 [SO Param] m5.objects.FunctionalUnits, FunctionalUnits -> ARM/params/FunctionalUnits.hh
 [SO Param] m5.objects.HWStatistics, HWStatistics -> ARM/params/HWStatistics.hh
 [SO Param] m5.objects.InstConfig, InstConfig -> ARM/params/InstConfig.hh
 [SO Param] m5.objects.InstOpCodes, InstOpCodes -> ARM/params/InstOpCodes.hh
 [SO Param] m5.objects.SALAMPowerModel, SALAMPowerModel -> ARM/params/SALAMPowerModel.hh
 [SO Param] m5.objects.SimulatorConfig, SimulatorConfig -> ARM/params/SimulatorConfig.hh
 [     CXX] src/mem/ruby/slicc_interface/AbstractController.cc -> ARM/mem/ruby/slicc_interface/AbstractController.o
 [     CXX] src/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> ARM/mem/ruby/slicc_interface/AbstractCacheEntry.o
 [     CXX] src/mem/ruby/slicc_interface/RubyRequest.cc -> ARM/mem/ruby/slicc_interface/RubyRequest.o
 [SO Param] m5.objects.Device, PioDevice -> ARM/params/PioDevice.hh
 [SO Param] m5.objects.Platform, Platform -> ARM/params/Platform.hh
 [SO Param] m5.objects.FunctionalUnits, BitRegister -> ARM/params/BitRegister.hh
 [SO Param] m5.objects.FunctionalUnits, BitShifter -> ARM/params/BitShifter.hh
 [SO Param] m5.objects.FunctionalUnits, BitwiseOperations -> ARM/params/BitwiseOperations.hh
 [SO Param] m5.objects.FunctionalUnits, DoubleAdder -> ARM/params/DoubleAdder.hh
 [SO Param] m5.objects.FunctionalUnits, DoubleDivider -> ARM/params/DoubleDivider.hh
 [SO Param] m5.objects.FunctionalUnits, DoubleMultiplier -> ARM/params/DoubleMultiplier.hh
 [SO Param] m5.objects.FunctionalUnits, FloatAdder -> ARM/params/FloatAdder.hh
 [SO Param] m5.objects.FunctionalUnits, FloatDivider -> ARM/params/FloatDivider.hh
 [SO Param] m5.objects.FunctionalUnits, FloatMultiplier -> ARM/params/FloatMultiplier.hh
 [SO Param] m5.objects.FunctionalUnits, IntegerAdder -> ARM/params/IntegerAdder.hh
 [SO Param] m5.objects.FunctionalUnits, IntegerMultiplier -> ARM/params/IntegerMultiplier.hh
 [SO Param] m5.objects.InstConfig, Add -> ARM/params/Add.hh
 [SO Param] m5.objects.InstConfig, Addrspacecast -> ARM/params/Addrspacecast.hh
 [SO Param] m5.objects.InstConfig, Alloca -> ARM/params/Alloca.hh
 [SO Param] m5.objects.InstConfig, AndInst -> ARM/params/AndInst.hh
 [SO Param] m5.objects.InstConfig, Ashr -> ARM/params/Ashr.hh
 [SO Param] m5.objects.InstConfig, Bitcast -> ARM/params/Bitcast.hh
 [SO Param] m5.objects.InstConfig, Br -> ARM/params/Br.hh
 [SO Param] m5.objects.InstConfig, Call -> ARM/params/Call.hh
 [SO Param] m5.objects.InstConfig, Fadd -> ARM/params/Fadd.hh
 [SO Param] m5.objects.InstConfig, Fcmp -> ARM/params/Fcmp.hh
 [SO Param] m5.objects.InstConfig, Fdiv -> ARM/params/Fdiv.hh
 [SO Param] m5.objects.InstConfig, Fence -> ARM/params/Fence.hh
 [SO Param] m5.objects.InstConfig, Fmul -> ARM/params/Fmul.hh
 [SO Param] m5.objects.InstConfig, Fpext -> ARM/params/Fpext.hh
 [SO Param] m5.objects.InstConfig, Fptosi -> ARM/params/Fptosi.hh
 [SO Param] m5.objects.InstConfig, Fptoui -> ARM/params/Fptoui.hh
 [SO Param] m5.objects.InstConfig, Fptrunc -> ARM/params/Fptrunc.hh
 [SO Param] m5.objects.InstConfig, Frem -> ARM/params/Frem.hh
 [SO Param] m5.objects.InstConfig, Fsub -> ARM/params/Fsub.hh
 [SO Param] m5.objects.InstConfig, Gep -> ARM/params/Gep.hh
 [SO Param] m5.objects.InstConfig, Icmp -> ARM/params/Icmp.hh
 [SO Param] m5.objects.InstConfig, Indirectbr -> ARM/params/Indirectbr.hh
 [SO Param] m5.objects.InstConfig, Inttoptr -> ARM/params/Inttoptr.hh
 [SO Param] m5.objects.InstConfig, Invoke -> ARM/params/Invoke.hh
 [SO Param] m5.objects.InstConfig, Landingpad -> ARM/params/Landingpad.hh
 [SO Param] m5.objects.InstConfig, Load -> ARM/params/Load.hh
 [SO Param] m5.objects.InstConfig, Lshr -> ARM/params/Lshr.hh
 [SO Param] m5.objects.InstConfig, Mul -> ARM/params/Mul.hh
 [SO Param] m5.objects.InstConfig, OrInst -> ARM/params/OrInst.hh
 [SO Param] m5.objects.InstConfig, Phi -> ARM/params/Phi.hh
 [SO Param] m5.objects.InstConfig, Ptrtoint -> ARM/params/Ptrtoint.hh
 [SO Param] m5.objects.InstConfig, Resume -> ARM/params/Resume.hh
 [SO Param] m5.objects.InstConfig, Ret -> ARM/params/Ret.hh
 [SO Param] m5.objects.InstConfig, Sdiv -> ARM/params/Sdiv.hh
 [SO Param] m5.objects.InstConfig, Select -> ARM/params/Select.hh
 [SO Param] m5.objects.InstConfig, Sext -> ARM/params/Sext.hh
 [SO Param] m5.objects.InstConfig, Shl -> ARM/params/Shl.hh
 [SO Param] m5.objects.InstConfig, Srem -> ARM/params/Srem.hh
 [SO Param] m5.objects.InstConfig, Store -> ARM/params/Store.hh
 [SO Param] m5.objects.InstConfig, Sub -> ARM/params/Sub.hh
 [SO Param] m5.objects.InstConfig, SwitchInst -> ARM/params/SwitchInst.hh
 [SO Param] m5.objects.InstConfig, Trunc -> ARM/params/Trunc.hh
 [SO Param] m5.objects.InstConfig, Udiv -> ARM/params/Udiv.hh
 [SO Param] m5.objects.InstConfig, Uitofp -> ARM/params/Uitofp.hh
 [SO Param] m5.objects.InstConfig, Unreachable -> ARM/params/Unreachable.hh
 [SO Param] m5.objects.InstConfig, Urem -> ARM/params/Urem.hh
 [SO Param] m5.objects.InstConfig, Vaarg -> ARM/params/Vaarg.hh
 [SO Param] m5.objects.InstConfig, XorInst -> ARM/params/XorInst.hh
 [SO Param] m5.objects.InstConfig, Zext -> ARM/params/Zext.hh
 [     CXX] ARM/mem/probes/BaseMemProbe.py.cc -> .o
 [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> ARM/python/_m5/param_BaseMemProbe.cc
 [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> ARM/params/BaseMemProbe.hh
 [     CXX] ARM/mem/probes/StackDistProbe.py.cc -> .o
 [     CXX] src/mem/ruby/profiler/Profiler.cc -> ARM/mem/ruby/profiler/Profiler.o
 [SO Param] m5.objects.StackDistProbe, StackDistProbe -> ARM/python/_m5/param_StackDistProbe.cc
 [     CXX] ARM/python/_m5/param_BaseMemProbe.cc -> .o
 [SO Param] m5.objects.StackDistProbe, StackDistProbe -> ARM/params/StackDistProbe.hh
 [     CXX] ARM/python/_m5/param_StackDistProbe.cc -> .o
 [     CXX] src/mem/probes/base.cc -> ARM/mem/probes/base.o
 [     CXX] src/mem/probes/stack_dist.cc -> ARM/mem/probes/stack_dist.o
 [     CXX] ARM/mem/probes/MemFootprintProbe.py.cc -> .o
 [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> ARM/python/_m5/param_MemFootprintProbe.cc
 [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> ARM/params/MemFootprintProbe.hh
 [     CXX] ARM/mem/probes/MemTraceProbe.py.cc -> .o
 [     CXX] ARM/python/_m5/param_MemFootprintProbe.cc -> .o
 [     CXX] src/mem/probes/mem_footprint.cc -> ARM/mem/probes/mem_footprint.o
 [SO Param] m5.objects.MemTraceProbe, MemTraceProbe -> ARM/python/_m5/param_MemTraceProbe.cc
 [SO Param] m5.objects.MemTraceProbe, MemTraceProbe -> ARM/params/MemTraceProbe.hh
 [     CXX] ARM/python/_m5/param_MemTraceProbe.cc -> .o
 [  PROTOC] src/proto/packet.proto -> ARM/proto/packet.pb.cc, ARM/proto/packet.pb.h
 [     CXX] src/mem/probes/mem_trace.cc -> ARM/mem/probes/mem_trace.o
 [ TRACING]  -> ARM/debug/DebugPrintf.hh
 [ENUMDECL] m5.objects.Workload, KernelPanicOopsBehaviour -> ARM/enums/KernelPanicOopsBehaviour.hh
 [ TRACING]  -> ARM/debug/SyscallVerbose.hh
 [SO Param] m5.objects.Workload, SEWorkload -> ARM/params/SEWorkload.hh
 [     CXX] src/kern/linux/events.cc -> ARM/kern/linux/events.o
 [     CXX] src/kern/linux/linux.cc -> ARM/kern/linux/linux.o
 [     CXX] src/kern/linux/helpers.cc -> ARM/kern/linux/helpers.o
 [     CXX] src/kern/linux/printk.cc -> ARM/kern/linux/printk.o
 [     CXX] src/kern/freebsd/events.cc -> ARM/kern/freebsd/events.o
 [     CXX] src/kern/operatingsystem.cc -> ARM/kern/operatingsystem.o
 [ TRACING]  -> ARM/debug/PCEvent.hh
 [     CXX] src/kern/system_events.cc -> ARM/kern/system_events.o
 [ TRACING]  -> ARM/debug/DebugPrintf.cc
 [     CXX] ARM/debug/DebugPrintf.cc -> .o
 [ TRACING]  -> ARM/debug/Printf.cc
 [ TRACING]  -> ARM/debug/Printf.hh
 [     CXX] ARM/debug/Printf.cc -> .o
 [     CXX] ARM/hwacc/CommInterface.py.cc -> .o
 [SO Param] m5.objects.CommInterface, CommInterface -> ARM/python/_m5/param_CommInterface.cc
 [     CXX] ARM/hwacc/ScratchpadMemory.py.cc -> .o
 [ENUMDECL] m5.objects.Gic, ArmInterruptType -> ARM/enums/ArmInterruptType.hh
 [ENUMDECL] m5.objects.ArmSystem, ArmExtension -> ARM/enums/ArmExtension.hh
 [SO Param] m5.objects.ArmSystem, ArmSystem -> ARM/params/ArmSystem.hh
 [ TRACING]  -> ARM/debug/CommInterface.hh
 [ TRACING]  -> ARM/debug/CommInterfaceQueues.hh
 [ TRACING]  -> ARM/debug/DMA.hh
 [ TRACING]  -> ARM/debug/DeviceMMR.hh
 [ TRACING]  -> ARM/debug/LLVMInterface.hh
 [ TRACING]  -> ARM/debug/LLVMParse.hh
 [ TRACING]  -> ARM/debug/NoncoherentDma.hh
 [ TRACING]  -> ARM/debug/Runtime.hh
 [ TRACING]  -> ARM/debug/RuntimeCompute.hh
 [ TRACING]  -> ARM/debug/RuntimeQueues.hh
 [ TRACING]  -> ARM/debug/SALAM_Debug.hh
 [ TRACING]  -> ARM/debug/Step.hh
 [ TRACING]  -> ARM/debug/StreamDma.hh
 [ TRACING]  -> ARM/debug/Trace.hh
 [SO Param] m5.objects.ScratchpadMemory, ScratchpadMemory -> ARM/params/ScratchpadMemory.hh
 [ TRACING]  -> ARM/debug/Decoder.hh
 [SO Param] m5.objects.ScratchpadMemory, ScratchpadMemory -> ARM/python/_m5/param_ScratchpadMemory.cc
 [SO Param] m5.objects.ArmSystem, ArmRelease -> ARM/params/ArmRelease.hh
 [     CXX] ARM/python/_m5/param_ScratchpadMemory.cc -> .o
 [SO Param] m5.objects.ArmSemihosting, ArmSemihosting -> ARM/params/ArmSemihosting.hh
 [     CXX] ARM/hwacc/NoncoherentDma.py.cc -> .o
 [SO Param] m5.objects.BaseSemihosting, BaseSemihosting -> ARM/params/BaseSemihosting.hh
 [     CXX] ARM/python/_m5/param_CommInterface.cc -> .o
 [SO Param] m5.objects.NoncoherentDma, NoncoherentDma -> ARM/python/_m5/param_NoncoherentDma.cc
 [SO Param] m5.objects.NoncoherentDma, NoncoherentDma -> ARM/params/NoncoherentDma.hh
 [SO Param] m5.objects.Device, DmaDevice -> ARM/params/DmaDevice.hh
 [     CXX] ARM/python/_m5/param_NoncoherentDma.cc -> .o
 [     CXX] ARM/hwacc/StreamDma.py.cc -> .o
 [SO Param] m5.objects.StreamDma, StreamDma -> ARM/python/_m5/param_StreamDma.cc
 [SO Param] m5.objects.StreamDma, StreamDma -> ARM/params/StreamDma.hh
 [     CXX] ARM/python/_m5/param_StreamDma.cc -> .o
 [     CXX] ARM/hwacc/AccCluster.py.cc -> .o
 [SO Param] m5.objects.AccCluster, AccCluster -> ARM/python/_m5/param_AccCluster.cc
 [     CXX] ARM/hwacc/StreamBuffer.py.cc -> .o
 [SO Param] m5.objects.AccCluster, AccCluster -> ARM/params/AccCluster.hh
 [     CXX] ARM/python/_m5/param_AccCluster.cc -> .o
 [SO Param] m5.objects.StreamBuffer, StreamBuffer -> ARM/python/_m5/param_StreamBuffer.cc
 [SO Param] m5.objects.StreamBuffer, StreamBuffer -> ARM/params/StreamBuffer.hh
 [     CXX] ARM/hwacc/RegisterBank.py.cc -> .o
 [SO Param] m5.objects.RegisterBank, RegisterBank -> ARM/python/_m5/param_RegisterBank.cc
 [     CXX] ARM/python/_m5/param_StreamBuffer.cc -> .o
 [SO Param] m5.objects.RegisterBank, RegisterBank -> ARM/params/RegisterBank.hh
 [     CXX] ARM/python/_m5/param_RegisterBank.cc -> .o
 [     CXX] ARM/hwacc/ComputeUnit.py.cc -> .o
 [SO Param] m5.objects.ComputeUnit, ComputeUnit -> ARM/python/_m5/param_ComputeUnit.cc
 [     CXX] ARM/python/_m5/param_ComputeUnit.cc -> .o
 [     CXX] ARM/hwacc/LLVMInterface.py.cc -> .o
 [SO Param] m5.objects.LLVMInterface, LLVMInterface -> ARM/python/_m5/param_LLVMInterface.cc
 [     CXX] ARM/hwacc/CycleCounts.py.cc -> .o
 [SO Param] m5.objects.LLVMInterface, LLVMInterface -> ARM/params/LLVMInterface.hh
 [     CXX] ARM/python/_m5/param_LLVMInterface.cc -> .o
 [SO Param] m5.objects.CycleCounts, CycleCounts -> ARM/python/_m5/param_CycleCounts.cc
 [     CXX] ARM/hwacc/FunctionalUnits.py.cc -> .o
 [     CXX] ARM/python/_m5/param_CycleCounts.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, FunctionalUnits -> ARM/python/_m5/param_FunctionalUnits.cc
 [     CXX] ARM/python/_m5/param_FunctionalUnits.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, BitRegister -> ARM/python/_m5/param_BitRegister.cc
 [     CXX] ARM/python/_m5/param_BitRegister.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, DoubleMultiplier -> ARM/python/_m5/param_DoubleMultiplier.cc
 [     CXX] ARM/python/_m5/param_DoubleMultiplier.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, BitwiseOperations -> ARM/python/_m5/param_BitwiseOperations.cc
 [     CXX] ARM/python/_m5/param_BitwiseOperations.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, DoubleAdder -> ARM/python/_m5/param_DoubleAdder.cc
 [     CXX] ARM/python/_m5/param_DoubleAdder.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, FloatDivider -> ARM/python/_m5/param_FloatDivider.cc
 [SO Param] m5.objects.FunctionalUnits, BitShifter -> ARM/python/_m5/param_BitShifter.cc
 [     CXX] ARM/python/_m5/param_FloatDivider.cc -> .o
 [     CXX] ARM/python/_m5/param_BitShifter.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, IntegerMultiplier -> ARM/python/_m5/param_IntegerMultiplier.cc
 [SO Param] m5.objects.FunctionalUnits, IntegerAdder -> ARM/python/_m5/param_IntegerAdder.cc
 [     CXX] ARM/python/_m5/param_IntegerMultiplier.cc -> .o
 [     CXX] ARM/python/_m5/param_IntegerAdder.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, DoubleDivider -> ARM/python/_m5/param_DoubleDivider.cc
 [     CXX] ARM/python/_m5/param_DoubleDivider.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, FloatAdder -> ARM/python/_m5/param_FloatAdder.cc
 [     CXX] ARM/python/_m5/param_FloatAdder.cc -> .o
 [SO Param] m5.objects.FunctionalUnits, FloatMultiplier -> ARM/python/_m5/param_FloatMultiplier.cc
 [     CXX] ARM/python/_m5/param_FloatMultiplier.cc -> .o
 [     CXX] ARM/hwacc/HWInterface.py.cc -> .o
 [SO Param] m5.objects.HWInterface, HWInterface -> ARM/python/_m5/param_HWInterface.cc
 [     CXX] ARM/python/_m5/param_HWInterface.cc -> .o
 [     CXX] ARM/hwacc/HWStatistics.py.cc -> .o
 [SO Param] m5.objects.HWStatistics, HWStatistics -> ARM/python/_m5/param_HWStatistics.cc
 [     CXX] ARM/python/_m5/param_HWStatistics.cc -> .o
 [     CXX] ARM/hwacc/InstConfig.py.cc -> .o
 [SO Param] m5.objects.InstConfig, InstConfig -> ARM/python/_m5/param_InstConfig.cc
 [SO Param] m5.objects.InstConfig, Add -> ARM/python/_m5/param_Add.cc
 [     CXX] ARM/python/_m5/param_Add.cc -> .o
 [     CXX] ARM/python/_m5/param_InstConfig.cc -> .o
 [SO Param] m5.objects.InstConfig, Addrspacecast -> ARM/python/_m5/param_Addrspacecast.cc
 [     CXX] ARM/python/_m5/param_Addrspacecast.cc -> .o
 [SO Param] m5.objects.InstConfig, Alloca -> ARM/python/_m5/param_Alloca.cc
 [     CXX] ARM/python/_m5/param_Alloca.cc -> .o
 [SO Param] m5.objects.InstConfig, AndInst -> ARM/python/_m5/param_AndInst.cc
 [     CXX] ARM/python/_m5/param_AndInst.cc -> .o
 [SO Param] m5.objects.InstConfig, Ashr -> ARM/python/_m5/param_Ashr.cc
 [     CXX] ARM/python/_m5/param_Ashr.cc -> .o
 [SO Param] m5.objects.InstConfig, Bitcast -> ARM/python/_m5/param_Bitcast.cc
 [     CXX] ARM/python/_m5/param_Bitcast.cc -> .o
 [SO Param] m5.objects.InstConfig, Br -> ARM/python/_m5/param_Br.cc
 [     CXX] ARM/python/_m5/param_Br.cc -> .o
 [SO Param] m5.objects.InstConfig, Call -> ARM/python/_m5/param_Call.cc
 [     CXX] ARM/python/_m5/param_Call.cc -> .o
 [SO Param] m5.objects.InstConfig, Fadd -> ARM/python/_m5/param_Fadd.cc
 [     CXX] ARM/python/_m5/param_Fadd.cc -> .o
 [SO Param] m5.objects.InstConfig, Fcmp -> ARM/python/_m5/param_Fcmp.cc
 [SO Param] m5.objects.InstConfig, Fdiv -> ARM/python/_m5/param_Fdiv.cc
 [     CXX] ARM/python/_m5/param_Fcmp.cc -> .o
 [     CXX] ARM/python/_m5/param_Fdiv.cc -> .o
 [SO Param] m5.objects.InstConfig, Fence -> ARM/python/_m5/param_Fence.cc
 [     CXX] ARM/python/_m5/param_Fence.cc -> .o
 [SO Param] m5.objects.InstConfig, Fmul -> ARM/python/_m5/param_Fmul.cc
 [     CXX] ARM/python/_m5/param_Fmul.cc -> .o
 [SO Param] m5.objects.InstConfig, Fpext -> ARM/python/_m5/param_Fpext.cc
 [     CXX] ARM/python/_m5/param_Fpext.cc -> .o
 [SO Param] m5.objects.InstConfig, Fptosi -> ARM/python/_m5/param_Fptosi.cc
 [SO Param] m5.objects.InstConfig, Fptoui -> ARM/python/_m5/param_Fptoui.cc
 [     CXX] ARM/python/_m5/param_Fptosi.cc -> .o
 [     CXX] ARM/python/_m5/param_Fptoui.cc -> .o
 [SO Param] m5.objects.InstConfig, Fptrunc -> ARM/python/_m5/param_Fptrunc.cc
 [     CXX] ARM/python/_m5/param_Fptrunc.cc -> .o
 [SO Param] m5.objects.InstConfig, Frem -> ARM/python/_m5/param_Frem.cc
 [     CXX] ARM/python/_m5/param_Frem.cc -> .o
 [SO Param] m5.objects.InstConfig, Fsub -> ARM/python/_m5/param_Fsub.cc
 [     CXX] ARM/python/_m5/param_Fsub.cc -> .o
 [SO Param] m5.objects.InstConfig, Gep -> ARM/python/_m5/param_Gep.cc
 [     CXX] ARM/python/_m5/param_Gep.cc -> .o
 [SO Param] m5.objects.InstConfig, Icmp -> ARM/python/_m5/param_Icmp.cc
 [     CXX] ARM/python/_m5/param_Icmp.cc -> .o
 [SO Param] m5.objects.InstConfig, Indirectbr -> ARM/python/_m5/param_Indirectbr.cc
 [SO Param] m5.objects.InstConfig, Inttoptr -> ARM/python/_m5/param_Inttoptr.cc
 [     CXX] ARM/python/_m5/param_Indirectbr.cc -> .o
 [     CXX] ARM/python/_m5/param_Inttoptr.cc -> .o
 [SO Param] m5.objects.InstConfig, Invoke -> ARM/python/_m5/param_Invoke.cc
 [     CXX] ARM/python/_m5/param_Invoke.cc -> .o
 [SO Param] m5.objects.InstConfig, Landingpad -> ARM/python/_m5/param_Landingpad.cc
 [     CXX] ARM/python/_m5/param_Landingpad.cc -> .o
 [SO Param] m5.objects.InstConfig, Load -> ARM/python/_m5/param_Load.cc
 [     CXX] ARM/python/_m5/param_Load.cc -> .o
 [SO Param] m5.objects.InstConfig, Lshr -> ARM/python/_m5/param_Lshr.cc
 [     CXX] ARM/python/_m5/param_Lshr.cc -> .o
 [SO Param] m5.objects.InstConfig, Mul -> ARM/python/_m5/param_Mul.cc
 [SO Param] m5.objects.InstConfig, OrInst -> ARM/python/_m5/param_OrInst.cc
 [     CXX] ARM/python/_m5/param_Mul.cc -> .o
 [     CXX] ARM/python/_m5/param_OrInst.cc -> .o
 [SO Param] m5.objects.InstConfig, Phi -> ARM/python/_m5/param_Phi.cc
 [     CXX] ARM/python/_m5/param_Phi.cc -> .o
 [SO Param] m5.objects.InstConfig, Ptrtoint -> ARM/python/_m5/param_Ptrtoint.cc
 [     CXX] ARM/python/_m5/param_Ptrtoint.cc -> .o
 [SO Param] m5.objects.InstConfig, Resume -> ARM/python/_m5/param_Resume.cc
 [SO Param] m5.objects.InstConfig, Ret -> ARM/python/_m5/param_Ret.cc
 [     CXX] ARM/python/_m5/param_Resume.cc -> .o
 [     CXX] ARM/python/_m5/param_Ret.cc -> .o
 [SO Param] m5.objects.InstConfig, Sdiv -> ARM/python/_m5/param_Sdiv.cc
 [     CXX] ARM/python/_m5/param_Sdiv.cc -> .o
 [SO Param] m5.objects.InstConfig, Select -> ARM/python/_m5/param_Select.cc
 [     CXX] ARM/python/_m5/param_Select.cc -> .o
 [SO Param] m5.objects.InstConfig, Sext -> ARM/python/_m5/param_Sext.cc
 [     CXX] ARM/python/_m5/param_Sext.cc -> .o
 [SO Param] m5.objects.InstConfig, Shl -> ARM/python/_m5/param_Shl.cc
 [     CXX] ARM/python/_m5/param_Shl.cc -> .o
 [SO Param] m5.objects.InstConfig, Srem -> ARM/python/_m5/param_Srem.cc
 [     CXX] ARM/python/_m5/param_Srem.cc -> .o
 [SO Param] m5.objects.InstConfig, Store -> ARM/python/_m5/param_Store.cc
 [     CXX] ARM/python/_m5/param_Store.cc -> .o
 [SO Param] m5.objects.InstConfig, Sub -> ARM/python/_m5/param_Sub.cc
 [     CXX] ARM/python/_m5/param_Sub.cc -> .o
 [SO Param] m5.objects.InstConfig, SwitchInst -> ARM/python/_m5/param_SwitchInst.cc
 [     CXX] ARM/python/_m5/param_SwitchInst.cc -> .o
 [SO Param] m5.objects.InstConfig, Trunc -> ARM/python/_m5/param_Trunc.cc
 [     CXX] ARM/python/_m5/param_Trunc.cc -> .o
 [SO Param] m5.objects.InstConfig, Udiv -> ARM/python/_m5/param_Udiv.cc
 [     CXX] ARM/python/_m5/param_Udiv.cc -> .o
 [SO Param] m5.objects.InstConfig, Uitofp -> ARM/python/_m5/param_Uitofp.cc
 [     CXX] ARM/python/_m5/param_Uitofp.cc -> .o
 [SO Param] m5.objects.InstConfig, Unreachable -> ARM/python/_m5/param_Unreachable.cc
 [SO Param] m5.objects.InstConfig, Urem -> ARM/python/_m5/param_Urem.cc
 [     CXX] ARM/python/_m5/param_Unreachable.cc -> .o
 [     CXX] ARM/python/_m5/param_Urem.cc -> .o
 [SO Param] m5.objects.InstConfig, Vaarg -> ARM/python/_m5/param_Vaarg.cc
 [     CXX] ARM/python/_m5/param_Vaarg.cc -> .o
 [SO Param] m5.objects.InstConfig, XorInst -> ARM/python/_m5/param_XorInst.cc
 [     CXX] ARM/python/_m5/param_XorInst.cc -> .o
 [SO Param] m5.objects.InstConfig, Zext -> ARM/python/_m5/param_Zext.cc
 [     CXX] ARM/python/_m5/param_Zext.cc -> .o
 [     CXX] ARM/hwacc/InstOpCodes.py.cc -> .o
 [SO Param] m5.objects.InstOpCodes, InstOpCodes -> ARM/python/_m5/param_InstOpCodes.cc
 [     CXX] ARM/hwacc/SALAMPowerModel.py.cc -> .o
 [SO Param] m5.objects.SALAMPowerModel, SALAMPowerModel -> ARM/python/_m5/param_SALAMPowerModel.cc
 [     CXX] ARM/python/_m5/param_InstOpCodes.cc -> .o
 [     CXX] ARM/python/_m5/param_SALAMPowerModel.cc -> .o
 [     CXX] ARM/hwacc/SimulatorConfig.py.cc -> .o
 [SO Param] m5.objects.SimulatorConfig, SimulatorConfig -> ARM/python/_m5/param_SimulatorConfig.cc
 [     CXX] src/hwacc/comm_interface.cc -> ARM/hwacc/comm_interface.o
 [     CXX] src/hwacc/compute_unit.cc -> ARM/hwacc/compute_unit.o
 [     CXX] ARM/python/_m5/param_SimulatorConfig.cc -> .o
 [     CXX] src/hwacc/llvm_interface.cc -> ARM/hwacc/llvm_interface.o
 [     CXX] src/hwacc/dma_write_fifo.cc -> ARM/hwacc/dma_write_fifo.o
 [     CXX] src/hwacc/noncoherent_dma.cc -> ARM/hwacc/noncoherent_dma.o
 [     CXX] src/hwacc/stream_dma.cc -> ARM/hwacc/stream_dma.o
 [     CXX] src/hwacc/acc_cluster.cc -> ARM/hwacc/acc_cluster.o
 [ TRACING]  -> ARM/debug/StreamBuffer.hh
 [     CXX] src/hwacc/stream_buffer.cc -> ARM/hwacc/stream_buffer.o
 [     CXX] src/hwacc/stream_port.cc -> ARM/hwacc/stream_port.o
 [     CXX] src/hwacc/scratchpad_memory.cc -> ARM/hwacc/scratchpad_memory.o
 [     CXX] src/hwacc/register_bank.cc -> ARM/hwacc/register_bank.o
 [     CXX] src/hwacc/LLVMRead/src/value.cc -> ARM/hwacc/LLVMRead/src/value.o
 [     CXX] src/hwacc/LLVMRead/src/function.cc -> ARM/hwacc/LLVMRead/src/function.o
 [     CXX] src/hwacc/LLVMRead/src/basic_block.cc -> ARM/hwacc/LLVMRead/src/basic_block.o
 [     CXX] src/hwacc/LLVMRead/src/debug_flags.cc -> ARM/hwacc/LLVMRead/src/debug_flags.o
 [     CXX] src/hwacc/LLVMRead/src/mem_request.cc -> ARM/hwacc/LLVMRead/src/mem_request.o
 [     CXX] src/hwacc/LLVMRead/src/instruction.cc -> ARM/hwacc/LLVMRead/src/instruction.o
 [     CXX] src/hwacc/LLVMRead/src/registers.cc -> ARM/hwacc/LLVMRead/src/registers.o
 [     CXX] src/hwacc/LLVMRead/src/operand.cc -> ARM/hwacc/LLVMRead/src/operand.o
 [     CXX] src/hwacc/HWModeling/src/cycle_counts.cc -> ARM/hwacc/HWModeling/src/cycle_counts.o
 [     CXX] src/hwacc/HWModeling/src/functional_units.cc -> ARM/hwacc/HWModeling/src/functional_units.o
 [     CXX] src/hwacc/HWModeling/src/hw_interface.cc -> ARM/hwacc/HWModeling/src/hw_interface.o
 [     CXX] src/hwacc/HWModeling/src/hw_statistics.cc -> ARM/hwacc/HWModeling/src/hw_statistics.o
 [     CXX] src/hwacc/HWModeling/src/instruction_config.cc -> ARM/hwacc/HWModeling/src/instruction_config.o
 [     CXX] src/hwacc/HWModeling/src/opcodes.cc -> ARM/hwacc/HWModeling/src/opcodes.o
 [     CXX] src/hwacc/HWModeling/src/salam_power_model.cc -> ARM/hwacc/HWModeling/src/salam_power_model.o
 [     CXX] src/hwacc/HWModeling/src/simulator_config.cc -> ARM/hwacc/HWModeling/src/simulator_config.o
 [ TRACING]  -> ARM/debug/CommInterface.cc
 [ TRACING]  -> ARM/debug/CommInterfaceQueues.cc
 [     CXX] ARM/debug/CommInterface.cc -> .o
 [     CXX] ARM/debug/CommInterfaceQueues.cc -> .o
 [ TRACING]  -> ARM/debug/DeviceMMR.cc
 [     CXX] ARM/debug/DeviceMMR.cc -> .o
 [ TRACING]  -> ARM/debug/LLVMInterface.cc
 [ TRACING]  -> ARM/debug/NoncoherentDma.cc
 [     CXX] ARM/debug/LLVMInterface.cc -> .o
 [ TRACING]  -> ARM/debug/LLVMParse.cc
 [ TRACING]  -> ARM/debug/Runtime.cc
 [     CXX] ARM/debug/NoncoherentDma.cc -> .o
 [     CXX] ARM/debug/LLVMParse.cc -> .o
 [     CXX] ARM/debug/Runtime.cc -> .o
 [ TRACING]  -> ARM/debug/RuntimeCompute.cc
 [     CXX] ARM/debug/RuntimeCompute.cc -> .o
 [ TRACING]  -> ARM/debug/RuntimeQueues.cc
 [ TRACING]  -> ARM/debug/SALAM_Debug.cc
 [     CXX] ARM/debug/RuntimeQueues.cc -> .o
 [ TRACING]  -> ARM/debug/StreamBuffer.cc
 [     CXX] ARM/debug/SALAM_Debug.cc -> .o
 [     CXX] ARM/debug/StreamBuffer.cc -> .o
 [ TRACING]  -> ARM/debug/StreamDma.cc
 [     CXX] ARM/debug/StreamDma.cc -> .o
 [ TRACING]  -> ARM/debug/Trace.cc
 [     CXX] ARM/debug/Trace.cc -> .o
 [ TRACING]  -> ARM/debug/Step.cc
 [ TRACING]  -> ARM/debug/JDEV.cc
 [ TRACING]  -> ARM/debug/JDEV.hh
 [ TRACING]  -> ARM/debug/HWACC.cc
 [     CXX] ARM/debug/Step.cc -> .o
 [     CXX] ARM/debug/JDEV.cc -> .o
 [ TRACING]  -> ARM/debug/HWACC.hh
 [     CXX] ARM/debug/HWACC.cc -> .o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/double_multiplier.cc -> ARM/hwacc/HWModeling/generated/functionalunits/double_multiplier.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/bit_register.cc -> ARM/hwacc/HWModeling/generated/functionalunits/bit_register.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/bitwise_operations.cc -> ARM/hwacc/HWModeling/generated/functionalunits/bitwise_operations.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/double_adder.cc -> ARM/hwacc/HWModeling/generated/functionalunits/double_adder.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/float_divider.cc -> ARM/hwacc/HWModeling/generated/functionalunits/float_divider.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/bit_shifter.cc -> ARM/hwacc/HWModeling/generated/functionalunits/bit_shifter.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/integer_multiplier.cc -> ARM/hwacc/HWModeling/generated/functionalunits/integer_multiplier.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/integer_adder.cc -> ARM/hwacc/HWModeling/generated/functionalunits/integer_adder.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/double_divider.cc -> ARM/hwacc/HWModeling/generated/functionalunits/double_divider.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/float_adder.cc -> ARM/hwacc/HWModeling/generated/functionalunits/float_adder.o
 [     CXX] src/hwacc/HWModeling/generated/functionalunits/float_multiplier.cc -> ARM/hwacc/HWModeling/generated/functionalunits/float_multiplier.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/add.cc -> ARM/hwacc/HWModeling/generated/instructions/add.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/addrspacecast.cc -> ARM/hwacc/HWModeling/generated/instructions/addrspacecast.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/alloca.cc -> ARM/hwacc/HWModeling/generated/instructions/alloca.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/and_inst.cc -> ARM/hwacc/HWModeling/generated/instructions/and_inst.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/ashr.cc -> ARM/hwacc/HWModeling/generated/instructions/ashr.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/bitcast.cc -> ARM/hwacc/HWModeling/generated/instructions/bitcast.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/br.cc -> ARM/hwacc/HWModeling/generated/instructions/br.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/call.cc -> ARM/hwacc/HWModeling/generated/instructions/call.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fadd.cc -> ARM/hwacc/HWModeling/generated/instructions/fadd.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fcmp.cc -> ARM/hwacc/HWModeling/generated/instructions/fcmp.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fdiv.cc -> ARM/hwacc/HWModeling/generated/instructions/fdiv.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fence.cc -> ARM/hwacc/HWModeling/generated/instructions/fence.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fmul.cc -> ARM/hwacc/HWModeling/generated/instructions/fmul.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fpext.cc -> ARM/hwacc/HWModeling/generated/instructions/fpext.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fptosi.cc -> ARM/hwacc/HWModeling/generated/instructions/fptosi.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fptoui.cc -> ARM/hwacc/HWModeling/generated/instructions/fptoui.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fptrunc.cc -> ARM/hwacc/HWModeling/generated/instructions/fptrunc.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/frem.cc -> ARM/hwacc/HWModeling/generated/instructions/frem.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/fsub.cc -> ARM/hwacc/HWModeling/generated/instructions/fsub.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/gep.cc -> ARM/hwacc/HWModeling/generated/instructions/gep.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/icmp.cc -> ARM/hwacc/HWModeling/generated/instructions/icmp.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/indirectbr.cc -> ARM/hwacc/HWModeling/generated/instructions/indirectbr.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/inttoptr.cc -> ARM/hwacc/HWModeling/generated/instructions/inttoptr.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/invoke.cc -> ARM/hwacc/HWModeling/generated/instructions/invoke.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/landingpad.cc -> ARM/hwacc/HWModeling/generated/instructions/landingpad.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/load.cc -> ARM/hwacc/HWModeling/generated/instructions/load.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/lshr.cc -> ARM/hwacc/HWModeling/generated/instructions/lshr.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/mul.cc -> ARM/hwacc/HWModeling/generated/instructions/mul.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/or_inst.cc -> ARM/hwacc/HWModeling/generated/instructions/or_inst.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/phi.cc -> ARM/hwacc/HWModeling/generated/instructions/phi.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/ptrtoint.cc -> ARM/hwacc/HWModeling/generated/instructions/ptrtoint.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/resume.cc -> ARM/hwacc/HWModeling/generated/instructions/resume.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/ret.cc -> ARM/hwacc/HWModeling/generated/instructions/ret.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/sdiv.cc -> ARM/hwacc/HWModeling/generated/instructions/sdiv.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/select.cc -> ARM/hwacc/HWModeling/generated/instructions/select.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/sext.cc -> ARM/hwacc/HWModeling/generated/instructions/sext.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/shl.cc -> ARM/hwacc/HWModeling/generated/instructions/shl.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/srem.cc -> ARM/hwacc/HWModeling/generated/instructions/srem.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/store.cc -> ARM/hwacc/HWModeling/generated/instructions/store.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/sub.cc -> ARM/hwacc/HWModeling/generated/instructions/sub.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/switch_inst.cc -> ARM/hwacc/HWModeling/generated/instructions/switch_inst.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/trunc.cc -> ARM/hwacc/HWModeling/generated/instructions/trunc.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/udiv.cc -> ARM/hwacc/HWModeling/generated/instructions/udiv.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/uitofp.cc -> ARM/hwacc/HWModeling/generated/instructions/uitofp.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/unreachable.cc -> ARM/hwacc/HWModeling/generated/instructions/unreachable.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/urem.cc -> ARM/hwacc/HWModeling/generated/instructions/urem.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/vaarg.cc -> ARM/hwacc/HWModeling/generated/instructions/vaarg.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/xor_inst.cc -> ARM/hwacc/HWModeling/generated/instructions/xor_inst.o
 [     CXX] src/hwacc/HWModeling/generated/instructions/zext.cc -> ARM/hwacc/HWModeling/generated/instructions/zext.o
 [  PROTOC] src/proto/inst_dep_record.proto -> ARM/proto/inst_dep_record.pb.cc, ARM/proto/inst_dep_record.pb.h
 [     CXX] ARM/proto/inst_dep_record.pb.cc -> .o
 [     CXX] ARM/proto/packet.pb.cc -> .o
 [  PROTOC] src/proto/inst.proto -> ARM/proto/inst.pb.cc, ARM/proto/inst.pb.h
 [     CXX] ARM/proto/inst.pb.cc -> .o
 [     CXX] src/proto/protobuf.cc -> ARM/proto/protobuf.o
 [     CXX] src/proto/protoio.cc -> ARM/proto/protoio.o
 [     CXX] ARM/dev/Device.py.cc -> .o
 [SO Param] m5.objects.Device, PioDevice -> ARM/python/_m5/param_PioDevice.cc
 [     CXX] ARM/python/_m5/param_PioDevice.cc -> .o
 [SO Param] m5.objects.Device, BasicPioDevice -> ARM/python/_m5/param_BasicPioDevice.cc
 [SO Param] m5.objects.Device, DmaDevice -> ARM/python/_m5/param_DmaDevice.cc
 [SO Param] m5.objects.Device, DmaVirtDevice -> ARM/python/_m5/param_DmaVirtDevice.cc
 [SO Param] m5.objects.Device, DmaVirtDevice -> ARM/params/DmaVirtDevice.hh
 [     CXX] ARM/python/_m5/param_BasicPioDevice.cc -> .o
 [     CXX] ARM/python/_m5/param_DmaDevice.cc -> .o
 [SO Param] m5.objects.Device, IsaFake -> ARM/python/_m5/param_IsaFake.cc
 [     CXX] ARM/python/_m5/param_DmaVirtDevice.cc -> .o
 [SO Param] m5.objects.Device, IsaFake -> ARM/params/IsaFake.hh
 [     CXX] ARM/python/_m5/param_IsaFake.cc -> .o
 [     CXX] src/dev/io_device.cc -> ARM/dev/io_device.o
 [ TRACING]  -> ARM/debug/IsaFake.hh
 [     CXX] src/dev/isa_fake.cc -> ARM/dev/isa_fake.o
 [     CXX] src/dev/dma_device.cc -> ARM/dev/dma_device.o
 [     CXX] src/dev/dma_virt_device.cc -> ARM/dev/dma_virt_device.o
 [     CXX] ARM/dev/IntPin.py.cc -> .o
 [     CXX] ARM/dev/ResetPort.py.cc -> .o
 [ TRACING]  -> ARM/debug/IsaFake.cc
 [     CXX] ARM/debug/IsaFake.cc -> .o
 [ TRACING]  -> ARM/debug/DMA.cc
 [     CXX] ARM/debug/DMA.cc -> .o
 [     CXX] ARM/dev/Platform.py.cc -> .o
 [SO Param] m5.objects.Platform, Platform -> ARM/python/_m5/param_Platform.cc
 [     CXX] ARM/python/_m5/param_Platform.cc -> .o
 [     CXX] src/dev/platform.cc -> ARM/dev/platform.o
 [     CXX] ARM/dev/BadDevice.py.cc -> .o
 [SO Param] m5.objects.BadDevice, BadDevice -> ARM/python/_m5/param_BadDevice.cc
 [SO Param] m5.objects.BadDevice, BadDevice -> ARM/params/BadDevice.hh
 [     CXX] ARM/python/_m5/param_BadDevice.cc -> .o
 [     CXX] src/dev/baddev.cc -> ARM/dev/baddev.o
 [ TRACING]  -> ARM/debug/Intel8254Timer.hh
 [     CXX] src/dev/intel_8254_timer.cc -> ARM/dev/intel_8254_timer.o
 [ TRACING]  -> ARM/debug/MC146818.hh
 [     CXX] src/dev/mc146818.cc -> ARM/dev/mc146818.o
 [     CXX] src/dev/pixelpump.cc -> ARM/dev/pixelpump.o
 [ TRACING]  -> ARM/debug/Intel8254Timer.cc
 [     CXX] ARM/debug/Intel8254Timer.cc -> .o
 [ TRACING]  -> ARM/debug/MC146818.cc
 [     CXX] ARM/debug/MC146818.cc -> .o
 [     CXX] ARM/dev/serial/Serial.py.cc -> .o
 [SO Param] m5.objects.Serial, SerialDevice -> ARM/python/_m5/param_SerialDevice.cc
 [SO Param] m5.objects.Serial, SerialDevice -> ARM/params/SerialDevice.hh
 [     CXX] ARM/python/_m5/param_SerialDevice.cc -> .o
 [SO Param] m5.objects.Serial, SerialNullDevice -> ARM/python/_m5/param_SerialNullDevice.cc
 [SO Param] m5.objects.Serial, SerialNullDevice -> ARM/params/SerialNullDevice.hh
 [     CXX] ARM/dev/serial/Terminal.py.cc -> .o
 [     CXX] ARM/python/_m5/param_SerialNullDevice.cc -> .o
 [SO Param] m5.objects.Terminal, Terminal -> ARM/python/_m5/param_Terminal.cc
 [ENUMDECL] m5.objects.Terminal, TerminalDump -> ARM/enums/TerminalDump.hh
 [SO Param] m5.objects.Terminal, Terminal -> ARM/params/Terminal.hh
 [     CXX] ARM/python/_m5/param_Terminal.cc -> .o
 [ENUM STR] m5.objects.Terminal, TerminalDump -> ARM/enums/TerminalDump.cc
 [     CXX] ARM/enums/TerminalDump.cc -> .o
 [     CXX] ARM/dev/serial/Uart.py.cc -> .o
 [SO Param] m5.objects.Uart, Uart -> ARM/python/_m5/param_Uart.cc
 [SO Param] m5.objects.Uart, Uart -> ARM/params/Uart.hh
 [SO Param] m5.objects.Uart, SimpleUart -> ARM/python/_m5/param_SimpleUart.cc
 [SO Param] m5.objects.Uart, SimpleUart -> ARM/params/SimpleUart.hh
 [     CXX] ARM/python/_m5/param_Uart.cc -> .o
 [     CXX] ARM/python/_m5/param_SimpleUart.cc -> .o
 [SO Param] m5.objects.Uart, Uart8250 -> ARM/python/_m5/param_Uart8250.cc
 [SO Param] m5.objects.Uart, Uart8250 -> ARM/params/Uart8250.hh
 [     CXX] ARM/python/_m5/param_Uart8250.cc -> .o
 [     CXX] src/dev/serial/serial.cc -> ARM/dev/serial/serial.o
 [     CXX] src/dev/serial/simple.cc -> ARM/dev/serial/simple.o
 [ TRACING]  -> ARM/debug/Terminal.hh
 [ TRACING]  -> ARM/debug/TerminalVerbose.hh
 [     CXX] src/dev/serial/terminal.cc -> ARM/dev/serial/terminal.o
 [     CXX] src/dev/serial/uart.cc -> ARM/dev/serial/uart.o
 [ TRACING]  -> ARM/debug/Uart.hh
 [     CXX] src/dev/serial/uart8250.cc -> ARM/dev/serial/uart8250.o
 [ TRACING]  -> ARM/debug/Terminal.cc
 [     CXX] ARM/debug/Terminal.cc -> .o
 [ TRACING]  -> ARM/debug/TerminalVerbose.cc
 [     CXX] ARM/debug/TerminalVerbose.cc -> .o
 [ TRACING]  -> ARM/debug/Uart.cc
 [     CXX] ARM/debug/Uart.cc -> .o
 [     CXX] ARM/dev/storage/Ide.py.cc -> .o
 [SO Param] m5.objects.Ide, IdeDisk -> ARM/python/_m5/param_IdeDisk.cc
 [SO Param] m5.objects.Ide, IdeController -> ARM/python/_m5/param_IdeController.cc
 [ENUMDECL] m5.objects.Ide, IdeID -> ARM/enums/IdeID.hh
 [SO Param] m5.objects.Ide, IdeDisk -> ARM/params/IdeDisk.hh
 [SO Param] m5.objects.Ide, IdeController -> ARM/params/IdeController.hh
 [SO Param] m5.objects.PciDevice, PciBar -> ARM/params/PciBar.hh
 [SO Param] m5.objects.PciDevice, PciBarNone -> ARM/params/PciBarNone.hh
 [SO Param] m5.objects.PciDevice, PciDevice -> ARM/params/PciDevice.hh
 [SO Param] m5.objects.PciDevice, PciIoBar -> ARM/params/PciIoBar.hh
 [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> ARM/params/PciLegacyIoBar.hh
 [SO Param] m5.objects.PciDevice, PciMemBar -> ARM/params/PciMemBar.hh
 [SO Param] m5.objects.PciDevice, PciMemUpperBar -> ARM/params/PciMemUpperBar.hh
 [SO Param] m5.objects.DiskImage, CowDiskImage -> ARM/params/CowDiskImage.hh
 [SO Param] m5.objects.DiskImage, DiskImage -> ARM/params/DiskImage.hh
 [SO Param] m5.objects.DiskImage, RawDiskImage -> ARM/params/RawDiskImage.hh
 [ENUM STR] m5.objects.Ide, IdeID -> ARM/enums/IdeID.cc
 [ TRACING]  -> ARM/debug/IdeCtrl.hh
 [SO Param] m5.objects.PciHost, PciHost -> ARM/params/PciHost.hh
 [ TRACING]  -> ARM/debug/IdeDisk.hh
 [ TRACING]  -> ARM/debug/IdeCtrl.cc
 [ TRACING]  -> ARM/debug/IdeDisk.cc
 [     CXX] ARM/debug/IdeCtrl.cc -> .o
 [     CXX] ARM/enums/IdeID.cc -> .o
 [     CXX] ARM/debug/IdeDisk.cc -> .o
 [     CXX] ARM/python/_m5/param_IdeDisk.cc -> .o
 [     CXX] src/dev/storage/ide_disk.cc -> ARM/dev/storage/ide_disk.o
 [     CXX] ARM/python/_m5/param_IdeController.cc -> .o
 [     CXX] src/dev/storage/ide_ctrl.cc -> ARM/dev/storage/ide_ctrl.o
 [     CXX] ARM/dev/storage/DiskImage.py.cc -> .o
 [SO Param] m5.objects.DiskImage, DiskImage -> ARM/python/_m5/param_DiskImage.cc
 [     CXX] ARM/python/_m5/param_DiskImage.cc -> .o
 [SO Param] m5.objects.DiskImage, RawDiskImage -> ARM/python/_m5/param_RawDiskImage.cc
 [     CXX] ARM/python/_m5/param_RawDiskImage.cc -> .o
 [SO Param] m5.objects.DiskImage, CowDiskImage -> ARM/python/_m5/param_CowDiskImage.cc
 [     CXX] ARM/dev/storage/SimpleDisk.py.cc -> .o
 [     CXX] ARM/python/_m5/param_CowDiskImage.cc -> .o
 [SO Param] m5.objects.SimpleDisk, SimpleDisk -> ARM/python/_m5/param_SimpleDisk.cc
 [SO Param] m5.objects.SimpleDisk, SimpleDisk -> ARM/params/SimpleDisk.hh
 [ TRACING]  -> ARM/debug/DiskImageRead.hh
 [ TRACING]  -> ARM/debug/DiskImageWrite.hh
 [     CXX] src/dev/storage/disk_image.cc -> ARM/dev/storage/disk_image.o
 [     CXX] ARM/python/_m5/param_SimpleDisk.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleDisk.hh
 [ TRACING]  -> ARM/debug/SimpleDiskData.hh
 [ TRACING]  -> ARM/debug/DiskImageRead.cc
 [     CXX] ARM/debug/DiskImageRead.cc -> .o
 [     CXX] src/dev/storage/simple_disk.cc -> ARM/dev/storage/simple_disk.o
 [ TRACING]  -> ARM/debug/DiskImageWrite.cc
 [     CXX] ARM/debug/DiskImageWrite.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleDisk.cc
 [     CXX] ARM/debug/SimpleDisk.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleDiskData.cc
 [ TRACING]  -> ARM/debug/DiskImageAll.cc
 [ TRACING]  -> ARM/debug/IdeAll.cc
 [     CXX] ARM/debug/SimpleDiskData.cc -> .o
 [ TRACING]  -> ARM/debug/DiskImageAll.hh
 [ TRACING]  -> ARM/debug/IdeAll.hh
 [     CXX] ARM/debug/DiskImageAll.cc -> .o
 [     CXX] ARM/debug/IdeAll.cc -> .o
 [     CXX] ARM/dev/i2c/I2C.py.cc -> .o
 [SO Param] m5.objects.I2C, I2CDevice -> ARM/python/_m5/param_I2CDevice.cc
 [SO Param] m5.objects.I2C, I2CBus -> ARM/python/_m5/param_I2CBus.cc
 [SO Param] m5.objects.I2C, I2CBus -> ARM/params/I2CBus.hh
 [SO Param] m5.objects.I2C, I2CDevice -> ARM/params/I2CDevice.hh
 [ TRACING]  -> ARM/debug/LupioBLK.cc
 [     CXX] ARM/python/_m5/param_I2CDevice.cc -> .o
 [ TRACING]  -> ARM/debug/LupioBLK.hh
 [     CXX] ARM/debug/LupioBLK.cc -> .o
 [     CXX] ARM/python/_m5/param_I2CBus.cc -> .o
 [     CXX] src/dev/i2c/bus.cc -> ARM/dev/i2c/bus.o
 [ TRACING]  -> ARM/debug/LupioIPI.cc
 [ TRACING]  -> ARM/debug/LupioIPI.hh
 [     CXX] ARM/debug/LupioIPI.cc -> .o
 [ TRACING]  -> ARM/debug/LupioPIC.cc
 [ TRACING]  -> ARM/debug/LupioPIC.hh
 [     CXX] ARM/debug/LupioPIC.cc -> .o
 [ TRACING]  -> ARM/debug/LupioRNG.cc
 [ TRACING]  -> ARM/debug/LupioRNG.hh
 [     CXX] ARM/debug/LupioRNG.cc -> .o
 [ TRACING]  -> ARM/debug/LupioRTC.cc
 [ TRACING]  -> ARM/debug/LupioRTC.hh
 [     CXX] ARM/debug/LupioRTC.cc -> .o
 [ TRACING]  -> ARM/debug/LupioTMR.cc
 [ TRACING]  -> ARM/debug/LupioTTY.cc
 [ TRACING]  -> ARM/debug/LupioTMR.hh
 [ TRACING]  -> ARM/debug/LupioTTY.hh
 [     CXX] ARM/debug/LupioTMR.cc -> .o
 [     CXX] ARM/debug/LupioTTY.cc -> .o
 [ TRACING]  -> ARM/debug/LupioSYS.cc
 [ TRACING]  -> ARM/debug/LupioSYS.hh
 [     CXX] ARM/debug/LupioSYS.cc -> .o
 [     CXX] ARM/dev/net/Ethernet.py.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherLink -> ARM/python/_m5/param_EtherLink.cc
 [SO Param] m5.objects.Ethernet, DistEtherLink -> ARM/python/_m5/param_DistEtherLink.cc
 [SO Param] m5.objects.Ethernet, EtherLink -> ARM/params/EtherLink.hh
 [SO Param] m5.objects.Ethernet, DistEtherLink -> ARM/params/DistEtherLink.hh
 [SO Param] m5.objects.Ethernet, EtherDump -> ARM/params/EtherDump.hh
 [SO Param] m5.objects.Ethernet, EtherBus -> ARM/python/_m5/param_EtherBus.cc
 [     CXX] ARM/python/_m5/param_DistEtherLink.cc -> .o
 [     CXX] ARM/python/_m5/param_EtherLink.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherBus -> ARM/params/EtherBus.hh
 [     CXX] ARM/python/_m5/param_EtherBus.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherSwitch -> ARM/python/_m5/param_EtherSwitch.cc
 [SO Param] m5.objects.Ethernet, EtherSwitch -> ARM/params/EtherSwitch.hh
 [     CXX] ARM/python/_m5/param_EtherSwitch.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherTapBase -> ARM/python/_m5/param_EtherTapBase.cc
 [SO Param] m5.objects.Ethernet, EtherTapBase -> ARM/params/EtherTapBase.hh
 [CONFIG H] HAVE_TUNTAP, 1 -> ARM/config/have_tuntap.hh
 [SO Param] m5.objects.Ethernet, EtherTap -> ARM/params/EtherTap.hh
 [SO Param] m5.objects.Ethernet, EtherTapStub -> ARM/params/EtherTapStub.hh
 [SO Param] m5.objects.Ethernet, EtherTapStub -> ARM/python/_m5/param_EtherTapStub.cc
 [     CXX] ARM/python/_m5/param_EtherTapBase.cc -> .o
 [     CXX] ARM/python/_m5/param_EtherTapStub.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherDump -> ARM/python/_m5/param_EtherDump.cc
 [SO Param] m5.objects.Ethernet, EtherDevice -> ARM/python/_m5/param_EtherDevice.cc
 [     CXX] ARM/python/_m5/param_EtherDump.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherDevice -> ARM/params/EtherDevice.hh
 [SO Param] m5.objects.Ethernet, EtherDevBase -> ARM/params/EtherDevBase.hh
 [SO Param] m5.objects.Ethernet, IGbE -> ARM/python/_m5/param_IGbE.cc
 [     CXX] ARM/python/_m5/param_EtherDevice.cc -> .o
 [SO Param] m5.objects.Ethernet, IGbE -> ARM/params/IGbE.hh
 [ TRACING]  -> ARM/debug/EthernetDesc.hh
 [ TRACING]  -> ARM/debug/EthernetIntr.hh
 [     CXX] ARM/python/_m5/param_IGbE.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherDevBase -> ARM/python/_m5/param_EtherDevBase.cc
 [     CXX] ARM/python/_m5/param_EtherDevBase.cc -> .o
 [SO Param] m5.objects.Ethernet, NSGigE -> ARM/python/_m5/param_NSGigE.cc
 [SO Param] m5.objects.Ethernet, NSGigE -> ARM/params/NSGigE.hh
 [SO Param] m5.objects.Ethernet, Sinic -> ARM/python/_m5/param_Sinic.cc
 [     CXX] ARM/python/_m5/param_NSGigE.cc -> .o
 [SO Param] m5.objects.Ethernet, Sinic -> ARM/params/Sinic.hh
 [     CXX] ARM/python/_m5/param_Sinic.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherTap -> ARM/python/_m5/param_EtherTap.cc
 [     CXX] ARM/python/_m5/param_EtherTap.cc -> .o
 [ TRACING]  -> ARM/debug/Ethernet.hh
 [ TRACING]  -> ARM/debug/EthernetData.hh
 [     CXX] src/dev/net/etherbus.cc -> ARM/dev/net/etherbus.o
 [ TRACING]  -> ARM/debug/EthernetAll.hh
 [ TRACING]  -> ARM/debug/EthernetCksum.hh
 [ TRACING]  -> ARM/debug/EthernetDMA.hh
 [ TRACING]  -> ARM/debug/EthernetEEPROM.hh
 [ TRACING]  -> ARM/debug/EthernetPIO.hh
 [ TRACING]  -> ARM/debug/EthernetSM.hh
 [     CXX] src/dev/net/etherswitch.cc -> ARM/dev/net/etherswitch.o
 [     CXX] src/dev/net/etherdevice.cc -> ARM/dev/net/etherdevice.o
 [     CXX] src/dev/net/etherdump.cc -> ARM/dev/net/etherdump.o
 [     CXX] src/dev/net/etherint.cc -> ARM/dev/net/etherint.o
 [     CXX] src/dev/net/etherlink.cc -> ARM/dev/net/etherlink.o
 [     CXX] src/dev/net/etherpkt.cc -> ARM/dev/net/etherpkt.o
 [     CXX] src/dev/net/ethertap.cc -> ARM/dev/net/ethertap.o
 [     CXX] src/dev/net/pktfifo.cc -> ARM/dev/net/pktfifo.o
 [ TRACING]  -> ARM/debug/Ethernet.cc
 [ TRACING]  -> ARM/debug/EthernetCksum.cc
 [ TRACING]  -> ARM/debug/EthernetDMA.cc
 [     CXX] ARM/debug/Ethernet.cc -> .o
 [     CXX] ARM/debug/EthernetCksum.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetData.cc
 [     CXX] ARM/debug/EthernetDMA.cc -> .o
 [     CXX] ARM/debug/EthernetData.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetDesc.cc
 [ TRACING]  -> ARM/debug/EthernetEEPROM.cc
 [     CXX] ARM/debug/EthernetDesc.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetIntr.cc
 [     CXX] ARM/debug/EthernetEEPROM.cc -> .o
 [     CXX] ARM/debug/EthernetIntr.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetPIO.cc
 [     CXX] ARM/debug/EthernetPIO.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetSM.cc
 [ TRACING]  -> ARM/debug/DistEthernet.hh
 [     CXX] ARM/debug/EthernetSM.cc -> .o
 [ TRACING]  -> ARM/debug/DistEthernetPkt.hh
 [ TRACING]  -> ARM/debug/DistEthernetCmd.hh
 [     CXX] src/dev/net/dist_iface.cc -> ARM/dev/net/dist_iface.o
 [     CXX] src/dev/net/dist_etherlink.cc -> ARM/dev/net/dist_etherlink.o
 [     CXX] src/dev/net/tcp_iface.cc -> ARM/dev/net/tcp_iface.o
 [ TRACING]  -> ARM/debug/DistEthernet.cc
 [     CXX] ARM/debug/DistEthernet.cc -> .o
 [ TRACING]  -> ARM/debug/DistEthernetPkt.cc
 [     CXX] ARM/debug/DistEthernetPkt.cc -> .o
 [ TRACING]  -> ARM/debug/DistEthernetCmd.cc
 [     CXX] ARM/debug/DistEthernetCmd.cc -> .o
 [     CXX] src/dev/net/i8254xGBe.cc -> ARM/dev/net/i8254xGBe.o
 [     CXX] src/dev/net/ns_gige.cc -> ARM/dev/net/ns_gige.o
 [     CXX] src/dev/net/sinic.cc -> ARM/dev/net/sinic.o
 [ TRACING]  -> ARM/debug/EthernetAll.cc
 [     CXX] ARM/debug/EthernetAll.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetNoData.cc
 [     CXX] ARM/dev/virtio/VirtIO.py.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetNoData.hh
 [     CXX] ARM/debug/EthernetNoData.cc -> .o
 [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> ARM/python/_m5/param_VirtIODeviceBase.cc
 [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> ARM/params/VirtIODeviceBase.hh
 [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> ARM/python/_m5/param_VirtIODummyDevice.cc
 [     CXX] ARM/python/_m5/param_VirtIODeviceBase.cc -> .o
 [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> ARM/params/VirtIODummyDevice.hh
 [     CXX] ARM/python/_m5/param_VirtIODummyDevice.cc -> .o
 [SO Param] m5.objects.VirtIO, PciVirtIO -> ARM/python/_m5/param_PciVirtIO.cc
 [SO Param] m5.objects.VirtIO, PciVirtIO -> ARM/params/PciVirtIO.hh
 [     CXX] ARM/python/_m5/param_PciVirtIO.cc -> .o
 [     CXX] ARM/dev/virtio/VirtIOConsole.py.cc -> .o
 [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> ARM/python/_m5/param_VirtIOConsole.cc
 [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> ARM/params/VirtIOConsole.hh
 [     CXX] ARM/python/_m5/param_VirtIOConsole.cc -> .o
 [     CXX] ARM/dev/virtio/VirtIOBlock.py.cc -> .o
 [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> ARM/python/_m5/param_VirtIOBlock.cc
 [     CXX] ARM/dev/virtio/VirtIORng.py.cc -> .o
 [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> ARM/params/VirtIOBlock.hh
 [SO Param] m5.objects.VirtIORng, VirtIORng -> ARM/python/_m5/param_VirtIORng.cc
 [     CXX] ARM/python/_m5/param_VirtIOBlock.cc -> .o
 [SO Param] m5.objects.VirtIORng, VirtIORng -> ARM/params/VirtIORng.hh
 [     CXX] ARM/python/_m5/param_VirtIORng.cc -> .o
 [     CXX] ARM/dev/virtio/VirtIO9P.py.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> ARM/python/_m5/param_VirtIO9PBase.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> ARM/params/VirtIO9PBase.hh
 [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> ARM/python/_m5/param_VirtIO9PProxy.cc
 [     CXX] ARM/python/_m5/param_VirtIO9PBase.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> ARM/params/VirtIO9PProxy.hh
 [     CXX] ARM/python/_m5/param_VirtIO9PProxy.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> ARM/python/_m5/param_VirtIO9PDiod.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> ARM/params/VirtIO9PDiod.hh
 [     CXX] ARM/python/_m5/param_VirtIO9PDiod.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> ARM/python/_m5/param_VirtIO9PSocket.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> ARM/params/VirtIO9PSocket.hh
 [ TRACING]  -> ARM/debug/VIO.hh
 [ TRACING]  -> ARM/debug/VIOIface.hh
 [     CXX] ARM/python/_m5/param_VirtIO9PSocket.cc -> .o
 [     CXX] src/dev/virtio/base.cc -> ARM/dev/virtio/base.o
 [     CXX] src/dev/virtio/pci.cc -> ARM/dev/virtio/pci.o
 [ TRACING]  -> ARM/debug/VIOConsole.hh
 [     CXX] src/dev/virtio/console.cc -> ARM/dev/virtio/console.o
 [ TRACING]  -> ARM/debug/VIOBlock.hh
 [ TRACING]  -> ARM/debug/VIO9P.hh
 [     CXX] src/dev/virtio/block.cc -> ARM/dev/virtio/block.o
 [ TRACING]  -> ARM/debug/VIO9PData.hh
 [     CXX] src/dev/virtio/fs9p.cc -> ARM/dev/virtio/fs9p.o
 [ TRACING]  -> ARM/debug/VIORng.hh
 [ TRACING]  -> ARM/debug/VIO.cc
 [     CXX] src/dev/virtio/rng.cc -> ARM/dev/virtio/rng.o
 [     CXX] ARM/debug/VIO.cc -> .o
 [ TRACING]  -> ARM/debug/VIORng.cc
 [     CXX] ARM/debug/VIORng.cc -> .o
 [ TRACING]  -> ARM/debug/VIOIface.cc
 [     CXX] ARM/debug/VIOIface.cc -> .o
 [ TRACING]  -> ARM/debug/VIOConsole.cc
 [     CXX] ARM/debug/VIOConsole.cc -> .o
 [ TRACING]  -> ARM/debug/VIOBlock.cc
 [     CXX] ARM/debug/VIOBlock.cc -> .o
 [ TRACING]  -> ARM/debug/VIO9P.cc
 [     CXX] ARM/debug/VIO9P.cc -> .o
 [ TRACING]  -> ARM/debug/VIO9PData.cc
 [     CXX] ARM/debug/VIO9PData.cc -> .o
 [     CXX] ARM/dev/qemu/QemuFwCfg.py.cc -> .o
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> ARM/python/_m5/param_QemuFwCfgItem.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> ARM/python/_m5/param_QemuFwCfgItemBytes.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> ARM/params/QemuFwCfgItem.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> ARM/params/QemuFwCfg.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> ARM/params/QemuFwCfgItemBytes.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> ARM/params/QemuFwCfgIo.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> ARM/params/QemuFwCfgItemFile.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> ARM/params/QemuFwCfgItemString.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> ARM/params/QemuFwCfgMmio.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> ARM/python/_m5/param_QemuFwCfgItemFile.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> ARM/python/_m5/param_QemuFwCfgItemString.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> ARM/python/_m5/param_QemuFwCfg.cc
 [     CXX] ARM/python/_m5/param_QemuFwCfgItem.cc -> .o
 [     CXX] ARM/python/_m5/param_QemuFwCfgItemFile.cc -> .o
 [     CXX] ARM/python/_m5/param_QemuFwCfg.cc -> .o
 [     CXX] ARM/python/_m5/param_QemuFwCfgItemString.cc -> .o
 [     CXX] ARM/python/_m5/param_QemuFwCfgItemBytes.cc -> .o
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> ARM/python/_m5/param_QemuFwCfgIo.cc
 [     CXX] ARM/python/_m5/param_QemuFwCfgIo.cc -> .o
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> ARM/python/_m5/param_QemuFwCfgMmio.cc
 [     CXX] ARM/python/_m5/param_QemuFwCfgMmio.cc -> .o
 [ TRACING]  -> ARM/debug/QemuFwCfg.hh
 [ TRACING]  -> ARM/debug/QemuFwCfgVerbose.hh
 [     CXX] src/dev/qemu/fw_cfg.cc -> ARM/dev/qemu/fw_cfg.o
 [ TRACING]  -> ARM/debug/QemuFwCfg.cc
 [     CXX] ARM/debug/QemuFwCfg.cc -> .o
 [ TRACING]  -> ARM/debug/QemuFwCfgVerbose.cc
 [     CXX] ARM/debug/QemuFwCfgVerbose.cc -> .o
 [     CXX] ARM/dev/ps2/PS2.py.cc -> .o
 [SO Param] m5.objects.PS2, PS2Device -> ARM/python/_m5/param_PS2Device.cc
 [SO Param] m5.objects.PS2, PS2Keyboard -> ARM/python/_m5/param_PS2Keyboard.cc
 [SO Param] m5.objects.PS2, PS2Device -> ARM/params/PS2Device.hh
 [SO Param] m5.objects.PS2, PS2Keyboard -> ARM/params/PS2Keyboard.hh
 [SO Param] m5.objects.Vnc, VncInput -> ARM/params/VncInput.hh
 [     CXX] ARM/python/_m5/param_PS2Device.cc -> .o
 [ENUMDECL] m5.objects.Graphics, ImageFormat -> ARM/enums/ImageFormat.hh
 [     CXX] ARM/python/_m5/param_PS2Keyboard.cc -> .o
 [SO Param] m5.objects.PS2, PS2Mouse -> ARM/python/_m5/param_PS2Mouse.cc
 [SO Param] m5.objects.PS2, PS2TouchKit -> ARM/python/_m5/param_PS2TouchKit.cc
 [SO Param] m5.objects.PS2, PS2Mouse -> ARM/params/PS2Mouse.hh
 [SO Param] m5.objects.PS2, PS2TouchKit -> ARM/params/PS2TouchKit.hh
 [     CXX] ARM/python/_m5/param_PS2Mouse.cc -> .o
 [     CXX] ARM/python/_m5/param_PS2TouchKit.cc -> .o
 [ TRACING]  -> ARM/debug/PS2.hh
 [     CXX] src/dev/ps2/device.cc -> ARM/dev/ps2/device.o
 [     CXX] src/dev/ps2/keyboard.cc -> ARM/dev/ps2/keyboard.o
 [     CXX] src/dev/ps2/mouse.cc -> ARM/dev/ps2/mouse.o
 [     CXX] src/dev/ps2/touchkit.cc -> ARM/dev/ps2/touchkit.o
 [     CXX] src/dev/ps2/types.cc -> ARM/dev/ps2/types.o
 [ TRACING]  -> ARM/debug/PS2.cc
 [     CXX] ARM/debug/PS2.cc -> .o
 [     CXX] ARM/dev/pci/PciDevice.py.cc -> .o
 [SO Param] m5.objects.PciDevice, PciBar -> ARM/python/_m5/param_PciBar.cc
 [SO Param] m5.objects.PciDevice, PciBarNone -> ARM/python/_m5/param_PciBarNone.cc
 [SO Param] m5.objects.PciDevice, PciIoBar -> ARM/python/_m5/param_PciIoBar.cc
 [     CXX] ARM/python/_m5/param_PciBar.cc -> .o
 [     CXX] ARM/python/_m5/param_PciIoBar.cc -> .o
 [     CXX] ARM/python/_m5/param_PciBarNone.cc -> .o
 [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> ARM/python/_m5/param_PciLegacyIoBar.cc
 [SO Param] m5.objects.PciDevice, PciMemBar -> ARM/python/_m5/param_PciMemBar.cc
 [     CXX] ARM/python/_m5/param_PciLegacyIoBar.cc -> .o
 [     CXX] ARM/python/_m5/param_PciMemBar.cc -> .o
 [SO Param] m5.objects.PciDevice, PciMemUpperBar -> ARM/python/_m5/param_PciMemUpperBar.cc
 [     CXX] ARM/python/_m5/param_PciMemUpperBar.cc -> .o
 [SO Param] m5.objects.PciDevice, PciDevice -> ARM/python/_m5/param_PciDevice.cc
 [     CXX] ARM/python/_m5/param_PciDevice.cc -> .o
 [ TRACING]  -> ARM/debug/PciDevice.hh
 [     CXX] src/dev/pci/device.cc -> ARM/dev/pci/device.o
 [ TRACING]  -> ARM/debug/PciDevice.cc
 [     CXX] ARM/debug/PciDevice.cc -> .o
 [     CXX] ARM/dev/pci/PciHost.py.cc -> .o
 [SO Param] m5.objects.PciHost, PciHost -> ARM/python/_m5/param_PciHost.cc
 [     CXX] ARM/python/_m5/param_PciHost.cc -> .o
 [SO Param] m5.objects.PciHost, GenericPciHost -> ARM/python/_m5/param_GenericPciHost.cc
 [SO Param] m5.objects.PciHost, GenericPciHost -> ARM/params/GenericPciHost.hh
 [     CXX] ARM/python/_m5/param_GenericPciHost.cc -> .o
 [ TRACING]  -> ARM/debug/PciHost.hh
 [     CXX] src/dev/pci/host.cc -> ARM/dev/pci/host.o
 [ TRACING]  -> ARM/debug/PciHost.cc
 [     CXX] ARM/debug/PciHost.cc -> .o
 [     CXX] ARM/dev/pci/CopyEngine.py.cc -> .o
 [SO Param] m5.objects.CopyEngine, CopyEngine -> ARM/python/_m5/param_CopyEngine.cc
 [SO Param] m5.objects.CopyEngine, CopyEngine -> ARM/params/CopyEngine.hh
 [     CXX] ARM/python/_m5/param_CopyEngine.cc -> .o
 [ TRACING]  -> ARM/debug/DMACopyEngine.hh
 [     CXX] src/dev/pci/copy_engine.cc -> ARM/dev/pci/copy_engine.o
 [ TRACING]  -> ARM/debug/DMACopyEngine.cc
 [     CXX] ARM/debug/DMACopyEngine.cc -> .o
 [     CXX] ARM/dev/arm/AbstractNVM.py.cc -> .o
 [SO Param] m5.objects.AbstractNVM, AbstractNVM -> ARM/python/_m5/param_AbstractNVM.cc
 [SO Param] m5.objects.AbstractNVM, AbstractNVM -> ARM/params/AbstractNVM.hh
 [     CXX] ARM/python/_m5/param_AbstractNVM.cc -> .o
 [     CXX] ARM/dev/arm/Display.py.cc -> .o
 [SO Param] m5.objects.Display, Display -> ARM/python/_m5/param_Display.cc
 [SO Param] m5.objects.Display, Display -> ARM/params/Display.hh
 [     CXX] ARM/python/_m5/param_Display.cc -> .o
 [     CXX] ARM/dev/arm/Doorbell.py.cc -> .o
 [SO Param] m5.objects.Doorbell, Doorbell -> ARM/python/_m5/param_Doorbell.cc
 [SO Param] m5.objects.Doorbell, Doorbell -> ARM/params/Doorbell.hh
 [     CXX] ARM/python/_m5/param_Doorbell.cc -> .o
 [     CXX] ARM/dev/arm/FlashDevice.py.cc -> .o
 [SO Param] m5.objects.FlashDevice, FlashDevice -> ARM/python/_m5/param_FlashDevice.cc
 [ENUM STR] m5.objects.FlashDevice, DataDistribution -> ARM/enums/DataDistribution.cc
 [ENUMDECL] m5.objects.FlashDevice, DataDistribution -> ARM/enums/DataDistribution.hh
 [SO Param] m5.objects.FlashDevice, FlashDevice -> ARM/params/FlashDevice.hh
 [     CXX] ARM/enums/DataDistribution.cc -> .o
 [ TRACING]  -> ARM/debug/FlashDevice.hh
 [     CXX] ARM/python/_m5/param_FlashDevice.cc -> .o
 [     CXX] ARM/dev/arm/GenericTimer.py.cc -> .o
 [SO Param] m5.objects.GenericTimer, SystemCounter -> ARM/python/_m5/param_SystemCounter.cc
 [SO Param] m5.objects.GenericTimer, SystemCounter -> ARM/params/SystemCounter.hh
 [     CXX] ARM/python/_m5/param_SystemCounter.cc -> .o
 [SO Param] m5.objects.GenericTimer, GenericTimer -> ARM/python/_m5/param_GenericTimer.cc
 [SO Param] m5.objects.GenericTimer, GenericTimer -> ARM/params/GenericTimer.hh
 [SO Param] m5.objects.GenericTimer, GenericTimerFrame -> ARM/python/_m5/param_GenericTimerFrame.cc
 [SO Param] m5.objects.Gic, ArmPPI -> ARM/params/ArmPPI.hh
 [SO Param] m5.objects.GenericTimer, GenericTimerFrame -> ARM/params/GenericTimerFrame.hh
 [SO Param] m5.objects.Gic, ArmInterruptPin -> ARM/params/ArmInterruptPin.hh
 [SO Param] m5.objects.Gic, ArmSPI -> ARM/params/ArmSPI.hh
 [     CXX] ARM/python/_m5/param_GenericTimer.cc -> .o
 [     CXX] ARM/python/_m5/param_GenericTimerFrame.cc -> .o
 [SO Param] m5.objects.GenericTimer, GenericTimerMem -> ARM/python/_m5/param_GenericTimerMem.cc
 [SO Param] m5.objects.GenericTimer, GenericTimerMem -> ARM/params/GenericTimerMem.hh
 [     CXX] ARM/python/_m5/param_GenericTimerMem.cc -> .o
 [     CXX] ARM/dev/arm/Gic.py.cc -> .o
 [SO Param] m5.objects.Gic, BaseGic -> ARM/python/_m5/param_BaseGic.cc
 [     CXX] ARM/python/_m5/param_BaseGic.cc -> .o
 [SO Param] m5.objects.Gic, ArmInterruptPin -> ARM/python/_m5/param_ArmInterruptPin.cc
 [     CXX] ARM/python/_m5/param_ArmInterruptPin.cc -> .o
 [SO Param] m5.objects.Gic, ArmSPI -> ARM/python/_m5/param_ArmSPI.cc
 [     CXX] ARM/python/_m5/param_ArmSPI.cc -> .o
 [SO Param] m5.objects.Gic, ArmPPI -> ARM/python/_m5/param_ArmPPI.cc
 [     CXX] ARM/python/_m5/param_ArmPPI.cc -> .o
 [SO Param] m5.objects.Gic, ArmSigInterruptPin -> ARM/python/_m5/param_ArmSigInterruptPin.cc
 [SO Param] m5.objects.Gic, ArmSigInterruptPin -> ARM/params/ArmSigInterruptPin.hh
 [     CXX] ARM/python/_m5/param_ArmSigInterruptPin.cc -> .o
 [SO Param] m5.objects.Gic, GicV2 -> ARM/python/_m5/param_GicV2.cc
 [SO Param] m5.objects.Gic, GicV2 -> ARM/params/GicV2.hh
 [ TRACING]  -> ARM/debug/Interrupt.hh
 [SO Param] m5.objects.ArmInterrupts, ArmInterrupts -> ARM/params/ArmInterrupts.hh
 [ TRACING]  -> ARM/debug/MiscRegs.hh
 [ENUMDECL] m5.objects.ArmTLB, ArmLookupLevel -> ARM/enums/ArmLookupLevel.hh
 [ TRACING]  -> ARM/debug/CCRegs.hh
 [ TRACING]  -> ARM/debug/IntRegs.hh
 [SO Param] m5.objects.Gic, Gicv2mFrame -> ARM/python/_m5/param_Gicv2mFrame.cc
 [     CXX] ARM/python/_m5/param_GicV2.cc -> .o
 [SO Param] m5.objects.Gic, Gicv2mFrame -> ARM/params/Gicv2mFrame.hh
 [SO Param] m5.objects.Gic, Gicv2m -> ARM/params/Gicv2m.hh
 [     CXX] ARM/python/_m5/param_Gicv2mFrame.cc -> .o
 [SO Param] m5.objects.Gic, Gicv2m -> ARM/python/_m5/param_Gicv2m.cc
 [     CXX] ARM/python/_m5/param_Gicv2m.cc -> .o
 [SO Param] m5.objects.Gic, VGic -> ARM/python/_m5/param_VGic.cc
 [SO Param] m5.objects.Gic, VGic -> ARM/params/VGic.hh
 [     CXX] ARM/python/_m5/param_VGic.cc -> .o
 [SO Param] m5.objects.Gic, Gicv3Its -> ARM/python/_m5/param_Gicv3Its.cc
 [SO Param] m5.objects.Gic, Gicv3Its -> ARM/params/Gicv3Its.hh
 [CONFIG H] HAVE_VALGRIND, 1 -> ARM/config/have_valgrind.hh
 [SO Param] m5.objects.Gic, Gicv3 -> ARM/python/_m5/param_Gicv3.cc
 [SO Param] m5.objects.Gic, Gicv3 -> ARM/params/Gicv3.hh
 [     CXX] ARM/python/_m5/param_Gicv3Its.cc -> .o
 [     CXX] ARM/python/_m5/param_Gicv3.cc -> .o
 [ENUM STR] m5.objects.Gic, ArmInterruptType -> ARM/enums/ArmInterruptType.cc
 [     CXX] ARM/enums/ArmInterruptType.cc -> .o
 [     CXX] ARM/dev/arm/Mpam.py.cc -> .o
 [SO Param] m5.objects.Mpam, MpamMSC -> ARM/python/_m5/param_MpamMSC.cc
 [SO Param] m5.objects.Mpam, MpamMSC -> ARM/params/MpamMSC.hh
 [     CXX] ARM/python/_m5/param_MpamMSC.cc -> .o
 [     CXX] ARM/dev/arm/RealView.py.cc -> .o
 [SO Param] m5.objects.RealView, AmbaPioDevice -> ARM/python/_m5/param_AmbaPioDevice.cc
 [SO Param] m5.objects.RealView, AmbaPioDevice -> ARM/params/AmbaPioDevice.hh
 [SO Param] m5.objects.RealView, AmbaDmaDevice -> ARM/params/AmbaDmaDevice.hh
 [SO Param] m5.objects.RealView, AmbaIntDevice -> ARM/params/AmbaIntDevice.hh
 [SO Param] m5.objects.RealView, AmbaIntDevice -> ARM/python/_m5/param_AmbaIntDevice.cc
 [SO Param] m5.objects.RealView, AmbaDmaDevice -> ARM/python/_m5/param_AmbaDmaDevice.cc
 [     CXX] ARM/python/_m5/param_AmbaPioDevice.cc -> .o
 [     CXX] ARM/python/_m5/param_AmbaIntDevice.cc -> .o
 [     CXX] ARM/python/_m5/param_AmbaDmaDevice.cc -> .o
 [SO Param] m5.objects.RealView, A9SCU -> ARM/python/_m5/param_A9SCU.cc
 [SO Param] m5.objects.RealView, A9SCU -> ARM/params/A9SCU.hh
 [     CXX] ARM/python/_m5/param_A9SCU.cc -> .o
 [SO Param] m5.objects.RealView, GenericArmPciHost -> ARM/python/_m5/param_GenericArmPciHost.cc
 [ENUMDECL] m5.objects.RealView, ArmPciIntRouting -> ARM/enums/ArmPciIntRouting.hh
 [SO Param] m5.objects.RealView, GenericArmPciHost -> ARM/params/GenericArmPciHost.hh
 [     CXX] ARM/python/_m5/param_GenericArmPciHost.cc -> .o
 [SO Param] m5.objects.RealView, RealViewCtrl -> ARM/python/_m5/param_RealViewCtrl.cc
 [SO Param] m5.objects.RealView, RealViewCtrl -> ARM/params/RealViewCtrl.hh
 [SO Param] m5.objects.RealView, RealViewOsc -> ARM/params/RealViewOsc.hh
 [SO Param] m5.objects.RealView, RealViewTemperatureSensor -> ARM/params/RealViewTemperatureSensor.hh
 [     CXX] ARM/python/_m5/param_RealViewCtrl.cc -> .o
 [SO Param] m5.objects.RealView, RealViewOsc -> ARM/python/_m5/param_RealViewOsc.cc
 [     CXX] ARM/python/_m5/param_RealViewOsc.cc -> .o
 [SO Param] m5.objects.RealView, RealViewTemperatureSensor -> ARM/python/_m5/param_RealViewTemperatureSensor.cc
 [SO Param] m5.objects.RealView, AmbaFake -> ARM/python/_m5/param_AmbaFake.cc
 [     CXX] ARM/python/_m5/param_RealViewTemperatureSensor.cc -> .o
 [SO Param] m5.objects.RealView, AmbaFake -> ARM/params/AmbaFake.hh
 [     CXX] ARM/python/_m5/param_AmbaFake.cc -> .o
 [SO Param] m5.objects.RealView, Pl011 -> ARM/python/_m5/param_Pl011.cc
 [SO Param] m5.objects.RealView, Pl011 -> ARM/params/Pl011.hh
 [     CXX] ARM/python/_m5/param_Pl011.cc -> .o
 [SO Param] m5.objects.RealView, Sp804 -> ARM/python/_m5/param_Sp804.cc
 [SO Param] m5.objects.RealView, Sp804 -> ARM/params/Sp804.hh
 [     CXX] ARM/python/_m5/param_Sp804.cc -> .o
 [SO Param] m5.objects.RealView, Sp805 -> ARM/python/_m5/param_Sp805.cc
 [SO Param] m5.objects.RealView, Sp805 -> ARM/params/Sp805.hh
 [     CXX] ARM/python/_m5/param_Sp805.cc -> .o
 [SO Param] m5.objects.RealView, GenericWatchdog -> ARM/python/_m5/param_GenericWatchdog.cc
 [SO Param] m5.objects.RealView, GenericWatchdog -> ARM/params/GenericWatchdog.hh
 [     CXX] ARM/python/_m5/param_GenericWatchdog.cc -> .o
 [SO Param] m5.objects.RealView, CpuLocalTimer -> ARM/python/_m5/param_CpuLocalTimer.cc
 [SO Param] m5.objects.RealView, PL031 -> ARM/python/_m5/param_PL031.cc
 [SO Param] m5.objects.RealView, CpuLocalTimer -> ARM/params/CpuLocalTimer.hh
 [SO Param] m5.objects.RealView, PL031 -> ARM/params/PL031.hh
 [     CXX] ARM/python/_m5/param_CpuLocalTimer.cc -> .o
 [     CXX] ARM/python/_m5/param_PL031.cc -> .o
 [SO Param] m5.objects.RealView, Pl050 -> ARM/python/_m5/param_Pl050.cc
 [SO Param] m5.objects.RealView, Pl050 -> ARM/params/Pl050.hh
 [     CXX] ARM/python/_m5/param_Pl050.cc -> .o
 [SO Param] m5.objects.RealView, Pl111 -> ARM/python/_m5/param_Pl111.cc
 [SO Param] m5.objects.RealView, Pl111 -> ARM/params/Pl111.hh
 [     CXX] ARM/python/_m5/param_Pl111.cc -> .o
 [SO Param] m5.objects.RealView, HDLcd -> ARM/python/_m5/param_HDLcd.cc
 [SO Param] m5.objects.RealView, HDLcd -> ARM/params/HDLcd.hh
 [     CXX] ARM/python/_m5/param_HDLcd.cc -> .o
 [SO Param] m5.objects.RealView, FVPBasePwrCtrl -> ARM/python/_m5/param_FVPBasePwrCtrl.cc
 [SO Param] m5.objects.RealView, FVPBasePwrCtrl -> ARM/params/FVPBasePwrCtrl.hh
 [     CXX] ARM/python/_m5/param_FVPBasePwrCtrl.cc -> .o
 [SO Param] m5.objects.RealView, RealView -> ARM/python/_m5/param_RealView.cc
 [SO Param] m5.objects.RealView, SysSecCtrl -> ARM/python/_m5/param_SysSecCtrl.cc
 [SO Param] m5.objects.RealView, RealView -> ARM/params/RealView.hh
 [SO Param] m5.objects.RealView, SysSecCtrl -> ARM/params/SysSecCtrl.hh
 [     CXX] ARM/python/_m5/param_RealView.cc -> .o
 [     CXX] ARM/python/_m5/param_SysSecCtrl.cc -> .o
 [ENUM STR] m5.objects.RealView, ArmPciIntRouting -> ARM/enums/ArmPciIntRouting.cc
 [     CXX] ARM/enums/ArmPciIntRouting.cc -> .o
 [     CXX] ARM/dev/arm/SMMUv3.py.cc -> .o
 [SO Param] m5.objects.SMMUv3, SMMUv3DeviceInterface -> ARM/python/_m5/param_SMMUv3DeviceInterface.cc
 [SO Param] m5.objects.SMMUv3, SMMUv3DeviceInterface -> ARM/params/SMMUv3DeviceInterface.hh
 [SO Param] m5.objects.SMMUv3, SMMUv3 -> ARM/python/_m5/param_SMMUv3.cc
 [     CXX] ARM/python/_m5/param_SMMUv3DeviceInterface.cc -> .o
 [     CXX] ARM/dev/arm/UFSHostDevice.py.cc -> .o
 [SO Param] m5.objects.SMMUv3, SMMUv3 -> ARM/params/SMMUv3.hh
 [SO Param] m5.objects.UFSHostDevice, UFSHostDevice -> ARM/python/_m5/param_UFSHostDevice.cc
 [     CXX] ARM/python/_m5/param_SMMUv3.cc -> .o
 [SO Param] m5.objects.UFSHostDevice, UFSHostDevice -> ARM/params/UFSHostDevice.hh
 [ TRACING]  -> ARM/debug/UFSHostDevice.hh
 [     CXX] ARM/python/_m5/param_UFSHostDevice.cc -> .o
 [     CXX] ARM/dev/arm/EnergyCtrl.py.cc -> .o
 [SO Param] m5.objects.EnergyCtrl, EnergyCtrl -> ARM/python/_m5/param_EnergyCtrl.cc
 [SO Param] m5.objects.EnergyCtrl, EnergyCtrl -> ARM/params/EnergyCtrl.hh
 [ TRACING]  -> ARM/debug/DVFS.hh
 [SO Param] m5.objects.DVFSHandler, DVFSHandler -> ARM/params/DVFSHandler.hh
 [     CXX] ARM/python/_m5/param_EnergyCtrl.cc -> .o
 [     CXX] ARM/dev/arm/NoMali.py.cc -> .o
 [SO Param] m5.objects.NoMali, NoMaliGpu -> ARM/python/_m5/param_NoMaliGpu.cc
 [ENUMDECL] m5.objects.NoMali, NoMaliGpuType -> ARM/enums/NoMaliGpuType.hh
 [SO Param] m5.objects.NoMali, NoMaliGpu -> ARM/params/NoMaliGpu.hh
 [     CXX] ARM/python/_m5/param_NoMaliGpu.cc -> .o
 [SO Param] m5.objects.NoMali, CustomNoMaliGpu -> ARM/python/_m5/param_CustomNoMaliGpu.cc
 [SO Param] m5.objects.NoMali, CustomNoMaliGpu -> ARM/params/CustomNoMaliGpu.hh
 [     CXX] ARM/python/_m5/param_CustomNoMaliGpu.cc -> .o
 [ENUM STR] m5.objects.NoMali, NoMaliGpuType -> ARM/enums/NoMaliGpuType.cc
 [     CXX] ARM/enums/NoMaliGpuType.cc -> .o
 [     CXX] ARM/dev/arm/VirtIOMMIO.py.cc -> .o
 [SO Param] m5.objects.VirtIOMMIO, MmioVirtIO -> ARM/python/_m5/param_MmioVirtIO.cc
 [     CXX] src/dev/arm/a9scu.cc -> ARM/dev/arm/a9scu.o
 [SO Param] m5.objects.VirtIOMMIO, MmioVirtIO -> ARM/params/MmioVirtIO.hh
 [     CXX] ARM/python/_m5/param_MmioVirtIO.cc -> .o
 [ TRACING]  -> ARM/debug/AMBA.hh
 [     CXX] src/dev/arm/amba_device.cc -> ARM/dev/arm/amba_device.o
 [     CXX] src/dev/arm/amba_fake.cc -> ARM/dev/arm/amba_fake.o
 [ TRACING]  -> ARM/debug/GIC.hh
 [     CXX] src/dev/arm/base_gic.cc -> ARM/dev/arm/base_gic.o
 [     CXX] src/dev/arm/display.cc -> ARM/dev/arm/display.o
 [     CXX] src/dev/arm/flash_device.cc -> ARM/dev/arm/flash_device.o
 [CONFIG H] KVM_ISA, "x86" -> ARM/config/kvm_isa.hh
 [CONFIG H] USE_KVM, 1 -> ARM/config/use_kvm.hh
 [ TRACING]  -> ARM/debug/Timer.hh
 [     CXX] src/dev/arm/generic_timer.cc -> ARM/dev/arm/generic_timer.o
 [ TRACING]  -> ARM/debug/IPI.hh
 [     CXX] src/dev/arm/gic_v2.cc -> ARM/dev/arm/gic_v2.o
 [ TRACING]  -> ARM/debug/GICV2M.hh
 [     CXX] src/dev/arm/gic_v2m.cc -> ARM/dev/arm/gic_v2m.o
 [     CXX] src/dev/arm/gic_v3.cc -> ARM/dev/arm/gic_v3.o
 [ENUMDECL] m5.objects.ArmISA, DecoderFlavor -> ARM/enums/DecoderFlavor.hh
 [SO Param] m5.objects.ArmMMU, ArmMMU -> ARM/params/ArmMMU.hh
 [ TRACING]  -> ARM/debug/MatRegs.hh
 [ TRACING]  -> ARM/debug/VecPredRegs.hh
 [ TRACING]  -> ARM/debug/VecRegs.hh
 [SO Param] m5.objects.ArmTLB, ArmTLB -> ARM/params/ArmTLB.hh
 [SO Param] m5.objects.ArmMMU, ArmTableWalker -> ARM/params/ArmTableWalker.hh
 [     CXX] src/dev/arm/gic_v3_distributor.cc -> ARM/dev/arm/gic_v3_distributor.o
 [     CXX] src/dev/arm/gic_v3_cpu_interface.cc -> ARM/dev/arm/gic_v3_cpu_interface.o
 [     CXX] src/dev/arm/gic_v3_redistributor.cc -> ARM/dev/arm/gic_v3_redistributor.o
 [ TRACING]  -> ARM/debug/ITS.hh
 [     CXX] src/dev/arm/gic_v3_its.cc -> ARM/dev/arm/gic_v3_its.o
 [     CXX] src/dev/arm/mpam.cc -> ARM/dev/arm/mpam.o
 [     CXX] src/dev/arm/pl011.cc -> ARM/dev/arm/pl011.o
 [ TRACING]  -> ARM/debug/PL111.hh
 [     CXX] src/dev/arm/pl111.cc -> ARM/dev/arm/pl111.o
 [ TRACING]  -> ARM/debug/HDLcd.hh
 [     CXX] src/dev/arm/hdlcd.cc -> ARM/dev/arm/hdlcd.o
 [ TRACING]  -> ARM/debug/Pl050.hh
 [     CXX] src/dev/arm/kmi.cc -> ARM/dev/arm/kmi.o
 [ TRACING]  -> ARM/debug/SMMUv3.hh
 [     CXX] src/dev/arm/smmu_v3.cc -> ARM/dev/arm/smmu_v3.o
 [     CXX] src/dev/arm/smmu_v3_caches.cc -> ARM/dev/arm/smmu_v3_caches.o
 [     CXX] src/dev/arm/smmu_v3_cmdexec.cc -> ARM/dev/arm/smmu_v3_cmdexec.o
 [     CXX] src/dev/arm/smmu_v3_defs.cc -> ARM/dev/arm/smmu_v3_defs.o
 [     CXX] src/dev/arm/smmu_v3_events.cc -> ARM/dev/arm/smmu_v3_events.o
 [     CXX] src/dev/arm/smmu_v3_ports.cc -> ARM/dev/arm/smmu_v3_ports.o
 [     CXX] src/dev/arm/smmu_v3_proc.cc -> ARM/dev/arm/smmu_v3_proc.o
 [     CXX] src/dev/arm/smmu_v3_deviceifc.cc -> ARM/dev/arm/smmu_v3_deviceifc.o
 [ TRACING]  -> ARM/debug/SMMUv3Hazard.hh
 [     CXX] src/dev/arm/smmu_v3_transl.cc -> ARM/dev/arm/smmu_v3_transl.o
 [     CXX] src/dev/arm/ssc.cc -> ARM/dev/arm/ssc.o
 [     CXX] src/dev/arm/timer_sp804.cc -> ARM/dev/arm/timer_sp804.o
 [     CXX] src/dev/arm/watchdog_generic.cc -> ARM/dev/arm/watchdog_generic.o
 [ TRACING]  -> ARM/debug/Sp805.hh
 [     CXX] src/dev/arm/watchdog_sp805.cc -> ARM/dev/arm/watchdog_sp805.o
 [ TRACING]  -> ARM/debug/NoMali.hh
 [     CXX] src/dev/arm/gpu_nomali.cc -> ARM/dev/arm/gpu_nomali.o
 [     CXX] src/dev/arm/pci_host.cc -> ARM/dev/arm/pci_host.o
 [ TRACING]  -> ARM/debug/RVCTRL.hh
 [     CXX] src/dev/arm/rv_ctrl.cc -> ARM/dev/arm/rv_ctrl.o
 [     CXX] src/dev/arm/realview.cc -> ARM/dev/arm/realview.o
 [     CXX] src/dev/arm/rtc_pl031.cc -> ARM/dev/arm/rtc_pl031.o
 [     CXX] src/dev/arm/timer_cpulocal.cc -> ARM/dev/arm/timer_cpulocal.o
 [ TRACING]  -> ARM/debug/VGIC.hh
 [     CXX] src/dev/arm/vgic.cc -> ARM/dev/arm/vgic.o
 [     CXX] src/dev/arm/vio_mmio.cc -> ARM/dev/arm/vio_mmio.o
 [     CXX] src/dev/arm/ufs_device.cc -> ARM/dev/arm/ufs_device.o
 [ TRACING]  -> ARM/debug/EnergyCtrl.hh
 [     CXX] src/dev/arm/energy_ctrl.cc -> ARM/dev/arm/energy_ctrl.o
 [ TRACING]  -> ARM/debug/FVPBasePwrCtrl.hh
 [     CXX] src/dev/arm/fvp_base_pwr_ctrl.cc -> ARM/dev/arm/fvp_base_pwr_ctrl.o
 [ TRACING]  -> ARM/debug/AMBA.cc
 [     CXX] ARM/debug/AMBA.cc -> .o
 [ TRACING]  -> ARM/debug/FlashDevice.cc
 [     CXX] ARM/debug/FlashDevice.cc -> .o
 [ TRACING]  -> ARM/debug/HDLcd.cc
 [     CXX] ARM/debug/HDLcd.cc -> .o
 [ TRACING]  -> ARM/debug/PL111.cc
 [ TRACING]  -> ARM/debug/GICV2M.cc
 [     CXX] ARM/debug/GICV2M.cc -> .o
 [     CXX] ARM/debug/PL111.cc -> .o
 [ TRACING]  -> ARM/debug/Pl050.cc
 [     CXX] ARM/debug/Pl050.cc -> .o
 [ TRACING]  -> ARM/debug/GIC.cc
 [ TRACING]  -> ARM/debug/ITS.cc
 [     CXX] ARM/debug/GIC.cc -> .o
 [     CXX] ARM/debug/ITS.cc -> .o
 [ TRACING]  -> ARM/debug/RVCTRL.cc
 [     CXX] ARM/debug/RVCTRL.cc -> .o
 [ TRACING]  -> ARM/debug/SMMUv3.cc
 [ TRACING]  -> ARM/debug/SMMUv3Hazard.cc
 [     CXX] ARM/debug/SMMUv3.cc -> .o
 [     CXX] ARM/debug/SMMUv3Hazard.cc -> .o
 [ TRACING]  -> ARM/debug/Sp805.cc
 [     CXX] ARM/debug/Sp805.cc -> .o
 [ TRACING]  -> ARM/debug/EnergyCtrl.cc
 [ TRACING]  -> ARM/debug/FVPBasePwrCtrl.cc
 [     CXX] ARM/debug/EnergyCtrl.cc -> .o
 [     CXX] ARM/debug/FVPBasePwrCtrl.cc -> .o
 [ TRACING]  -> ARM/debug/UFSHostDevice.cc
 [     CXX] ARM/debug/UFSHostDevice.cc -> .o
 [ TRACING]  -> ARM/debug/VGIC.cc
 [     CXX] ARM/debug/VGIC.cc -> .o
 [ TRACING]  -> ARM/debug/NoMali.cc
 [     CXX] ARM/debug/NoMali.cc -> .o
 [     CXX] ARM/dev/arm/css/MHU.py.cc -> .o
 [SO Param] m5.objects.MHU, MhuDoorbell -> ARM/python/_m5/param_MhuDoorbell.cc
 [SO Param] m5.objects.MHU, Scp2ApDoorbell -> ARM/python/_m5/param_Scp2ApDoorbell.cc
 [SO Param] m5.objects.MHU, Ap2ScpDoorbell -> ARM/python/_m5/param_Ap2ScpDoorbell.cc
 [SO Param] m5.objects.MHU, Scp2ApDoorbell -> ARM/params/Scp2ApDoorbell.hh
 [SO Param] m5.objects.MHU, MhuDoorbell -> ARM/params/MhuDoorbell.hh
 [SO Param] m5.objects.MHU, MHU -> ARM/python/_m5/param_MHU.cc
 [SO Param] m5.objects.MHU, Ap2ScpDoorbell -> ARM/params/Ap2ScpDoorbell.hh
 [     CXX] ARM/python/_m5/param_MhuDoorbell.cc -> .o
 [     CXX] ARM/python/_m5/param_Scp2ApDoorbell.cc -> .o
 [SO Param] m5.objects.MHU, MHU -> ARM/params/MHU.hh
 [     CXX] ARM/python/_m5/param_Ap2ScpDoorbell.cc -> .o
 [SO Param] m5.objects.Scp, Scp -> ARM/params/Scp.hh
 [     CXX] ARM/dev/arm/css/Scmi.py.cc -> .o
 [     CXX] ARM/python/_m5/param_MHU.cc -> .o
 [SO Param] m5.objects.Scmi, ScmiChannel -> ARM/python/_m5/param_ScmiChannel.cc
 [SO Param] m5.objects.Scmi, ScmiChannel -> ARM/params/ScmiChannel.hh
 [SO Param] m5.objects.Scmi, ScmiPlatform -> ARM/params/ScmiPlatform.hh
 [SO Param] m5.objects.Scmi, ScmiCommunication -> ARM/params/ScmiCommunication.hh
 [SO Param] m5.objects.Scmi, ScmiAgentChannel -> ARM/params/ScmiAgentChannel.hh
 [SO Param] m5.objects.Scmi, ScmiPlatformChannel -> ARM/params/ScmiPlatformChannel.hh
 [SO Param] m5.objects.Scmi, ScmiAgentChannel -> ARM/python/_m5/param_ScmiAgentChannel.cc
 [     CXX] ARM/python/_m5/param_ScmiChannel.cc -> .o
 [     CXX] ARM/python/_m5/param_ScmiAgentChannel.cc -> .o
 [SO Param] m5.objects.Scmi, ScmiPlatformChannel -> ARM/python/_m5/param_ScmiPlatformChannel.cc
 [     CXX] ARM/python/_m5/param_ScmiPlatformChannel.cc -> .o
 [SO Param] m5.objects.Scmi, ScmiCommunication -> ARM/python/_m5/param_ScmiCommunication.cc
 [     CXX] ARM/python/_m5/param_ScmiCommunication.cc -> .o
 [SO Param] m5.objects.Scmi, ScmiPlatform -> ARM/python/_m5/param_ScmiPlatform.cc
 [     CXX] ARM/python/_m5/param_ScmiPlatform.cc -> .o
 [     CXX] ARM/dev/arm/css/Scp.py.cc -> .o
 [SO Param] m5.objects.Scp, Scp -> ARM/python/_m5/param_Scp.cc
 [     CXX] ARM/python/_m5/param_Scp.cc -> .o
 [ TRACING]  -> ARM/debug/MHU.hh
 [     CXX] src/dev/arm/css/mhu.cc -> ARM/dev/arm/css/mhu.o
 [ TRACING]  -> ARM/debug/SCMI.hh
 [     CXX] src/dev/arm/css/scmi_platform.cc -> ARM/dev/arm/css/scmi_platform.o
 [     CXX] src/dev/arm/css/scmi_protocols.cc -> ARM/dev/arm/css/scmi_protocols.o
 [ TRACING]  -> ARM/debug/MHU.cc
 [     CXX] ARM/debug/MHU.cc -> .o
 [ TRACING]  -> ARM/debug/SCMI.cc
 [     CXX] ARM/debug/SCMI.cc -> .o
 [ TRACING]  -> ARM/debug/Activity.cc
 [ TRACING]  -> ARM/debug/Commit.cc
 [ TRACING]  -> ARM/debug/Context.cc
 [ TRACING]  -> ARM/debug/Activity.hh
 [ TRACING]  -> ARM/debug/Decode.cc
 [ TRACING]  -> ARM/debug/Commit.hh
 [ TRACING]  -> ARM/debug/Context.hh
 [     CXX] ARM/debug/Activity.cc -> .o
 [ TRACING]  -> ARM/debug/Decode.hh
 [     CXX] ARM/debug/Commit.cc -> .o
 [     CXX] ARM/debug/Context.cc -> .o
 [     CXX] ARM/debug/Decode.cc -> .o
 [ TRACING]  -> ARM/debug/DynInst.cc
 [ TRACING]  -> ARM/debug/DynInst.hh
 [ TRACING]  -> ARM/debug/ExecEnable.cc
 [ TRACING]  -> ARM/debug/ExecCPSeq.cc
 [ TRACING]  -> ARM/debug/ExecEffAddr.cc
 [     CXX] ARM/debug/DynInst.cc -> .o
 [ TRACING]  -> ARM/debug/ExecEnable.hh
 [ TRACING]  -> ARM/debug/ExecCPSeq.hh
 [ TRACING]  -> ARM/debug/ExecEffAddr.hh
 [     CXX] ARM/debug/ExecEnable.cc -> .o
 [     CXX] ARM/debug/ExecCPSeq.cc -> .o
 [     CXX] ARM/debug/ExecEffAddr.cc -> .o
 [ TRACING]  -> ARM/debug/ExecFaulting.cc
 [ TRACING]  -> ARM/debug/ExecFetchSeq.cc
 [ TRACING]  -> ARM/debug/ExecFaulting.hh
 [ TRACING]  -> ARM/debug/ExecOpClass.cc
 [ TRACING]  -> ARM/debug/ExecFetchSeq.hh
 [ TRACING]  -> ARM/debug/ExecRegDelta.cc
 [     CXX] ARM/debug/ExecFaulting.cc -> .o
 [ TRACING]  -> ARM/debug/ExecOpClass.hh
 [     CXX] ARM/debug/ExecFetchSeq.cc -> .o
 [ TRACING]  -> ARM/debug/ExecRegDelta.hh
 [     CXX] ARM/debug/ExecOpClass.cc -> .o
 [     CXX] ARM/debug/ExecRegDelta.cc -> .o
 [ TRACING]  -> ARM/debug/ExecResult.cc
 [ TRACING]  -> ARM/debug/ExecSymbol.cc
 [ TRACING]  -> ARM/debug/ExecThread.cc
 [ TRACING]  -> ARM/debug/ExecResult.hh
 [ TRACING]  -> ARM/debug/ExecSymbol.hh
 [     CXX] ARM/debug/ExecResult.cc -> .o
 [ TRACING]  -> ARM/debug/ExecThread.hh
 [     CXX] ARM/debug/ExecSymbol.cc -> .o
 [ TRACING]  -> ARM/debug/ExecMicro.cc
 [     CXX] ARM/debug/ExecThread.cc -> .o
 [ TRACING]  -> ARM/debug/ExecMacro.cc
 [ TRACING]  -> ARM/debug/ExecMicro.hh
 [ TRACING]  -> ARM/debug/ExecMacro.hh
 [     CXX] ARM/debug/ExecMicro.cc -> .o
 [     CXX] ARM/debug/ExecMacro.cc -> .o
 [ TRACING]  -> ARM/debug/ExecUser.cc
 [ TRACING]  -> ARM/debug/ExecKernel.cc
 [ TRACING]  -> ARM/debug/ExecAsid.cc
 [ TRACING]  -> ARM/debug/ExecUser.hh
 [ TRACING]  -> ARM/debug/ExecKernel.hh
 [ TRACING]  -> ARM/debug/ExecAsid.hh
 [     CXX] ARM/debug/ExecUser.cc -> .o
 [     CXX] ARM/debug/ExecAsid.cc -> .o
 [     CXX] ARM/debug/ExecKernel.cc -> .o
 [ TRACING]  -> ARM/debug/ExecFlags.cc
 [ TRACING]  -> ARM/debug/Fetch.cc
 [ TRACING]  -> ARM/debug/ExecFlags.hh
 [ TRACING]  -> ARM/debug/Fetch.hh
 [     CXX] ARM/debug/ExecFlags.cc -> .o
 [     CXX] ARM/debug/Fetch.cc -> .o
 [ TRACING]  -> ARM/debug/HtmCpu.cc
 [ TRACING]  -> ARM/debug/InvalidReg.cc
 [ TRACING]  -> ARM/debug/HtmCpu.hh
 [ TRACING]  -> ARM/debug/O3PipeView.cc
 [     CXX] ARM/debug/InvalidReg.cc -> .o
 [     CXX] ARM/debug/HtmCpu.cc -> .o
 [ TRACING]  -> ARM/debug/O3PipeView.hh
 [     CXX] ARM/debug/O3PipeView.cc -> .o
 [ TRACING]  -> ARM/debug/PCEvent.cc
 [ TRACING]  -> ARM/debug/Quiesce.cc
 [     CXX] ARM/debug/PCEvent.cc -> .o
 [ TRACING]  -> ARM/debug/Quiesce.hh
 [     CXX] ARM/debug/Quiesce.cc -> .o
 [ TRACING]  -> ARM/debug/Mwait.cc
 [ TRACING]  -> ARM/debug/ExecAll.cc
 [     CXX] ARM/debug/Mwait.cc -> .o
 [ TRACING]  -> ARM/debug/Exec.cc
 [ TRACING]  -> ARM/debug/ExecAll.hh
 [ TRACING]  -> ARM/debug/ExecNoTicks.cc
 [ TRACING]  -> ARM/debug/Exec.hh
 [     CXX] ARM/debug/ExecAll.cc -> .o
 [ TRACING]  -> ARM/debug/ExecNoTicks.hh
 [     CXX] ARM/debug/Exec.cc -> .o
 [ TRACING]  -> ARM/debug/FmtTicksOff.hh
 [SO Param] m5.objects.FuncUnit, FUDesc -> ARM/params/FUDesc.hh
 [SO Param] m5.objects.FuncUnit, OpDesc -> ARM/params/OpDesc.hh
 [     CXX] ARM/debug/ExecNoTicks.cc -> .o
 [     CXX] src/cpu/pc_event.cc -> ARM/cpu/pc_event.o
 [     CXX] ARM/cpu/FuncUnit.py.cc -> .o
 [     CXX] src/cpu/func_unit.cc -> ARM/cpu/func_unit.o
 [SO Param] m5.objects.FuncUnit, OpDesc -> ARM/python/_m5/param_OpDesc.cc
 [SO Param] m5.objects.FuncUnit, FUDesc -> ARM/python/_m5/param_FUDesc.cc
 [ENUM STR] m5.objects.FuncUnit, OpClass -> ARM/enums/OpClass.cc
 [     CXX] ARM/python/_m5/param_OpDesc.cc -> .o
 [     CXX] ARM/python/_m5/param_FUDesc.cc -> .o
 [     CXX] ARM/enums/OpClass.cc -> .o
 [     CXX] ARM/cpu/StaticInstFlags.py.cc -> .o
 [ENUM STR] m5.objects.StaticInstFlags, StaticInstFlags -> ARM/enums/StaticInstFlags.cc
 [     CXX] ARM/enums/StaticInstFlags.cc -> .o
 [     CXX] ARM/cpu/InstPBTrace.py.cc -> .o
 [SO Param] m5.objects.InstPBTrace, InstPBTrace -> ARM/python/_m5/param_InstPBTrace.cc
 [SO Param] m5.objects.InstPBTrace, InstPBTrace -> ARM/params/InstPBTrace.hh
 [     CXX] ARM/python/_m5/param_InstPBTrace.cc -> .o
 [     CXX] src/cpu/inst_pb_trace.cc -> ARM/cpu/inst_pb_trace.o
 [     CXX] ARM/cpu/CheckerCPU.py.cc -> .o
 [SO Param] m5.objects.CheckerCPU, CheckerCPU -> ARM/python/_m5/param_CheckerCPU.cc
 [SO Param] m5.objects.CheckerCPU, CheckerCPU -> ARM/params/CheckerCPU.hh
 [ TRACING]  -> ARM/debug/Checker.hh
 [ TRACING]  -> ARM/debug/FloatRegs.hh
 [     CXX] ARM/cpu/BaseCPU.py.cc -> .o
 [SO Param] m5.objects.BaseCPU, BaseCPU -> ARM/params/BaseCPU.hh
 [SO Param] m5.objects.BaseCPU, BaseCPU -> ARM/python/_m5/param_BaseCPU.cc
 [SO Param] m5.objects.BaseISA, BaseISA -> ARM/params/BaseISA.hh
 [SO Param] m5.objects.InstDecoder, InstDecoder -> ARM/params/InstDecoder.hh
 [SO Param] m5.objects.Process, Process -> ARM/params/Process.hh
 [     CXX] ARM/cpu/CpuCluster.py.cc -> .o
 [SO Param] m5.objects.Process, EmulatedDriver -> ARM/params/EmulatedDriver.hh
 [     CXX] ARM/python/_m5/param_CheckerCPU.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseCPU.cc -> .o
 [SO Param] m5.objects.CpuCluster, CpuCluster -> ARM/python/_m5/param_CpuCluster.cc
 [SO Param] m5.objects.CpuCluster, CpuCluster -> ARM/params/CpuCluster.hh
 [     CXX] ARM/python/_m5/param_CpuCluster.cc -> .o
 [     CXX] ARM/cpu/CPUTracers.py.cc -> .o
 [SO Param] m5.objects.CPUTracers, ExeTracer -> ARM/python/_m5/param_ExeTracer.cc
 [SO Param] m5.objects.CPUTracers, ExeTracer -> ARM/params/ExeTracer.hh
 [SO Param] m5.objects.CPUTracers, IntelTrace -> ARM/python/_m5/param_IntelTrace.cc
 [     CXX] ARM/python/_m5/param_ExeTracer.cc -> .o
 [SO Param] m5.objects.CPUTracers, IntelTrace -> ARM/params/IntelTrace.hh
 [     CXX] ARM/python/_m5/param_IntelTrace.cc -> .o
 [SO Param] m5.objects.CPUTracers, NativeTrace -> ARM/python/_m5/param_NativeTrace.cc
 [SO Param] m5.objects.CPUTracers, NativeTrace -> ARM/params/NativeTrace.hh
 [     CXX] ARM/python/_m5/param_NativeTrace.cc -> .o
 [     CXX] ARM/cpu/TimingExpr.py.cc -> .o
 [SO Param] m5.objects.TimingExpr, TimingExpr -> ARM/python/_m5/param_TimingExpr.cc
 [SO Param] m5.objects.TimingExpr, TimingExpr -> ARM/params/TimingExpr.hh
 [ENUMDECL] m5.objects.TimingExpr, TimingExprOp -> ARM/enums/TimingExprOp.hh
 [SO Param] m5.objects.TimingExpr, TimingExprBin -> ARM/params/TimingExprBin.hh
 [SO Param] m5.objects.TimingExpr, TimingExprIf -> ARM/params/TimingExprIf.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLet -> ARM/params/TimingExprLet.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> ARM/params/TimingExprLiteral.hh
 [SO Param] m5.objects.TimingExpr, TimingExprRef -> ARM/params/TimingExprRef.hh
 [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> ARM/params/TimingExprSrcReg.hh
 [SO Param] m5.objects.TimingExpr, TimingExprUn -> ARM/params/TimingExprUn.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> ARM/python/_m5/param_TimingExprLiteral.cc
 [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> ARM/python/_m5/param_TimingExprSrcReg.cc
 [SO Param] m5.objects.TimingExpr, TimingExprLet -> ARM/python/_m5/param_TimingExprLet.cc
 [     CXX] ARM/python/_m5/param_TimingExpr.cc -> .o
 [     CXX] ARM/python/_m5/param_TimingExprLiteral.cc -> .o
 [     CXX] ARM/python/_m5/param_TimingExprLet.cc -> .o
 [     CXX] ARM/python/_m5/param_TimingExprSrcReg.cc -> .o
 [SO Param] m5.objects.TimingExpr, TimingExprRef -> ARM/python/_m5/param_TimingExprRef.cc
 [     CXX] ARM/python/_m5/param_TimingExprRef.cc -> .o
 [SO Param] m5.objects.TimingExpr, TimingExprUn -> ARM/python/_m5/param_TimingExprUn.cc
 [     CXX] ARM/python/_m5/param_TimingExprUn.cc -> .o
 [SO Param] m5.objects.TimingExpr, TimingExprBin -> ARM/python/_m5/param_TimingExprBin.cc
 [     CXX] ARM/python/_m5/param_TimingExprBin.cc -> .o
 [SO Param] m5.objects.TimingExpr, TimingExprIf -> ARM/python/_m5/param_TimingExprIf.cc
 [     CXX] ARM/python/_m5/param_TimingExprIf.cc -> .o
 [ENUM STR] m5.objects.TimingExpr, TimingExprOp -> ARM/enums/TimingExprOp.cc
 [     CXX] src/cpu/activity.cc -> ARM/cpu/activity.o
 [     CXX] ARM/enums/TimingExprOp.cc -> .o
 [ TRACING]  -> ARM/debug/Thread.hh
 [SO Param] m5.objects.Root, Root -> ARM/params/Root.hh
 [     CXX] src/cpu/base.cc -> ARM/cpu/base.o
 [     CXX] src/cpu/exetrace.cc -> ARM/cpu/exetrace.o
 [     CXX] src/cpu/inteltrace.cc -> ARM/cpu/inteltrace.o
 [ TRACING]  -> ARM/debug/GDBMisc.hh
 [     CXX] src/cpu/nativetrace.cc -> ARM/cpu/nativetrace.o
 [     CXX] src/cpu/nop_static_inst.cc -> ARM/cpu/nop_static_inst.o
 [     CXX] src/cpu/null_static_inst.cc -> ARM/cpu/null_static_inst.o
 [ TRACING]  -> ARM/debug/Stack.hh
 [     CXX] src/cpu/profile.cc -> ARM/cpu/profile.o
 [     CXX] src/cpu/reg_class.cc -> ARM/cpu/reg_class.o
 [     CXX] src/cpu/static_inst.cc -> ARM/cpu/static_inst.o
 [     CXX] src/cpu/simple_thread.cc -> ARM/cpu/simple_thread.o
 [     CXX] src/cpu/thread_context.cc -> ARM/cpu/thread_context.o
 [     CXX] src/cpu/thread_state.cc -> ARM/cpu/thread_state.o
 [     CXX] src/cpu/timing_expr.cc -> ARM/cpu/timing_expr.o
 [     CXX] ARM/cpu/DummyChecker.py.cc -> .o
 [SO Param] m5.objects.DummyChecker, DummyChecker -> ARM/python/_m5/param_DummyChecker.cc
 [     CXX] src/cpu/checker/cpu.cc -> ARM/cpu/checker/cpu.o
 [SO Param] m5.objects.DummyChecker, DummyChecker -> ARM/params/DummyChecker.hh
 [     CXX] ARM/python/_m5/param_DummyChecker.cc -> .o
 [ TRACING]  -> ARM/debug/Checker.cc
 [     CXX] ARM/debug/Checker.cc -> .o
 [     CXX] ARM/cpu/minor/BaseMinorCPU.py.cc -> .o
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> ARM/python/_m5/param_MinorOpClass.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> ARM/params/MinorOpClass.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorFU -> ARM/params/MinorFU.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> ARM/params/MinorFUPool.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> ARM/params/MinorOpClassSet.hh
 [ TRACING]  -> ARM/debug/MinorTrace.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> ARM/python/_m5/param_MinorOpClassSet.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> ARM/params/MinorFUTiming.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> ARM/python/_m5/param_MinorFUTiming.cc
 [     CXX] ARM/python/_m5/param_MinorOpClassSet.cc -> .o
 [     CXX] ARM/python/_m5/param_MinorFUTiming.cc -> .o
 [     CXX] ARM/python/_m5/param_MinorOpClass.cc -> .o
 [SO Param] m5.objects.BaseMinorCPU, MinorFU -> ARM/python/_m5/param_MinorFU.cc
 [     CXX] ARM/python/_m5/param_MinorFU.cc -> .o
 [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> ARM/python/_m5/param_MinorFUPool.cc
 [     CXX] ARM/python/_m5/param_MinorFUPool.cc -> .o
 [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> ARM/python/_m5/param_BaseMinorCPU.cc
 [ENUMDECL] m5.objects.BaseMinorCPU, ThreadPolicy -> ARM/enums/ThreadPolicy.hh
 [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> ARM/params/BaseMinorCPU.hh
 [ENUMDECL] m5.objects.BranchPredictor, TargetProvider -> ARM/enums/TargetProvider.hh
 [SO Param] m5.objects.BranchPredictor, BranchPredictor -> ARM/params/BranchPredictor.hh
 [ENUMDECL] m5.objects.BranchPredictor, BranchType -> ARM/enums/BranchType.hh
 [SO Param] m5.objects.BranchPredictor, BranchTargetBuffer -> ARM/params/BranchTargetBuffer.hh
 [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> ARM/params/IndirectPredictor.hh
 [SO Param] m5.objects.BranchPredictor, ReturnAddrStack -> ARM/params/ReturnAddrStack.hh
 [ENUM STR] m5.objects.BaseMinorCPU, ThreadPolicy -> ARM/enums/ThreadPolicy.cc
 [     CXX] src/cpu/minor/activity.cc -> ARM/cpu/minor/activity.o
 [ TRACING]  -> ARM/debug/MinorCPU.hh
 [     CXX] ARM/python/_m5/param_BaseMinorCPU.cc -> .o
 [     CXX] src/cpu/minor/cpu.cc -> ARM/cpu/minor/cpu.o
 [     CXX] ARM/enums/ThreadPolicy.cc -> .o
 [     CXX] src/cpu/minor/decode.cc -> ARM/cpu/minor/decode.o
 [ TRACING]  -> ARM/debug/MinorExecute.hh
 [     CXX] src/cpu/minor/dyn_inst.cc -> ARM/cpu/minor/dyn_inst.o
 [ TRACING]  -> ARM/debug/Branch.hh
 [ TRACING]  -> ARM/debug/MinorInterrupt.hh
 [ TRACING]  -> ARM/debug/MinorMem.hh
 [     CXX] src/cpu/minor/execute.cc -> ARM/cpu/minor/execute.o
 [     CXX] src/cpu/minor/fetch1.cc -> ARM/cpu/minor/fetch1.o
 [     CXX] src/cpu/minor/fetch2.cc -> ARM/cpu/minor/fetch2.o
 [ TRACING]  -> ARM/debug/MinorTiming.hh
 [     CXX] src/cpu/minor/func_unit.cc -> ARM/cpu/minor/func_unit.o
 [     CXX] src/cpu/minor/lsq.cc -> ARM/cpu/minor/lsq.o
 [     CXX] src/cpu/minor/pipe_data.cc -> ARM/cpu/minor/pipe_data.o
 [     CXX] src/cpu/minor/pipeline.cc -> ARM/cpu/minor/pipeline.o
 [ TRACING]  -> ARM/debug/MinorScoreboard.hh
 [     CXX] src/cpu/minor/scoreboard.cc -> ARM/cpu/minor/scoreboard.o
 [     CXX] src/cpu/minor/stats.cc -> ARM/cpu/minor/stats.o
 [ TRACING]  -> ARM/debug/MinorCPU.cc
 [     CXX] ARM/debug/MinorCPU.cc -> .o
 [ TRACING]  -> ARM/debug/MinorExecute.cc
 [     CXX] ARM/debug/MinorExecute.cc -> .o
 [ TRACING]  -> ARM/debug/MinorInterrupt.cc
 [ TRACING]  -> ARM/debug/MinorMem.cc
 [     CXX] ARM/debug/MinorInterrupt.cc -> .o
 [     CXX] ARM/debug/MinorMem.cc -> .o
 [ TRACING]  -> ARM/debug/MinorScoreboard.cc
 [     CXX] ARM/debug/MinorScoreboard.cc -> .o
 [ TRACING]  -> ARM/debug/MinorTrace.cc
 [     CXX] ARM/debug/MinorTrace.cc -> .o
 [ TRACING]  -> ARM/debug/MinorTiming.cc
 [     CXX] ARM/debug/MinorTiming.cc -> .o
 [ TRACING]  -> ARM/debug/Minor.cc
 [     CXX] ARM/cpu/minor/MinorCPU.py.cc -> .o
 [ TRACING]  -> ARM/debug/Minor.hh
 [     CXX] ARM/debug/Minor.cc -> .o
 [     CXX] ARM/cpu/trace/TraceCPU.py.cc -> .o
 [SO Param] m5.objects.TraceCPU, TraceCPU -> ARM/python/_m5/param_TraceCPU.cc
 [ TRACING]  -> ARM/debug/TraceCPUData.hh
 [ TRACING]  -> ARM/debug/TraceCPUInst.hh
 [SO Param] m5.objects.TraceCPU, TraceCPU -> ARM/params/TraceCPU.hh
 [ TRACING]  -> ARM/debug/TraceCPUData.cc
 [     CXX] ARM/debug/TraceCPUData.cc -> .o
 [     CXX] ARM/python/_m5/param_TraceCPU.cc -> .o
 [     CXX] src/cpu/trace/trace_cpu.cc -> ARM/cpu/trace/trace_cpu.o
 [ TRACING]  -> ARM/debug/TraceCPUInst.cc
 [     CXX] ARM/debug/TraceCPUInst.cc -> .o
 [     CXX] ARM/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .o
 [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> ARM/python/_m5/param_GarnetSyntheticTraffic.cc
 [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> ARM/params/GarnetSyntheticTraffic.hh
 [     CXX] ARM/python/_m5/param_GarnetSyntheticTraffic.cc -> .o
 [ TRACING]  -> ARM/debug/GarnetSyntheticTraffic.hh
 [ TRACING]  -> ARM/debug/GarnetSyntheticTraffic.cc
 [     CXX] src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.cc -> ARM/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.o
 [     CXX] ARM/debug/GarnetSyntheticTraffic.cc -> .o
 [     CXX] ARM/cpu/testers/memtest/MemTest.py.cc -> .o
 [SO Param] m5.objects.MemTest, MemTest -> ARM/python/_m5/param_MemTest.cc
 [ TRACING]  -> ARM/debug/MemTest.hh
 [SO Param] m5.objects.MemTest, MemTest -> ARM/params/MemTest.hh
 [ TRACING]  -> ARM/debug/MemTest.cc
 [     CXX] ARM/debug/MemTest.cc -> .o
 [     CXX] src/cpu/testers/memtest/memtest.cc -> ARM/cpu/testers/memtest/memtest.o
 [     CXX] ARM/python/_m5/param_MemTest.cc -> .o
 [CONFIG H] HAVE_PROTOBUF, 1 -> ARM/config/have_protobuf.hh
 [ TRACING]  -> ARM/debug/TrafficGen.hh
 [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> ARM/params/BaseTrafficGen.hh
 [ENUMDECL] m5.objects.BaseTrafficGen, StreamGenType -> ARM/enums/StreamGenType.hh
 [     CXX] src/cpu/testers/traffic_gen/base_gen.cc -> ARM/cpu/testers/traffic_gen/base_gen.o
 [     CXX] src/cpu/testers/traffic_gen/base.cc -> ARM/cpu/testers/traffic_gen/base.o
 [     CXX] src/cpu/testers/traffic_gen/dram_gen.cc -> ARM/cpu/testers/traffic_gen/dram_gen.o
 [     CXX] src/cpu/testers/traffic_gen/dram_rot_gen.cc -> ARM/cpu/testers/traffic_gen/dram_rot_gen.o
 [     CXX] src/cpu/testers/traffic_gen/exit_gen.cc -> ARM/cpu/testers/traffic_gen/exit_gen.o
 [ TRACING]  -> ARM/debug/GUPSGen.hh
 [SO Param] m5.objects.GUPSGen, GUPSGen -> ARM/params/GUPSGen.hh
 [     CXX] src/cpu/testers/traffic_gen/hybrid_gen.cc -> ARM/cpu/testers/traffic_gen/hybrid_gen.o
 [     CXX] src/cpu/testers/traffic_gen/idle_gen.cc -> ARM/cpu/testers/traffic_gen/idle_gen.o
 [     CXX] src/cpu/testers/traffic_gen/gups_gen.cc -> ARM/cpu/testers/traffic_gen/gups_gen.o
 [     CXX] src/cpu/testers/traffic_gen/linear_gen.cc -> ARM/cpu/testers/traffic_gen/linear_gen.o
 [     CXX] src/cpu/testers/traffic_gen/nvm_gen.cc -> ARM/cpu/testers/traffic_gen/nvm_gen.o
 [     CXX] src/cpu/testers/traffic_gen/random_gen.cc -> ARM/cpu/testers/traffic_gen/random_gen.o
 [     CXX] src/cpu/testers/traffic_gen/stream_gen.cc -> ARM/cpu/testers/traffic_gen/stream_gen.o
 [     CXX] src/cpu/testers/traffic_gen/strided_gen.cc -> ARM/cpu/testers/traffic_gen/strided_gen.o
 [ TRACING]  -> ARM/debug/TrafficGen.cc
 [     CXX] ARM/debug/TrafficGen.cc -> .o
 [     CXX] ARM/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .o
 [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> ARM/python/_m5/param_BaseTrafficGen.cc
 [ENUM STR] m5.objects.BaseTrafficGen, StreamGenType -> ARM/enums/StreamGenType.cc
 [ TRACING]  -> ARM/debug/GUPSGen.cc
 [     CXX] ARM/debug/GUPSGen.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseTrafficGen.cc -> .o
 [     CXX] ARM/enums/StreamGenType.cc -> .o
 [     CXX] ARM/cpu/testers/traffic_gen/GUPSGen.py.cc -> .o
 [SO Param] m5.objects.GUPSGen, GUPSGen -> ARM/python/_m5/param_GUPSGen.cc
 [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> ARM/params/PyTrafficGen.hh
 [     CXX] ARM/python/_m5/param_GUPSGen.cc -> .o
 [     CXX] src/cpu/testers/traffic_gen/pygen.cc -> ARM/cpu/testers/traffic_gen/pygen.o
 [     CXX] ARM/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .o
 [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> ARM/python/_m5/param_PyTrafficGen.cc
 [     CXX] ARM/python/_m5/param_PyTrafficGen.cc -> .o
 [     CXX] ARM/cpu/testers/traffic_gen/TrafficGen.py.cc -> .o
 [SO Param] m5.objects.TrafficGen, TrafficGen -> ARM/python/_m5/param_TrafficGen.cc
 [     CXX] src/cpu/testers/traffic_gen/trace_gen.cc -> ARM/cpu/testers/traffic_gen/trace_gen.o
 [SO Param] m5.objects.TrafficGen, TrafficGen -> ARM/params/TrafficGen.hh
 [     CXX] ARM/cpu/testers/rubytest/RubyTester.py.cc -> .o
 [     CXX] src/cpu/testers/traffic_gen/traffic_gen.cc -> ARM/cpu/testers/traffic_gen/traffic_gen.o
 [     CXX] ARM/python/_m5/param_TrafficGen.cc -> .o
 [SO Param] m5.objects.RubyTester, RubyTester -> ARM/python/_m5/param_RubyTester.cc
 [     CXX] ARM/python/_m5/param_RubyTester.cc -> .o
 [ TRACING]  -> ARM/debug/RubyTest.hh
 [     CXX] src/cpu/testers/rubytest/RubyTester.cc -> ARM/cpu/testers/rubytest/RubyTester.o
 [     CXX] src/cpu/testers/rubytest/Check.cc -> ARM/cpu/testers/rubytest/Check.o
 [     CXX] src/cpu/testers/rubytest/CheckTable.cc -> ARM/cpu/testers/rubytest/CheckTable.o
 [ TRACING]  -> ARM/debug/RubyTest.cc
 [     CXX] ARM/debug/RubyTest.cc -> .o
 [     CXX] ARM/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o
 [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> ARM/python/_m5/param_DirectedGenerator.cc
 [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> ARM/params/DirectedGenerator.hh
 [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> ARM/params/RubyDirectedTester.hh
 [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> ARM/python/_m5/param_SeriesRequestGenerator.cc
 [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> ARM/python/_m5/param_InvalidateGenerator.cc
 [     CXX] ARM/python/_m5/param_DirectedGenerator.cc -> .o
 [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> ARM/params/SeriesRequestGenerator.hh
 [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> ARM/params/InvalidateGenerator.hh
 [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> ARM/python/_m5/param_RubyDirectedTester.cc
 [     CXX] ARM/python/_m5/param_InvalidateGenerator.cc -> .o
 [     CXX] ARM/python/_m5/param_SeriesRequestGenerator.cc -> .o
 [     CXX] ARM/python/_m5/param_RubyDirectedTester.cc -> .o
 [ TRACING]  -> ARM/debug/DirectedTest.hh
 [     CXX] src/cpu/testers/directedtest/RubyDirectedTester.cc -> ARM/cpu/testers/directedtest/RubyDirectedTester.o
 [     CXX] src/cpu/testers/directedtest/DirectedGenerator.cc -> ARM/cpu/testers/directedtest/DirectedGenerator.o
 [     CXX] src/cpu/testers/directedtest/SeriesRequestGenerator.cc -> ARM/cpu/testers/directedtest/SeriesRequestGenerator.o
 [     CXX] src/cpu/testers/directedtest/InvalidateGenerator.cc -> ARM/cpu/testers/directedtest/InvalidateGenerator.o
 [ TRACING]  -> ARM/debug/DirectedTest.cc
 [     CXX] ARM/debug/DirectedTest.cc -> .o
 [     CXX] ARM/cpu/testers/spatter_gen/SpatterGen.py.cc -> .o
 [SO Param] m5.objects.SpatterGen, SpatterGen -> ARM/python/_m5/param_SpatterGen.cc
 [ENUM STR] m5.objects.SpatterGen, SpatterKernelType -> ARM/enums/SpatterKernelType.cc
 [ENUMDECL] m5.objects.SpatterGen, SpatterProcessingMode -> ARM/enums/SpatterProcessingMode.hh
 [SO Param] m5.objects.SpatterGen, SpatterGen -> ARM/params/SpatterGen.hh
 [ENUMDECL] m5.objects.SpatterGen, SpatterKernelType -> ARM/enums/SpatterKernelType.hh
 [ENUM STR] m5.objects.SpatterGen, SpatterProcessingMode -> ARM/enums/SpatterProcessingMode.cc
 [ TRACING]  -> ARM/debug/SpatterGen.hh
 [ TRACING]  -> ARM/debug/SpatterKernel.hh
 [ TRACING]  -> ARM/debug/SpatterGen.cc
 [ TRACING]  -> ARM/debug/SpatterKernel.cc
 [     CXX] ARM/debug/SpatterGen.cc -> .o
 [     CXX] ARM/cpu/pred/BranchPredictor.py.cc -> .o
 [     CXX] ARM/debug/SpatterKernel.cc -> .o
 [     CXX] src/cpu/testers/spatter_gen/spatter_gen.cc -> ARM/cpu/testers/spatter_gen/spatter_gen.o
 [     CXX] ARM/enums/SpatterProcessingMode.cc -> .o
 [     CXX] ARM/python/_m5/param_SpatterGen.cc -> .o
 [     CXX] ARM/enums/SpatterKernelType.cc -> .o
 [SO Param] m5.objects.BranchPredictor, BranchPredictor -> ARM/python/_m5/param_BranchPredictor.cc
 [     CXX] ARM/python/_m5/param_BranchPredictor.cc -> .o
 [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> ARM/python/_m5/param_IndirectPredictor.cc
 [     CXX] ARM/python/_m5/param_IndirectPredictor.cc -> .o
 [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> ARM/python/_m5/param_SimpleIndirectPredictor.cc
 [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> ARM/params/SimpleIndirectPredictor.hh
 [     CXX] ARM/python/_m5/param_SimpleIndirectPredictor.cc -> .o
 [SO Param] m5.objects.BranchPredictor, BranchTargetBuffer -> ARM/python/_m5/param_BranchTargetBuffer.cc
 [     CXX] ARM/python/_m5/param_BranchTargetBuffer.cc -> .o
 [SO Param] m5.objects.BranchPredictor, SimpleBTB -> ARM/python/_m5/param_SimpleBTB.cc
 [SO Param] m5.objects.BranchPredictor, SimpleBTB -> ARM/params/SimpleBTB.hh
 [     CXX] ARM/python/_m5/param_SimpleBTB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, ReturnAddrStack -> ARM/python/_m5/param_ReturnAddrStack.cc
 [     CXX] ARM/python/_m5/param_ReturnAddrStack.cc -> .o
 [SO Param] m5.objects.BranchPredictor, LocalBP -> ARM/python/_m5/param_LocalBP.cc
 [SO Param] m5.objects.BranchPredictor, LocalBP -> ARM/params/LocalBP.hh
 [SO Param] m5.objects.BranchPredictor, TournamentBP -> ARM/python/_m5/param_TournamentBP.cc
 [SO Param] m5.objects.BranchPredictor, BiModeBP -> ARM/python/_m5/param_BiModeBP.cc
 [     CXX] ARM/python/_m5/param_LocalBP.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TournamentBP -> ARM/params/TournamentBP.hh
 [SO Param] m5.objects.BranchPredictor, BiModeBP -> ARM/params/BiModeBP.hh
 [     CXX] ARM/python/_m5/param_TournamentBP.cc -> .o
 [     CXX] ARM/python/_m5/param_BiModeBP.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGEBase -> ARM/python/_m5/param_TAGEBase.cc
 [SO Param] m5.objects.BranchPredictor, TAGEBase -> ARM/params/TAGEBase.hh
 [     CXX] ARM/python/_m5/param_TAGEBase.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE -> ARM/python/_m5/param_TAGE.cc
 [SO Param] m5.objects.BranchPredictor, TAGE -> ARM/params/TAGE.hh
 [     CXX] ARM/python/_m5/param_TAGE.cc -> .o
 [SO Param] m5.objects.BranchPredictor, LoopPredictor -> ARM/python/_m5/param_LoopPredictor.cc
 [SO Param] m5.objects.BranchPredictor, LoopPredictor -> ARM/params/LoopPredictor.hh
 [     CXX] ARM/python/_m5/param_LoopPredictor.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> ARM/python/_m5/param_TAGE_SC_L_TAGE.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> ARM/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> ARM/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> ARM/params/TAGE_SC_L_TAGE.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> ARM/params/TAGE_SC_L_TAGE_64KB.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> ARM/params/TAGE_SC_L_TAGE_8KB.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> ARM/params/TAGE_SC_L_8KB.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> ARM/params/TAGE_SC_L_8KB_StatisticalCorrector.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> ARM/params/TAGE_SC_L.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> ARM/params/TAGE_SC_L_LoopPredictor.hh
 [SO Param] m5.objects.BranchPredictor, LTAGE -> ARM/params/LTAGE.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> ARM/params/TAGE_SC_L_64KB.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> ARM/params/TAGE_SC_L_64KB_StatisticalCorrector.hh
 [SO Param] m5.objects.BranchPredictor, LTAGE -> ARM/python/_m5/param_LTAGE.cc
 [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> ARM/params/StatisticalCorrector.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> ARM/python/_m5/param_TAGE_SC_L_LoopPredictor.cc
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc -> .o
 [     CXX] ARM/python/_m5/param_LTAGE.cc -> .o
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_LoopPredictor.cc -> .o
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_TAGE.cc -> .o
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> ARM/python/_m5/param_StatisticalCorrector.cc
 [     CXX] ARM/python/_m5/param_StatisticalCorrector.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> ARM/python/_m5/param_TAGE_SC_L.cc
 [     CXX] ARM/python/_m5/param_TAGE_SC_L.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> ARM/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> ARM/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc -> .o
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> ARM/python/_m5/param_TAGE_SC_L_64KB.cc
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_64KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> ARM/python/_m5/param_TAGE_SC_L_8KB.cc
 [     CXX] ARM/python/_m5/param_TAGE_SC_L_8KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> ARM/python/_m5/param_MultiperspectivePerceptron.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> ARM/params/MultiperspectivePerceptron.hh
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptron.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> ARM/python/_m5/param_MultiperspectivePerceptron8KB.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> ARM/params/MultiperspectivePerceptron8KB.hh
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptron8KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> ARM/python/_m5/param_MultiperspectivePerceptron64KB.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> ARM/params/MultiperspectivePerceptron64KB.hh
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> ARM/python/_m5/param_MPP_TAGE.cc
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptron64KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> ARM/params/MPP_TAGE.hh
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> ARM/params/MPP_LoopPredictor.hh
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> ARM/params/MPP_StatisticalCorrector.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> ARM/params/MultiperspectivePerceptronTAGE.hh
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> ARM/python/_m5/param_MPP_LoopPredictor.cc
 [     CXX] ARM/python/_m5/param_MPP_TAGE.cc -> .o
 [     CXX] ARM/python/_m5/param_MPP_LoopPredictor.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> ARM/python/_m5/param_MPP_StatisticalCorrector.cc
 [     CXX] ARM/python/_m5/param_MPP_StatisticalCorrector.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> ARM/python/_m5/param_MultiperspectivePerceptronTAGE.cc
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptronTAGE.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> ARM/python/_m5/param_MPP_StatisticalCorrector_64KB.cc
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> ARM/params/MPP_StatisticalCorrector_64KB.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> ARM/params/MultiperspectivePerceptronTAGE64KB.hh
 [     CXX] ARM/python/_m5/param_MPP_StatisticalCorrector_64KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> ARM/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> ARM/python/_m5/param_MPP_TAGE_8KB.cc
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> ARM/params/MPP_TAGE_8KB.hh
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> ARM/params/MPP_LoopPredictor_8KB.hh
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> ARM/params/MPP_StatisticalCorrector_8KB.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> ARM/params/MultiperspectivePerceptronTAGE8KB.hh
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> ARM/python/_m5/param_MPP_LoopPredictor_8KB.cc
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> ARM/python/_m5/param_MPP_StatisticalCorrector_8KB.cc
 [     CXX] ARM/python/_m5/param_MPP_TAGE_8KB.cc -> .o
 [     CXX] ARM/python/_m5/param_MPP_LoopPredictor_8KB.cc -> .o
 [     CXX] ARM/python/_m5/param_MPP_StatisticalCorrector_8KB.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> ARM/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc
 [     CXX] ARM/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc -> .o
 [ENUM STR] m5.objects.BranchPredictor, BranchType -> ARM/enums/BranchType.cc
 [     CXX] ARM/enums/BranchType.cc -> .o
 [ENUM STR] m5.objects.BranchPredictor, TargetProvider -> ARM/enums/TargetProvider.cc
 [     CXX] ARM/enums/TargetProvider.cc -> .o
 [     CXX] src/cpu/pred/bpred_unit.cc -> ARM/cpu/pred/bpred_unit.o
 [     CXX] src/cpu/pred/2bit_local.cc -> ARM/cpu/pred/2bit_local.o
 [ TRACING]  -> ARM/debug/Indirect.hh
 [     CXX] src/cpu/pred/simple_indirect.cc -> ARM/cpu/pred/simple_indirect.o
 [     CXX] src/cpu/pred/indirect.cc -> ARM/cpu/pred/indirect.o
 [ TRACING]  -> ARM/debug/RAS.hh
 [     CXX] src/cpu/pred/ras.cc -> ARM/cpu/pred/ras.o
 [     CXX] src/cpu/pred/tournament.cc -> ARM/cpu/pred/tournament.o
 [     CXX] src/cpu/pred/bi_mode.cc -> ARM/cpu/pred/bi_mode.o
 [ TRACING]  -> ARM/debug/Tage.hh
 [     CXX] src/cpu/pred/tage_base.cc -> ARM/cpu/pred/tage_base.o
 [     CXX] src/cpu/pred/tage.cc -> ARM/cpu/pred/tage.o
 [ TRACING]  -> ARM/debug/LTage.hh
 [     CXX] src/cpu/pred/loop_predictor.cc -> ARM/cpu/pred/loop_predictor.o
 [     CXX] src/cpu/pred/ltage.cc -> ARM/cpu/pred/ltage.o
 [     CXX] src/cpu/pred/multiperspective_perceptron.cc -> ARM/cpu/pred/multiperspective_perceptron.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_8KB.cc -> ARM/cpu/pred/multiperspective_perceptron_8KB.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_64KB.cc -> ARM/cpu/pred/multiperspective_perceptron_64KB.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage.cc -> ARM/cpu/pred/multiperspective_perceptron_tage.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage_8KB.cc -> ARM/cpu/pred/multiperspective_perceptron_tage_8KB.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage_64KB.cc -> ARM/cpu/pred/multiperspective_perceptron_tage_64KB.o
 [     CXX] src/cpu/pred/statistical_corrector.cc -> ARM/cpu/pred/statistical_corrector.o
 [ TRACING]  -> ARM/debug/TageSCL.hh
 [     CXX] src/cpu/pred/tage_sc_l.cc -> ARM/cpu/pred/tage_sc_l.o
 [     CXX] src/cpu/pred/tage_sc_l_8KB.cc -> ARM/cpu/pred/tage_sc_l_8KB.o
 [     CXX] src/cpu/pred/tage_sc_l_64KB.cc -> ARM/cpu/pred/tage_sc_l_64KB.o
 [     CXX] src/cpu/pred/btb.cc -> ARM/cpu/pred/btb.o
 [ TRACING]  -> ARM/debug/BTB.hh
 [     CXX] src/cpu/pred/simple_btb.cc -> ARM/cpu/pred/simple_btb.o
 [ TRACING]  -> ARM/debug/Indirect.cc
 [     CXX] ARM/debug/Indirect.cc -> .o
 [ TRACING]  -> ARM/debug/BTB.cc
 [     CXX] ARM/debug/BTB.cc -> .o
 [ TRACING]  -> ARM/debug/RAS.cc
 [     CXX] ARM/debug/RAS.cc -> .o
 [ TRACING]  -> ARM/debug/FreeList.cc
 [ TRACING]  -> ARM/debug/Branch.cc
 [ TRACING]  -> ARM/debug/FreeList.hh
 [ TRACING]  -> ARM/debug/Tage.cc
 [     CXX] ARM/debug/FreeList.cc -> .o
 [     CXX] ARM/debug/Branch.cc -> .o
 [ TRACING]  -> ARM/debug/LTage.cc
 [     CXX] ARM/debug/Tage.cc -> .o
 [     CXX] ARM/debug/LTage.cc -> .o
 [ TRACING]  -> ARM/debug/TageSCL.cc
 [     CXX] ARM/debug/TageSCL.cc -> .o
 [     CXX] ARM/cpu/kvm/KvmVM.py.cc -> .o
 [SO Param] m5.objects.KvmVM, KvmVM -> ARM/python/_m5/param_KvmVM.cc
 [     CXX] ARM/cpu/kvm/BaseKvmCPU.py.cc -> .o
 [SO Param] m5.objects.BaseKvmCPU, BaseKvmCPU -> ARM/python/_m5/param_BaseKvmCPU.cc
 [ TRACING]  -> ARM/debug/Kvm.hh
 [SO Param] m5.objects.KvmVM, KvmVM -> ARM/params/KvmVM.hh
 [ TRACING]  -> ARM/debug/KvmIO.hh
 [ TRACING]  -> ARM/debug/KvmRun.hh
 [SO Param] m5.objects.BaseKvmCPU, BaseKvmCPU -> ARM/params/BaseKvmCPU.hh
 [CONFIG H] HAVE_PERF_ATTR_EXCLUDE_HOST, 1 -> ARM/config/have_perf_attr_exclude_host.hh
 [     CXX] src/cpu/kvm/device.cc -> ARM/cpu/kvm/device.o
 [     CXX] src/cpu/kvm/perfevent.cc -> ARM/cpu/kvm/perfevent.o
 [     CXX] src/cpu/kvm/vm.cc -> ARM/cpu/kvm/vm.o
 [     CXX] src/cpu/kvm/base.cc -> ARM/cpu/kvm/base.o
 [     CXX] ARM/python/_m5/param_BaseKvmCPU.cc -> .o
 [     CXX] ARM/python/_m5/param_KvmVM.cc -> .o
 [ TRACING]  -> ARM/debug/KvmTimer.hh
 [ TRACING]  -> ARM/debug/Kvm.cc
 [     CXX] src/cpu/kvm/timer.cc -> ARM/cpu/kvm/timer.o
 [     CXX] ARM/debug/Kvm.cc -> .o
 [ TRACING]  -> ARM/debug/KvmContext.cc
 [ TRACING]  -> ARM/debug/KvmContext.hh
 [     CXX] ARM/debug/KvmContext.cc -> .o
 [ TRACING]  -> ARM/debug/KvmIO.cc
 [     CXX] ARM/debug/KvmIO.cc -> .o
 [ TRACING]  -> ARM/debug/KvmInt.cc
 [ TRACING]  -> ARM/debug/KvmRun.cc
 [     CXX] ARM/debug/KvmRun.cc -> .o
 [ TRACING]  -> ARM/debug/KvmInt.hh
 [     CXX] ARM/debug/KvmInt.cc -> .o
 [ TRACING]  -> ARM/debug/KvmTimer.cc
 [     CXX] ARM/debug/KvmTimer.cc -> .o
 [ TRACING]  -> ARM/debug/KvmAll.cc
 [ TRACING]  -> ARM/debug/KvmAll.hh
 [     CXX] ARM/debug/KvmAll.cc -> .o
 [     CXX] ARM/cpu/o3/FUPool.py.cc -> .o
 [SO Param] m5.objects.FUPool, FUPool -> ARM/python/_m5/param_FUPool.cc
 [     CXX] ARM/cpu/o3/FuncUnitConfig.py.cc -> .o
 [SO Param] m5.objects.FUPool, FUPool -> ARM/params/FUPool.hh
 [     CXX] ARM/cpu/o3/BaseO3CPU.py.cc -> .o
 [     CXX] ARM/python/_m5/param_FUPool.cc -> .o
 [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> ARM/python/_m5/param_BaseO3CPU.cc
 [ENUMDECL] m5.objects.BaseO3CPU, CommitPolicy -> ARM/enums/CommitPolicy.hh
 [ENUMDECL] m5.objects.BaseO3CPU, SMTFetchPolicy -> ARM/enums/SMTFetchPolicy.hh
 [ENUMDECL] m5.objects.BaseO3CPU, SMTQueuePolicy -> ARM/enums/SMTQueuePolicy.hh
 [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> ARM/params/BaseO3CPU.hh
 [ TRACING]  -> ARM/debug/LSQUnit.hh
 [ TRACING]  -> ARM/debug/IEW.hh
 [ TRACING]  -> ARM/debug/Scoreboard.hh
 [ TRACING]  -> ARM/debug/MemDepUnit.hh
 [ENUM STR] m5.objects.BaseO3CPU, SMTFetchPolicy -> ARM/enums/SMTFetchPolicy.cc
 [     CXX] ARM/python/_m5/param_BaseO3CPU.cc -> .o
 [     CXX] ARM/enums/SMTFetchPolicy.cc -> .o
 [ENUM STR] m5.objects.BaseO3CPU, SMTQueuePolicy -> ARM/enums/SMTQueuePolicy.cc
 [     CXX] ARM/enums/SMTQueuePolicy.cc -> .o
 [ENUM STR] m5.objects.BaseO3CPU, CommitPolicy -> ARM/enums/CommitPolicy.cc
 [     CXX] ARM/enums/CommitPolicy.cc -> .o
 [ TRACING]  -> ARM/debug/CommitRate.hh
 [     CXX] src/cpu/o3/commit.cc -> ARM/cpu/o3/commit.o
 [ TRACING]  -> ARM/debug/O3CPU.hh
 [     CXX] src/cpu/o3/cpu.cc -> ARM/cpu/o3/cpu.o
 [     CXX] src/cpu/o3/decode.cc -> ARM/cpu/o3/decode.o
 [ TRACING]  -> ARM/debug/IQ.hh
 [     CXX] src/cpu/o3/fetch.cc -> ARM/cpu/o3/fetch.o
 [     CXX] src/cpu/o3/dyn_inst.cc -> ARM/cpu/o3/dyn_inst.o
 [     CXX] src/cpu/o3/free_list.cc -> ARM/cpu/o3/free_list.o
 [     CXX] src/cpu/o3/fu_pool.cc -> ARM/cpu/o3/fu_pool.o
 [     CXX] src/cpu/o3/iew.cc -> ARM/cpu/o3/iew.o
 [     CXX] src/cpu/o3/inst_queue.cc -> ARM/cpu/o3/inst_queue.o
 [ TRACING]  -> ARM/debug/LSQ.hh
 [ TRACING]  -> ARM/debug/Writeback.hh
 [     CXX] src/cpu/o3/lsq.cc -> ARM/cpu/o3/lsq.o
 [     CXX] src/cpu/o3/lsq_unit.cc -> ARM/cpu/o3/lsq_unit.o
 [     CXX] src/cpu/o3/mem_dep_unit.cc -> ARM/cpu/o3/mem_dep_unit.o
 [     CXX] src/cpu/o3/regfile.cc -> ARM/cpu/o3/regfile.o
 [ TRACING]  -> ARM/debug/Rename.hh
 [     CXX] src/cpu/o3/rename.cc -> ARM/cpu/o3/rename.o
 [     CXX] src/cpu/o3/rename_map.cc -> ARM/cpu/o3/rename_map.o
 [ TRACING]  -> ARM/debug/ROB.hh
 [     CXX] src/cpu/o3/scoreboard.cc -> ARM/cpu/o3/scoreboard.o
 [     CXX] src/cpu/o3/rob.cc -> ARM/cpu/o3/rob.o
 [ TRACING]  -> ARM/debug/StoreSet.hh
 [     CXX] src/cpu/o3/store_set.cc -> ARM/cpu/o3/store_set.o
 [     CXX] src/cpu/o3/thread_context.cc -> ARM/cpu/o3/thread_context.o
 [     CXX] src/cpu/o3/thread_state.cc -> ARM/cpu/o3/thread_state.o
 [ TRACING]  -> ARM/debug/CommitRate.cc
 [     CXX] ARM/debug/CommitRate.cc -> .o
 [ TRACING]  -> ARM/debug/IEW.cc
 [ TRACING]  -> ARM/debug/IQ.cc
 [     CXX] ARM/debug/IEW.cc -> .o
 [     CXX] ARM/debug/IQ.cc -> .o
 [ TRACING]  -> ARM/debug/LSQ.cc
 [     CXX] ARM/debug/LSQ.cc -> .o
 [ TRACING]  -> ARM/debug/LSQUnit.cc
 [     CXX] ARM/debug/LSQUnit.cc -> .o
 [ TRACING]  -> ARM/debug/MemDepUnit.cc
 [     CXX] ARM/debug/MemDepUnit.cc -> .o
 [ TRACING]  -> ARM/debug/O3CPU.cc
 [     CXX] ARM/debug/O3CPU.cc -> .o
 [ TRACING]  -> ARM/debug/ROB.cc
 [ TRACING]  -> ARM/debug/Rename.cc
 [ TRACING]  -> ARM/debug/Scoreboard.cc
 [ TRACING]  -> ARM/debug/StoreSet.cc
 [     CXX] ARM/debug/ROB.cc -> .o
 [     CXX] ARM/debug/StoreSet.cc -> .o
 [     CXX] ARM/debug/Scoreboard.cc -> .o
 [     CXX] ARM/debug/Rename.cc -> .o
 [ TRACING]  -> ARM/debug/Writeback.cc
 [     CXX] ARM/debug/Writeback.cc -> .o
 [ TRACING]  -> ARM/debug/O3CPUAll.cc
 [     CXX] ARM/cpu/o3/BaseO3Checker.py.cc -> .o
 [ TRACING]  -> ARM/debug/O3CPUAll.hh
 [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> ARM/python/_m5/param_BaseO3Checker.cc
 [     CXX] ARM/debug/O3CPUAll.cc -> .o
 [     CXX] src/cpu/o3/checker.cc -> ARM/cpu/o3/checker.o
 [     CXX] ARM/cpu/o3/O3CPU.py.cc -> .o
 [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> ARM/params/BaseO3Checker.hh
 [     CXX] ARM/cpu/o3/O3Checker.py.cc -> .o
 [     CXX] ARM/cpu/o3/probe/SimpleTrace.py.cc -> .o
 [     CXX] ARM/python/_m5/param_BaseO3Checker.cc -> .o
 [SO Param] m5.objects.SimpleTrace, SimpleTrace -> ARM/python/_m5/param_SimpleTrace.cc
 [ TRACING]  -> ARM/debug/SimpleTrace.hh
 [SO Param] m5.objects.SimpleTrace, SimpleTrace -> ARM/params/SimpleTrace.hh
 [ TRACING]  -> ARM/debug/SimpleTrace.cc
 [     CXX] ARM/debug/SimpleTrace.cc -> .o
 [     CXX] ARM/cpu/o3/probe/ElasticTrace.py.cc -> .o
 [SO Param] m5.objects.ElasticTrace, ElasticTrace -> ARM/python/_m5/param_ElasticTrace.cc
 [ TRACING]  -> ARM/debug/ElasticTrace.hh
 [SO Param] m5.objects.Probe, ProbeListenerObject -> ARM/params/ProbeListenerObject.hh
 [SO Param] m5.objects.ElasticTrace, ElasticTrace -> ARM/params/ElasticTrace.hh
 [ TRACING]  -> ARM/debug/ElasticTrace.cc
 [     CXX] ARM/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .o
 [     CXX] ARM/debug/ElasticTrace.cc -> .o
 [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> ARM/python/_m5/param_BaseAtomicSimpleCPU.cc
 [     CXX] src/cpu/o3/probe/simple_trace.cc -> ARM/cpu/o3/probe/simple_trace.o
 [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> ARM/params/BaseAtomicSimpleCPU.hh
 [     CXX] ARM/python/_m5/param_SimpleTrace.cc -> .o
 [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> ARM/params/BaseSimpleCPU.hh
 [     CXX] ARM/python/_m5/param_BaseAtomicSimpleCPU.cc -> .o
 [     CXX] ARM/python/_m5/param_ElasticTrace.cc -> .o
 [     CXX] src/cpu/o3/probe/elastic_trace.cc -> ARM/cpu/o3/probe/elastic_trace.o
 [ TRACING]  -> ARM/debug/SimpleCPU.hh
 [     CXX] src/cpu/simple/atomic.cc -> ARM/cpu/simple/atomic.o
 [     CXX] ARM/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .o
 [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> ARM/python/_m5/param_BaseNonCachingSimpleCPU.cc
 [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> ARM/params/BaseNonCachingSimpleCPU.hh
 [     CXX] ARM/python/_m5/param_BaseNonCachingSimpleCPU.cc -> .o
 [     CXX] src/cpu/simple/noncaching.cc -> ARM/cpu/simple/noncaching.o
 [     CXX] ARM/cpu/simple/BaseTimingSimpleCPU.py.cc -> .o
 [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> ARM/python/_m5/param_BaseTimingSimpleCPU.cc
 [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> ARM/params/BaseTimingSimpleCPU.hh
 [     CXX] ARM/python/_m5/param_BaseTimingSimpleCPU.cc -> .o
 [     CXX] src/cpu/simple/timing.cc -> ARM/cpu/simple/timing.o
 [ TRACING]  -> ARM/debug/SimpleCPU.cc
 [     CXX] ARM/debug/SimpleCPU.cc -> .o
 [     CXX] src/cpu/simple/base.cc -> ARM/cpu/simple/base.o
 [     CXX] ARM/cpu/simple/BaseSimpleCPU.py.cc -> .o
 [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> ARM/python/_m5/param_BaseSimpleCPU.cc
 [     CXX] ARM/python/_m5/param_BaseSimpleCPU.cc -> .o
 [     CXX] ARM/cpu/simple/AtomicSimpleCPU.py.cc -> .o
 [     CXX] ARM/cpu/simple/NonCachingSimpleCPU.py.cc -> .o
 [     CXX] ARM/cpu/simple/TimingSimpleCPU.py.cc -> .o
 [     CXX] ARM/cpu/simple/probes/SimPoint.py.cc -> .o
 [SO Param] m5.objects.SimPoint, SimPoint -> ARM/python/_m5/param_SimPoint.cc
 [SO Param] m5.objects.SimPoint, SimPoint -> ARM/params/SimPoint.hh
 [     CXX] ARM/python/_m5/param_SimPoint.cc -> .o
 [     CXX] src/cpu/simple/probes/simpoint.cc -> ARM/cpu/simple/probes/simpoint.o
 [     CXX] ARM/cpu/probes/PcCountTracker.py.cc -> .o
 [SO Param] m5.objects.PcCountTracker, PcCountTracker -> ARM/python/_m5/param_PcCountTracker.cc
 [SO Param] m5.objects.PcCountTracker, PcCountTracker -> ARM/params/PcCountTracker.hh
 [ TRACING]  -> ARM/debug/PcCountTracker.hh
 [SO Param] m5.objects.PcCountTracker, PcCountTrackerManager -> ARM/params/PcCountTrackerManager.hh
 [     CXX] ARM/python/_m5/param_PcCountTracker.cc -> .o
 [SO Param] m5.objects.PcCountTracker, PcCountTrackerManager -> ARM/python/_m5/param_PcCountTrackerManager.cc
 [     CXX] ARM/python/_m5/param_PcCountTrackerManager.cc -> .o
 [     CXX] src/cpu/probes/pc_count_tracker.cc -> ARM/cpu/probes/pc_count_tracker.o
 [     CXX] src/cpu/probes/pc_count_tracker_manager.cc -> ARM/cpu/probes/pc_count_tracker_manager.o
 [ TRACING]  -> ARM/debug/PcCountTracker.cc
 [     CXX] ARM/debug/PcCountTracker.cc -> .o
 [     CXX] ARM/sst/OutgoingRequestBridge.py.cc -> .o
 [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> ARM/python/_m5/param_OutgoingRequestBridge.cc
 [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> ARM/params/OutgoingRequestBridge.hh
 [     CXX] ARM/python/_m5/param_OutgoingRequestBridge.cc -> .o
 [     CXX] src/sst/outgoing_request_bridge.cc -> ARM/sst/outgoing_request_bridge.o
 [     CXX] src/sst/sst_responder_interface.cc -> ARM/sst/sst_responder_interface.o
 [     CXX] ARM/sim/ClockedObject.py.cc -> .o
 [SO Param] m5.objects.ClockedObject, ClockedObject -> ARM/python/_m5/param_ClockedObject.cc
 [     CXX] ARM/python/_m5/param_ClockedObject.cc -> .o
 [     CXX] ARM/sim/TickedObject.py.cc -> .o
 [SO Param] m5.objects.TickedObject, TickedObject -> ARM/python/_m5/param_TickedObject.cc
 [     CXX] ARM/sim/Workload.py.cc -> .o
 [SO Param] m5.objects.TickedObject, TickedObject -> ARM/params/TickedObject.hh
 [     CXX] ARM/python/_m5/param_TickedObject.cc -> .o
 [SO Param] m5.objects.Workload, Workload -> ARM/python/_m5/param_Workload.cc
 [     CXX] ARM/python/_m5/param_Workload.cc -> .o
 [SO Param] m5.objects.Workload, StubWorkload -> ARM/python/_m5/param_StubWorkload.cc
 [     CXX] ARM/python/_m5/param_StubWorkload.cc -> .o
 [SO Param] m5.objects.Workload, KernelWorkload -> ARM/python/_m5/param_KernelWorkload.cc
 [SO Param] m5.objects.Workload, SEWorkload -> ARM/python/_m5/param_SEWorkload.cc
 [SO Param] m5.objects.Workload, KernelWorkload -> ARM/params/KernelWorkload.hh
 [     CXX] ARM/python/_m5/param_SEWorkload.cc -> .o
 [     CXX] ARM/python/_m5/param_KernelWorkload.cc -> .o
 [ENUM STR] m5.objects.Workload, KernelPanicOopsBehaviour -> ARM/enums/KernelPanicOopsBehaviour.cc
 [     CXX] ARM/enums/KernelPanicOopsBehaviour.cc -> .o
 [     CXX] ARM/sim/Root.py.cc -> .o
 [SO Param] m5.objects.Root, Root -> ARM/python/_m5/param_Root.cc
 [     CXX] ARM/python/_m5/param_Root.cc -> .o
 [     CXX] ARM/sim/ClockDomain.py.cc -> .o
 [SO Param] m5.objects.ClockDomain, ClockDomain -> ARM/python/_m5/param_ClockDomain.cc
 [SO Param] m5.objects.ClockDomain, SrcClockDomain -> ARM/python/_m5/param_SrcClockDomain.cc
 [     CXX] ARM/python/_m5/param_ClockDomain.cc -> .o
 [     CXX] ARM/python/_m5/param_SrcClockDomain.cc -> .o
 [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> ARM/python/_m5/param_DerivedClockDomain.cc
 [     CXX] ARM/python/_m5/param_DerivedClockDomain.cc -> .o
 [     CXX] ARM/sim/VoltageDomain.py.cc -> .o
 [SO Param] m5.objects.VoltageDomain, VoltageDomain -> ARM/python/_m5/param_VoltageDomain.cc
 [     CXX] ARM/python/_m5/param_VoltageDomain.cc -> .o
 [     CXX] ARM/sim/System.py.cc -> .o
 [SO Param] m5.objects.System, System -> ARM/python/_m5/param_System.cc
 [     CXX] ARM/python/_m5/param_System.cc -> .o
 [ENUM STR] m5.objects.System, MemoryMode -> ARM/enums/MemoryMode.cc
 [     CXX] ARM/sim/DVFSHandler.py.cc -> .o
 [     CXX] ARM/enums/MemoryMode.cc -> .o
 [SO Param] m5.objects.DVFSHandler, DVFSHandler -> ARM/python/_m5/param_DVFSHandler.cc
 [     CXX] ARM/python/_m5/param_DVFSHandler.cc -> .o
 [     CXX] ARM/sim/SubSystem.py.cc -> .o
 [SO Param] m5.objects.SubSystem, SubSystem -> ARM/python/_m5/param_SubSystem.cc
 [     CXX] ARM/sim/RedirectPath.py.cc -> .o
 [     CXX] ARM/python/_m5/param_SubSystem.cc -> .o
 [SO Param] m5.objects.RedirectPath, RedirectPath -> ARM/python/_m5/param_RedirectPath.cc
 [     CXX] ARM/sim/PowerState.py.cc -> .o
 [     CXX] ARM/python/_m5/param_RedirectPath.cc -> .o
 [SO Param] m5.objects.PowerState, PowerState -> ARM/python/_m5/param_PowerState.cc
 [ENUM STR] m5.objects.PowerState, PwrState -> ARM/enums/PwrState.cc
 [     CXX] ARM/sim/PowerDomain.py.cc -> .o
 [     CXX] ARM/python/_m5/param_PowerState.cc -> .o
 [     CXX] ARM/enums/PwrState.cc -> .o
 [SO Param] m5.objects.PowerDomain, PowerDomain -> ARM/python/_m5/param_PowerDomain.cc
 [     CXX] ARM/sim/SignalPort.py.cc -> .o
 [SO Param] m5.objects.PowerDomain, PowerDomain -> ARM/params/PowerDomain.hh
 [     CXX] ARM/python/_m5/param_PowerDomain.cc -> .o
 [     CXX] src/sim/async.cc -> ARM/sim/async.o
 [     CXX] src/sim/backtrace_glibc.cc -> ARM/sim/backtrace_glibc.o
 [     CXX] src/sim/bufval.cc -> ARM/sim/bufval.o
 [     CXX] src/sim/core.cc -> ARM/sim/core.o
 [     CXX] src/sim/cur_tick.cc -> ARM/sim/cur_tick.o
 [VER TAGS]  -> ARM/sim/tags.cc
 [     CXX] ARM/sim/tags.cc -> .o
 [     CXX] src/sim/cxx_config.cc -> ARM/sim/cxx_config.o
 [ TRACING]  -> ARM/debug/CxxConfig.hh
 [     CXX] src/sim/cxx_manager.cc -> ARM/sim/cxx_manager.o
 [     CXX] src/sim/cxx_config_ini.cc -> ARM/sim/cxx_config_ini.o
 [     CXX] src/sim/debug.cc -> ARM/sim/debug.o
 [     CXX] src/sim/drain.cc -> ARM/sim/drain.o
 [     CXX] src/sim/py_interact.cc -> ARM/sim/py_interact.o
 [     CXX] src/sim/eventq.cc -> ARM/sim/eventq.o
 [     CXX] src/sim/futex_map.cc -> ARM/sim/futex_map.o
 [     CXX] src/sim/global_event.cc -> ARM/sim/global_event.o
 [     CXX] src/sim/globals.cc -> ARM/sim/globals.o
 [     CXX] src/sim/init.cc -> ARM/sim/init.o
 [     CXX] src/sim/init_signals.cc -> ARM/sim/init_signals.o
 [     CXX] src/sim/main.cc -> ARM/sim/main.o
 [ TRACING]  -> ARM/debug/Loader.hh
 [     CXX] src/sim/kernel_workload.cc -> ARM/sim/kernel_workload.o
 [     CXX] src/sim/port.cc -> ARM/sim/port.o
 [     CXX] src/sim/python.cc -> ARM/sim/python.o
 [     CXX] src/sim/redirect_path.cc -> ARM/sim/redirect_path.o
 [ TRACING]  -> ARM/debug/TimeSync.hh
 [     CXX] src/sim/root.cc -> ARM/sim/root.o
 [     CXX] src/sim/serialize.cc -> ARM/sim/serialize.o
 [     CXX] src/sim/se_workload.cc -> ARM/sim/se_workload.o
 [     CXX] src/sim/sim_events.cc -> ARM/sim/sim_events.o
 [     CXX] src/sim/sim_object.cc -> ARM/sim/sim_object.o
 [     CXX] src/sim/sub_system.cc -> ARM/sim/sub_system.o
 [     CXX] src/sim/ticked_object.cc -> ARM/sim/ticked_object.o
 [     CXX] src/sim/simulate.cc -> ARM/sim/simulate.o
 [     CXX] src/sim/stat_control.cc -> ARM/sim/stat_control.o
 [     CXX] src/sim/stat_register.cc -> ARM/sim/stat_register.o
 [ TRACING]  -> ARM/debug/ClockDomain.hh
 [     CXX] src/sim/clock_domain.cc -> ARM/sim/clock_domain.o
 [ TRACING]  -> ARM/debug/VoltageDomain.hh
 [     CXX] src/sim/voltage_domain.cc -> ARM/sim/voltage_domain.o
 [     CXX] src/sim/se_signal.cc -> ARM/sim/se_signal.o
 [     CXX] src/sim/linear_solver.cc -> ARM/sim/linear_solver.o
 [ TRACING]  -> ARM/debug/WorkItems.hh
 [     CXX] src/sim/dvfs_handler.cc -> ARM/sim/dvfs_handler.o
 [     CXX] src/sim/system.cc -> ARM/sim/system.o
 [     CXX] src/sim/clocked_object.cc -> ARM/sim/clocked_object.o
 [     CXX] src/sim/mathexpr.cc -> ARM/sim/mathexpr.o
 [ TRACING]  -> ARM/debug/PowerDomain.hh
 [     CXX] src/sim/power_state.cc -> ARM/sim/power_state.o
 [     CXX] src/sim/power_domain.cc -> ARM/sim/power_domain.o
 [     CXX] src/sim/stats.cc -> ARM/sim/stats.o
 [     CXX] src/sim/workload.cc -> ARM/sim/workload.o
 [     CXX] src/sim/mem_pool.cc -> ARM/sim/mem_pool.o
 [     CXX] ARM/sim/InstTracer.py.cc -> .o
 [SO Param] m5.objects.InstTracer, InstTracer -> ARM/python/_m5/param_InstTracer.cc
 [     CXX] ARM/python/_m5/param_InstTracer.cc -> .o
 [SO Param] m5.objects.InstTracer, InstDisassembler -> ARM/python/_m5/param_InstDisassembler.cc
 [     CXX] ARM/python/_m5/param_InstDisassembler.cc -> .o
 [     CXX] ARM/sim/Process.py.cc -> .o
 [SO Param] m5.objects.Process, Process -> ARM/python/_m5/param_Process.cc
 [SO Param] m5.objects.Process, EmulatedDriver -> ARM/python/_m5/param_EmulatedDriver.cc
 [     CXX] ARM/python/_m5/param_Process.cc -> .o
 [     CXX] ARM/python/_m5/param_EmulatedDriver.cc -> .o
 [ TRACING]  -> ARM/debug/Faults.hh
 [     CXX] src/sim/faults.cc -> ARM/sim/faults.o
 [     CXX] src/sim/process.cc -> ARM/sim/process.o
 [     CXX] src/sim/fd_array.cc -> ARM/sim/fd_array.o
 [     CXX] src/sim/fd_entry.cc -> ARM/sim/fd_entry.o
 [ TRACING]  -> ARM/debug/SyscallBase.hh
 [     CXX] src/sim/mem_state.cc -> ARM/sim/mem_state.o
 [ TRACING]  -> ARM/debug/PseudoInst.hh
 [     CXX] src/sim/pseudo_inst.cc -> ARM/sim/pseudo_inst.o
 [     CXX] src/sim/syscall_emul.cc -> ARM/sim/syscall_emul.o
 [     CXX] src/sim/syscall_desc.cc -> ARM/sim/syscall_desc.o
 [     CXX] src/sim/vma.cc -> ARM/sim/vma.o
 [ TRACING]  -> ARM/debug/Checkpoint.cc
 [     CXX] ARM/debug/Checkpoint.cc -> .o
 [ TRACING]  -> ARM/debug/Config.cc
 [     CXX] ARM/debug/Config.cc -> .o
 [ TRACING]  -> ARM/debug/CxxConfig.cc
 [ TRACING]  -> ARM/debug/Drain.cc
 [     CXX] ARM/debug/CxxConfig.cc -> .o
 [     CXX] ARM/debug/Drain.cc -> .o
 [ TRACING]  -> ARM/debug/Event.cc
 [ TRACING]  -> ARM/debug/Flow.cc
 [     CXX] ARM/debug/Event.cc -> .o
 [ TRACING]  -> ARM/debug/Flow.hh
 [     CXX] ARM/debug/Flow.cc -> .o
 [ TRACING]  -> ARM/debug/IPI.cc
 [ TRACING]  -> ARM/debug/IPR.cc
 [     CXX] ARM/debug/IPI.cc -> .o
 [ TRACING]  -> ARM/debug/IPR.hh
 [     CXX] ARM/debug/IPR.cc -> .o
 [ TRACING]  -> ARM/debug/Interrupt.cc
 [     CXX] ARM/debug/Interrupt.cc -> .o
 [ TRACING]  -> ARM/debug/Loader.cc
 [     CXX] ARM/debug/Loader.cc -> .o
 [ TRACING]  -> ARM/debug/PseudoInst.cc
 [     CXX] ARM/debug/PseudoInst.cc -> .o
 [ TRACING]  -> ARM/debug/Stack.cc
 [ TRACING]  -> ARM/debug/SyscallBase.cc
 [     CXX] ARM/debug/Stack.cc -> .o
 [     CXX] ARM/debug/SyscallBase.cc -> .o
 [ TRACING]  -> ARM/debug/SyscallVerbose.cc
 [     CXX] ARM/debug/SyscallVerbose.cc -> .o
 [ TRACING]  -> ARM/debug/TimeSync.cc
 [     CXX] ARM/debug/TimeSync.cc -> .o
 [ TRACING]  -> ARM/debug/Thread.cc
 [     CXX] ARM/debug/Thread.cc -> .o
 [ TRACING]  -> ARM/debug/Timer.cc
 [ TRACING]  -> ARM/debug/VtoPhys.cc
 [     CXX] ARM/debug/Timer.cc -> .o
 [ TRACING]  -> ARM/debug/WorkItems.cc
 [ TRACING]  -> ARM/debug/VtoPhys.hh
 [     CXX] ARM/debug/WorkItems.cc -> .o
 [ TRACING]  -> ARM/debug/ClockDomain.cc
 [     CXX] ARM/debug/VtoPhys.cc -> .o
 [     CXX] ARM/debug/ClockDomain.cc -> .o
 [ TRACING]  -> ARM/debug/VoltageDomain.cc
 [     CXX] ARM/debug/VoltageDomain.cc -> .o
 [ TRACING]  -> ARM/debug/DVFS.cc
 [     CXX] ARM/debug/DVFS.cc -> .o
 [ TRACING]  -> ARM/debug/Vma.cc
 [ TRACING]  -> ARM/debug/PowerDomain.cc
 [     CXX] ARM/debug/Vma.cc -> .o
 [ TRACING]  -> ARM/debug/SyscallAll.cc
 [     CXX] ARM/debug/PowerDomain.cc -> .o
 [     CXX] ARM/sim/power/MathExprPowerModel.py.cc -> .o
 [ TRACING]  -> ARM/debug/SyscallAll.hh
 [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> ARM/python/_m5/param_MathExprPowerModel.cc
 [     CXX] ARM/debug/SyscallAll.cc -> .o
 [     CXX] ARM/sim/power/PowerModel.py.cc -> .o
 [SO Param] m5.objects.PowerModel, PowerModel -> ARM/python/_m5/param_PowerModel.cc
 [ENUM STR] m5.objects.PowerModel, PMType -> ARM/enums/PMType.cc
 [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> ARM/params/MathExprPowerModel.hh
 [     CXX] ARM/sim/power/PowerModelState.py.cc -> .o
 [     CXX] ARM/python/_m5/param_PowerModel.cc -> .o
 [     CXX] ARM/enums/PMType.cc -> .o
 [     CXX] ARM/python/_m5/param_MathExprPowerModel.cc -> .o
 [SO Param] m5.objects.PowerModelState, PowerModelState -> ARM/python/_m5/param_PowerModelState.cc
 [     CXX] ARM/python/_m5/param_PowerModelState.cc -> .o
 [     CXX] ARM/sim/power/ThermalDomain.py.cc -> .o
 [SO Param] m5.objects.ThermalDomain, ThermalDomain -> ARM/python/_m5/param_ThermalDomain.cc
 [     CXX] ARM/python/_m5/param_ThermalDomain.cc -> .o
 [     CXX] ARM/sim/power/ThermalModel.py.cc -> .o
 [SO Param] m5.objects.ThermalModel, ThermalNode -> ARM/python/_m5/param_ThermalNode.cc
 [SO Param] m5.objects.ThermalModel, ThermalResistor -> ARM/python/_m5/param_ThermalResistor.cc
 [SO Param] m5.objects.ThermalModel, ThermalNode -> ARM/params/ThermalNode.hh
 [SO Param] m5.objects.ThermalModel, ThermalResistor -> ARM/params/ThermalResistor.hh
 [     CXX] ARM/python/_m5/param_ThermalNode.cc -> .o
 [     CXX] ARM/python/_m5/param_ThermalResistor.cc -> .o
 [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> ARM/python/_m5/param_ThermalCapacitor.cc
 [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> ARM/params/ThermalCapacitor.hh
 [     CXX] ARM/python/_m5/param_ThermalCapacitor.cc -> .o
 [SO Param] m5.objects.ThermalModel, ThermalReference -> ARM/python/_m5/param_ThermalReference.cc
 [SO Param] m5.objects.ThermalModel, ThermalReference -> ARM/params/ThermalReference.hh
 [SO Param] m5.objects.ThermalModel, ThermalModel -> ARM/python/_m5/param_ThermalModel.cc
 [     CXX] ARM/python/_m5/param_ThermalReference.cc -> .o
 [     CXX] ARM/python/_m5/param_ThermalModel.cc -> .o
 [     CXX] src/sim/power/power_model.cc -> ARM/sim/power/power_model.o
 [     CXX] src/sim/power/mathexpr_powermodel.cc -> ARM/sim/power/mathexpr_powermodel.o
 [ TRACING]  -> ARM/debug/ThermalDomain.hh
 [     CXX] src/sim/power/thermal_domain.cc -> ARM/sim/power/thermal_domain.o
 [     CXX] src/sim/power/thermal_model.cc -> ARM/sim/power/thermal_model.o
 [     CXX] src/sim/power/thermal_node.cc -> ARM/sim/power/thermal_node.o
 [ TRACING]  -> ARM/debug/ThermalDomain.cc
 [     CXX] ARM/debug/ThermalDomain.cc -> .o
 [     CXX] ARM/sim/probe/Probe.py.cc -> .o
 [SO Param] m5.objects.Probe, ProbeListenerObject -> ARM/python/_m5/param_ProbeListenerObject.cc
 [ TRACING]  -> ARM/debug/ProbeVerbose.hh
 [     CXX] src/sim/probe/probe.cc -> ARM/sim/probe/probe.o
 [     CXX] ARM/python/_m5/param_ProbeListenerObject.cc -> .o
 [ TRACING]  -> ARM/debug/ProbeVerbose.cc
 [     CXX] ARM/debug/ProbeVerbose.cc -> .o
 [     CXX] ARM/learning_gem5/part2/SimpleObject.py.cc -> .o
 [SO Param] m5.objects.SimpleObject, SimpleObject -> ARM/python/_m5/param_SimpleObject.cc
 [SO Param] m5.objects.SimpleObject, SimpleObject -> ARM/params/SimpleObject.hh
 [     CXX] ARM/learning_gem5/part2/HelloObject.py.cc -> .o
 [     CXX] ARM/python/_m5/param_SimpleObject.cc -> .o
 [SO Param] m5.objects.HelloObject, HelloObject -> ARM/python/_m5/param_HelloObject.cc
 [SO Param] m5.objects.HelloObject, HelloObject -> ARM/params/HelloObject.hh
 [SO Param] m5.objects.HelloObject, GoodbyeObject -> ARM/params/GoodbyeObject.hh
 [     CXX] ARM/python/_m5/param_HelloObject.cc -> .o
 [SO Param] m5.objects.HelloObject, GoodbyeObject -> ARM/python/_m5/param_GoodbyeObject.cc
 [     CXX] ARM/python/_m5/param_GoodbyeObject.cc -> .o
 [     CXX] ARM/learning_gem5/part2/SimpleMemobj.py.cc -> .o
 [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> ARM/python/_m5/param_SimpleMemobj.cc
 [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> ARM/params/SimpleMemobj.hh
 [     CXX] ARM/python/_m5/param_SimpleMemobj.cc -> .o
 [     CXX] ARM/learning_gem5/part2/SimpleCache.py.cc -> .o
 [SO Param] m5.objects.SimpleCache, SimpleCache -> ARM/python/_m5/param_SimpleCache.cc
 [SO Param] m5.objects.SimpleCache, SimpleCache -> ARM/params/SimpleCache.hh
 [     CXX] ARM/python/_m5/param_SimpleCache.cc -> .o
 [     CXX] src/learning_gem5/part2/simple_object.cc -> ARM/learning_gem5/part2/simple_object.o
 [ TRACING]  -> ARM/debug/HelloExample.hh
 [     CXX] src/learning_gem5/part2/hello_object.cc -> ARM/learning_gem5/part2/hello_object.o
 [     CXX] src/learning_gem5/part2/goodbye_object.cc -> ARM/learning_gem5/part2/goodbye_object.o
 [ TRACING]  -> ARM/debug/SimpleMemobj.hh
 [     CXX] src/learning_gem5/part2/simple_memobj.cc -> ARM/learning_gem5/part2/simple_memobj.o
 [ TRACING]  -> ARM/debug/SimpleCache.hh
 [     CXX] src/learning_gem5/part2/simple_cache.cc -> ARM/learning_gem5/part2/simple_cache.o
 [ TRACING]  -> ARM/debug/HelloExample.cc
 [     CXX] ARM/debug/HelloExample.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleMemobj.cc
 [     CXX] ARM/debug/SimpleMemobj.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleCache.cc
 [     CXX] ARM/debug/SimpleCache.cc -> .o
 [     CXX] ARM/systemc/Tlm.py.cc -> .o
 [     CXX] ARM/systemc/tlm_bridge/TlmBridge.py.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> ARM/python/_m5/param_Gem5ToTlmBridgeBase.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> ARM/params/Gem5ToTlmBridgeBase.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> ARM/python/_m5/param_TlmToGem5BridgeBase.cc
 [SO Param] m5.objects.SystemC, SystemC_ScModule -> ARM/params/SystemC_ScModule.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> ARM/params/TlmToGem5BridgeBase.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> ARM/python/_m5/param_Gem5ToTlmBridge32.cc
 [SO Param] m5.objects.SystemC, SystemC_ScObject -> ARM/params/SystemC_ScObject.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> ARM/params/Gem5ToTlmBridge32.hh
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridgeBase.cc -> .o
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridge32.cc -> .o
 [     CXX] ARM/python/_m5/param_TlmToGem5BridgeBase.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> ARM/python/_m5/param_Gem5ToTlmBridge64.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> ARM/params/Gem5ToTlmBridge64.hh
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridge64.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> ARM/python/_m5/param_Gem5ToTlmBridge128.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> ARM/python/_m5/param_Gem5ToTlmBridge256.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> ARM/params/Gem5ToTlmBridge128.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> ARM/params/Gem5ToTlmBridge256.hh
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridge128.cc -> .o
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridge256.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> ARM/python/_m5/param_Gem5ToTlmBridge512.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> ARM/params/Gem5ToTlmBridge512.hh
 [     CXX] ARM/python/_m5/param_Gem5ToTlmBridge512.cc -> .o
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> ARM/python/_m5/param_TlmToGem5Bridge32.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> ARM/python/_m5/param_TlmToGem5Bridge64.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> ARM/params/TlmToGem5Bridge32.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> ARM/params/TlmToGem5Bridge64.hh
 [     CXX] ARM/python/_m5/param_TlmToGem5Bridge32.cc -> .o
 [     CXX] ARM/python/_m5/param_TlmToGem5Bridge64.cc -> .o
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> ARM/python/_m5/param_TlmToGem5Bridge128.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> ARM/params/TlmToGem5Bridge128.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> ARM/python/_m5/param_TlmToGem5Bridge256.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> ARM/python/_m5/param_TlmToGem5Bridge512.cc
 [     CXX] ARM/python/_m5/param_TlmToGem5Bridge128.cc -> .o
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> ARM/params/TlmToGem5Bridge256.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> ARM/params/TlmToGem5Bridge512.hh
 [     CXX] ARM/python/_m5/param_TlmToGem5Bridge256.cc -> .o
 [     CXX] ARM/python/_m5/param_TlmToGem5Bridge512.cc -> .o
 [     CXX] src/systemc/tlm_bridge/gem5_to_tlm.cc -> ARM/systemc/tlm_bridge/gem5_to_tlm.o
 [     CXX] src/systemc/tlm_bridge/sc_ext.cc -> ARM/systemc/tlm_bridge/sc_ext.o
 [     CXX] src/systemc/tlm_bridge/sc_mm.cc -> ARM/systemc/tlm_bridge/sc_mm.o
 [ TRACING]  -> ARM/debug/TlmBridge.hh
 [     CXX] src/systemc/tlm_bridge/tlm_to_gem5.cc -> ARM/systemc/tlm_bridge/tlm_to_gem5.o
 [ TRACING]  -> ARM/debug/TlmBridge.cc
 [     CXX] ARM/debug/TlmBridge.cc -> .o
 [     CXX] src/systemc/tlm_utils/convenience_socket_bases.cc -> ARM/systemc/tlm_utils/convenience_socket_bases.o
 [     CXX] src/systemc/tlm_utils/instance_specific_extensions.cc -> ARM/systemc/tlm_utils/instance_specific_extensions.o
 [     CXX] src/systemc/channel/messages.cc -> ARM/systemc/channel/messages.o
 [SO Param] m5.objects.SystemC, SystemC_Kernel -> ARM/params/SystemC_Kernel.hh
 [     CXX] src/systemc/channel/sc_event_queue.cc -> ARM/systemc/channel/sc_event_queue.o
 [     CXX] src/systemc/channel/sc_in_resolved.cc -> ARM/systemc/channel/sc_in_resolved.o
 [     CXX] src/systemc/channel/sc_clock.cc -> ARM/systemc/channel/sc_clock.o
 [     CXX] src/systemc/channel/sc_inout_resolved.cc -> ARM/systemc/channel/sc_inout_resolved.o
 [     CXX] src/systemc/channel/sc_out_resolved.cc -> ARM/systemc/channel/sc_out_resolved.o
 [     CXX] src/systemc/channel/sc_mutex.cc -> ARM/systemc/channel/sc_mutex.o
 [     CXX] src/systemc/channel/sc_semaphore.cc -> ARM/systemc/channel/sc_semaphore.o
 [     CXX] src/systemc/channel/sc_signal.cc -> ARM/systemc/channel/sc_signal.o
 [     CXX] src/systemc/channel/sc_signal_resolved.cc -> ARM/systemc/channel/sc_signal_resolved.o
 [     CXX] ARM/systemc/core/SystemC.py.cc -> .o
 [SO Param] m5.objects.SystemC, SystemC_Kernel -> ARM/python/_m5/param_SystemC_Kernel.cc
 [SO Param] m5.objects.SystemC, SystemC_ScObject -> ARM/python/_m5/param_SystemC_ScObject.cc
 [SO Param] m5.objects.SystemC, SystemC_ScModule -> ARM/python/_m5/param_SystemC_ScModule.cc
 [     CXX] ARM/python/_m5/param_SystemC_Kernel.cc -> .o
 [     CXX] ARM/python/_m5/param_SystemC_ScObject.cc -> .o
 [     CXX] ARM/python/_m5/param_SystemC_ScModule.cc -> .o
 [     CXX] src/systemc/core/channel.cc -> ARM/systemc/core/channel.o
 [     CXX] src/systemc/core/event.cc -> ARM/systemc/core/event.o
 [     CXX] src/systemc/core/kernel.cc -> ARM/systemc/core/kernel.o
 [     CXX] src/systemc/core/messages.cc -> ARM/systemc/core/messages.o
 [     CXX] src/systemc/core/module.cc -> ARM/systemc/core/module.o
 [     CXX] src/systemc/core/object.cc -> ARM/systemc/core/object.o
 [     CXX] src/systemc/core/port.cc -> ARM/systemc/core/port.o
 [     CXX] src/systemc/core/process.cc -> ARM/systemc/core/process.o
 [     CXX] src/systemc/core/sched_event.cc -> ARM/systemc/core/sched_event.o
 [     CXX] src/systemc/core/scheduler.cc -> ARM/systemc/core/scheduler.o
 [     CXX] src/systemc/core/sensitivity.cc -> ARM/systemc/core/sensitivity.o
 [     CXX] src/systemc/core/time.cc -> ARM/systemc/core/time.o
 [     CXX] src/systemc/core/sc_attr.cc -> ARM/systemc/core/sc_attr.o
 [     CXX] src/systemc/core/sc_event.cc -> ARM/systemc/core/sc_event.o
 [     CXX] src/systemc/core/sc_export.cc -> ARM/systemc/core/sc_export.o
 [     CXX] src/systemc/core/sc_interface.cc -> ARM/systemc/core/sc_interface.o
 [     CXX] src/systemc/core/sc_join.cc -> ARM/systemc/core/sc_join.o
 [     CXX] src/systemc/core/sc_main.cc -> ARM/systemc/core/sc_main.o
 [     CXX] src/systemc/core/sc_main_fiber.cc -> ARM/systemc/core/sc_main_fiber.o
 [     CXX] src/systemc/core/sc_module.cc -> ARM/systemc/core/sc_module.o
 [     CXX] src/systemc/core/sc_module_name.cc -> ARM/systemc/core/sc_module_name.o
 [     CXX] src/systemc/core/sc_object.cc -> ARM/systemc/core/sc_object.o
 [     CXX] src/systemc/core/sc_port.cc -> ARM/systemc/core/sc_port.o
 [     CXX] src/systemc/core/sc_process_handle.cc -> ARM/systemc/core/sc_process_handle.o
 [     CXX] src/systemc/core/sc_prim.cc -> ARM/systemc/core/sc_prim.o
 [     CXX] src/systemc/core/sc_sensitive.cc -> ARM/systemc/core/sc_sensitive.o
 [     CXX] src/systemc/core/sc_simcontext.cc -> ARM/systemc/core/sc_simcontext.o
 [     CXX] src/systemc/core/sc_spawn.cc -> ARM/systemc/core/sc_spawn.o
 [     CXX] src/systemc/core/sc_time.cc -> ARM/systemc/core/sc_time.o
 [     CXX] src/systemc/core/python.cc -> ARM/systemc/core/python.o
 [     CXX] src/systemc/core/sc_main_python.cc -> ARM/systemc/core/sc_main_python.o
 [     CXX] src/systemc/core/sc_time_python.cc -> ARM/systemc/core/sc_time_python.o
 [     CXX] src/systemc/tlm_core/2/generic_payload/gp.cc -> ARM/systemc/tlm_core/2/generic_payload/gp.o
 [     CXX] src/systemc/tlm_core/2/generic_payload/phase.cc -> ARM/systemc/tlm_core/2/generic_payload/phase.o
 [     CXX] src/systemc/tlm_core/2/quantum/global_quantum.cc -> ARM/systemc/tlm_core/2/quantum/global_quantum.o
 [     CXX] src/systemc/tlm_core/2/quantum/global_quantum_python.cc -> ARM/systemc/tlm_core/2/quantum/global_quantum_python.o
 [     CXX] src/systemc/utils/functions.cc -> ARM/systemc/utils/functions.o
 [     CXX] src/systemc/utils/messages.cc -> ARM/systemc/utils/messages.o
 [     CXX] src/systemc/utils/report.cc -> ARM/systemc/utils/report.o
 [     CXX] src/systemc/utils/sc_report.cc -> ARM/systemc/utils/sc_report.o
 [     CXX] src/systemc/utils/sc_report_handler.cc -> ARM/systemc/utils/sc_report_handler.o
 [     CXX] src/systemc/utils/sc_trace_file.cc -> ARM/systemc/utils/sc_trace_file.o
 [     CXX] src/systemc/utils/sc_vector.cc -> ARM/systemc/utils/sc_vector.o
 [     CXX] src/systemc/utils/tracefile.cc -> ARM/systemc/utils/tracefile.o
 [     CXX] src/systemc/utils/vcd.cc -> ARM/systemc/utils/vcd.o
 [     CXX] ARM/systemc/python/systemc.py.cc -> .o
 [     CXX] ARM/systemc/python/tlm.py.cc -> .o
 [     CXX] src/systemc/dt/sc_mempool.cc -> ARM/systemc/dt/sc_mempool.o
 [     CXX] src/systemc/dt/misc/sc_concatref.cc -> ARM/systemc/dt/misc/sc_concatref.o
 [     CXX] src/systemc/dt/misc/sc_value_base.cc -> ARM/systemc/dt/misc/sc_value_base.o
 [     CXX] src/systemc/dt/int/messages.cc -> ARM/systemc/dt/int/messages.o
 [     CXX] src/systemc/dt/int/sc_int_base.cc -> ARM/systemc/dt/int/sc_int_base.o
 [     CXX] src/systemc/dt/int/sc_int_mask.cc -> ARM/systemc/dt/int/sc_int_mask.o
 [     CXX] src/systemc/dt/int/sc_length_param.cc -> ARM/systemc/dt/int/sc_length_param.o
 [     CXX] src/systemc/dt/int/sc_nbexterns.cc -> ARM/systemc/dt/int/sc_nbexterns.o
 [     CXX] src/systemc/dt/int/sc_nbutils.cc -> ARM/systemc/dt/int/sc_nbutils.o
 [     CXX] src/systemc/dt/int/sc_signed.cc -> ARM/systemc/dt/int/sc_signed.o
 [     CXX] src/systemc/dt/int/sc_uint_base.cc -> ARM/systemc/dt/int/sc_uint_base.o
 [     CXX] src/systemc/dt/int/sc_unsigned.cc -> ARM/systemc/dt/int/sc_unsigned.o
 [     CXX] src/systemc/dt/fx/messages.cc -> ARM/systemc/dt/fx/messages.o
 [     CXX] src/systemc/dt/fx/sc_fxcast_switch.cc -> ARM/systemc/dt/fx/sc_fxcast_switch.o
 [     CXX] src/systemc/dt/fx/sc_fxdefs.cc -> ARM/systemc/dt/fx/sc_fxdefs.o
 [     CXX] src/systemc/dt/fx/scfx_mant.cc -> ARM/systemc/dt/fx/scfx_mant.o
 [     CXX] src/systemc/dt/fx/sc_fxnum.cc -> ARM/systemc/dt/fx/sc_fxnum.o
 [     CXX] src/systemc/dt/fx/sc_fxnum_observer.cc -> ARM/systemc/dt/fx/sc_fxnum_observer.o
 [     CXX] src/systemc/dt/fx/scfx_pow10.cc -> ARM/systemc/dt/fx/scfx_pow10.o
 [     CXX] src/systemc/dt/fx/scfx_rep.cc -> ARM/systemc/dt/fx/scfx_rep.o
 [     CXX] src/systemc/dt/fx/sc_fxtype_params.cc -> ARM/systemc/dt/fx/sc_fxtype_params.o
 [     CXX] src/systemc/dt/fx/scfx_utils.cc -> ARM/systemc/dt/fx/scfx_utils.o
 [     CXX] src/systemc/dt/fx/sc_fxval.cc -> ARM/systemc/dt/fx/sc_fxval.o
 [     CXX] src/systemc/dt/fx/sc_fxval_observer.cc -> ARM/systemc/dt/fx/sc_fxval_observer.o
 [     CXX] src/systemc/dt/bit/messages.cc -> ARM/systemc/dt/bit/messages.o
 [     CXX] src/systemc/dt/bit/sc_bit.cc -> ARM/systemc/dt/bit/sc_bit.o
 [     CXX] src/systemc/dt/bit/sc_bv_base.cc -> ARM/systemc/dt/bit/sc_bv_base.o
 [     CXX] src/systemc/dt/bit/sc_logic.cc -> ARM/systemc/dt/bit/sc_logic.o
 [     CXX] src/systemc/dt/bit/sc_lv_base.cc -> ARM/systemc/dt/bit/sc_lv_base.o
 [     CXX] ARM/base/Graphics.py.cc -> .o
 [ENUM STR] m5.objects.Graphics, ImageFormat -> ARM/enums/ImageFormat.cc
 [     CXX] ARM/enums/ImageFormat.cc -> .o
 [     CXX] src/base/atomicio.cc -> ARM/base/atomicio.o
 [     CXX] src/base/bitfield.cc -> ARM/base/bitfield.o
 [CONFIG H] HAVE_PNG, 1 -> ARM/config/have_png.hh
 [     CXX] src/base/imgwriter.cc -> ARM/base/imgwriter.o
 [     CXX] src/base/bmpwriter.cc -> ARM/base/bmpwriter.o
 [     CXX] src/base/channel_addr.cc -> ARM/base/channel_addr.o
 [     CXX] src/base/cprintf.cc -> ARM/base/cprintf.o
 [     CXX] src/base/debug.cc -> ARM/base/debug.o
 [CONFIG H] HAVE_FENV, 1 -> ARM/config/have_fenv.hh
 [     CXX] src/base/fenv.cc -> ARM/base/fenv.o
 [     CXX] src/base/pngwriter.cc -> ARM/base/pngwriter.o
 [     CXX] src/base/fiber.cc -> ARM/base/fiber.o
 [     CXX] src/base/framebuffer.cc -> ARM/base/framebuffer.o
 [     CXX] src/base/hostinfo.cc -> ARM/base/hostinfo.o
 [     CXX] src/base/inet.cc -> ARM/base/inet.o
 [     CXX] src/base/inifile.cc -> ARM/base/inifile.o
 [     CXX] src/base/logging.cc -> ARM/base/logging.o
 [     CXX] src/base/match.cc -> ARM/base/match.o
 [     CXX] src/base/output.cc -> ARM/base/output.o
 [     CXX] src/base/pixel.cc -> ARM/base/pixel.o
 [     CXX] src/base/pollevent.cc -> ARM/base/pollevent.o
 [     CXX] src/base/random.cc -> ARM/base/random.o
 [ TRACING]  -> ARM/debug/GDBAll.hh
 [ TRACING]  -> ARM/debug/GDBAcc.hh
 [ TRACING]  -> ARM/debug/GDBExtra.hh
 [ TRACING]  -> ARM/debug/GDBRead.hh
 [ TRACING]  -> ARM/debug/GDBRecv.hh
 [ TRACING]  -> ARM/debug/GDBSend.hh
 [ TRACING]  -> ARM/debug/GDBWrite.hh
 [     CXX] src/base/socket.cc -> ARM/base/socket.o
 [     CXX] src/base/remote_gdb.cc -> ARM/base/remote_gdb.o
 [     CXX] src/base/statistics.cc -> ARM/base/statistics.o
 [     CXX] src/base/str.cc -> ARM/base/str.o
 [CONFIG H] USE_POSIX_CLOCK, 0 -> ARM/config/use_posix_clock.hh
 [     CXX] src/base/time.cc -> ARM/base/time.o
 [     CXX] src/base/version.cc -> ARM/base/version.o
 [     CXX] src/base/temperature.cc -> ARM/base/temperature.o
 [ TRACING]  -> ARM/debug/FmtFlag.hh
 [ TRACING]  -> ARM/debug/FmtStackTrace.hh
 [     CXX] src/base/trace.cc -> ARM/base/trace.o
 [     CXX] src/base/types.cc -> ARM/base/types.o
 [ TRACING]  -> ARM/debug/Annotate.cc
 [ TRACING]  -> ARM/debug/AnnotateQ.cc
 [ TRACING]  -> ARM/debug/Annotate.hh
 [ TRACING]  -> ARM/debug/AnnotateQ.hh
 [     CXX] ARM/debug/AnnotateQ.cc -> .o
 [     CXX] ARM/debug/Annotate.cc -> .o
 [ TRACING]  -> ARM/debug/AnnotateVerbose.cc
 [ TRACING]  -> ARM/debug/AnnotateVerbose.hh
 [     CXX] ARM/debug/AnnotateVerbose.cc -> .o
 [ TRACING]  -> ARM/debug/GDBAcc.cc
 [     CXX] ARM/debug/GDBAcc.cc -> .o
 [ TRACING]  -> ARM/debug/GDBExtra.cc
 [ TRACING]  -> ARM/debug/GDBMisc.cc
 [     CXX] ARM/debug/GDBExtra.cc -> .o
 [ TRACING]  -> ARM/debug/GDBRead.cc
 [     CXX] ARM/debug/GDBMisc.cc -> .o
 [     CXX] ARM/debug/GDBRead.cc -> .o
 [ TRACING]  -> ARM/debug/GDBRecv.cc
 [     CXX] ARM/debug/GDBRecv.cc -> .o
 [ TRACING]  -> ARM/debug/GDBSend.cc
 [ TRACING]  -> ARM/debug/GDBWrite.cc
 [ TRACING]  -> ARM/debug/SQL.cc
 [     CXX] ARM/debug/GDBSend.cc -> .o
 [     CXX] ARM/debug/GDBWrite.cc -> .o
 [ TRACING]  -> ARM/debug/SQL.hh
 [ TRACING]  -> ARM/debug/Stats.cc
 [     CXX] ARM/debug/SQL.cc -> .o
 [ TRACING]  -> ARM/debug/Stats.hh
 [     CXX] ARM/debug/Stats.cc -> .o
 [ TRACING]  -> ARM/debug/StatEvents.cc
 [ TRACING]  -> ARM/debug/StatEvents.hh
 [ TRACING]  -> ARM/debug/GDBAll.cc
 [     CXX] ARM/debug/StatEvents.cc -> .o
 [ TRACING]  -> ARM/debug/AnnotateAll.cc
 [     CXX] ARM/debug/GDBAll.cc -> .o
 [ TRACING]  -> ARM/debug/AnnotateAll.hh
 [ TRACING]  -> ARM/debug/FmtFlag.cc
 [     CXX] ARM/debug/AnnotateAll.cc -> .o
 [     CXX] ARM/debug/FmtFlag.cc -> .o
 [ TRACING]  -> ARM/debug/FmtStackTrace.cc
 [     CXX] ARM/debug/FmtStackTrace.cc -> .o
 [ TRACING]  -> ARM/debug/FmtTicksOff.cc
 [     CXX] src/base/loader/dtb_file.cc -> ARM/base/loader/dtb_file.o
 [     CXX] ARM/debug/FmtTicksOff.cc -> .o
 [     CXX] src/base/loader/elf_object.cc -> ARM/base/loader/elf_object.o
 [     CXX] src/base/loader/image_file_data.cc -> ARM/base/loader/image_file_data.o
 [     CXX] src/base/loader/memory_image.cc -> ARM/base/loader/memory_image.o
 [     CXX] src/base/loader/object_file.cc -> ARM/base/loader/object_file.o
 [     CXX] src/base/loader/symtab.cc -> ARM/base/loader/symtab.o
 [     CXX] ARM/base/vnc/Vnc.py.cc -> .o
 [SO Param] m5.objects.Vnc, VncInput -> ARM/python/_m5/param_VncInput.cc
 [SO Param] m5.objects.Vnc, VncServer -> ARM/python/_m5/param_VncServer.cc
 [     CXX] ARM/python/_m5/param_VncInput.cc -> .o
 [SO Param] m5.objects.Vnc, VncServer -> ARM/params/VncServer.hh
 [ TRACING]  -> ARM/debug/VNC.hh
 [     CXX] ARM/python/_m5/param_VncServer.cc -> .o
 [     CXX] src/base/vnc/vncinput.cc -> ARM/base/vnc/vncinput.o
 [     CXX] src/base/vnc/vncserver.cc -> ARM/base/vnc/vncserver.o
 [ TRACING]  -> ARM/debug/VNC.cc
 [     CXX] ARM/debug/VNC.cc -> .o
 [     CXX] ARM/base/filters/BloomFilters.py.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterBase -> ARM/python/_m5/param_BloomFilterBase.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBase -> ARM/params/BloomFilterBase.hh
 [     CXX] ARM/python/_m5/param_BloomFilterBase.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> ARM/python/_m5/param_BloomFilterBlock.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> ARM/python/_m5/param_BloomFilterMultiBitSel.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> ARM/params/BloomFilterBlock.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> ARM/params/BloomFilterMultiBitSel.hh
 [     CXX] ARM/python/_m5/param_BloomFilterBlock.cc -> .o
 [     CXX] ARM/python/_m5/param_BloomFilterMultiBitSel.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> ARM/python/_m5/param_BloomFilterBulk.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> ARM/params/BloomFilterBulk.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> ARM/python/_m5/param_BloomFilterH3.cc
 [     CXX] ARM/python/_m5/param_BloomFilterBulk.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> ARM/params/BloomFilterH3.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> ARM/python/_m5/param_BloomFilterMulti.cc
 [     CXX] ARM/python/_m5/param_BloomFilterH3.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> ARM/params/BloomFilterMulti.hh
 [     CXX] ARM/python/_m5/param_BloomFilterMulti.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> ARM/python/_m5/param_BloomFilterPerfect.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> ARM/params/BloomFilterPerfect.hh
 [     CXX] ARM/python/_m5/param_BloomFilterPerfect.cc -> .o
 [     CXX] src/base/filters/block_bloom_filter.cc -> ARM/base/filters/block_bloom_filter.o
 [     CXX] src/base/filters/bulk_bloom_filter.cc -> ARM/base/filters/bulk_bloom_filter.o
 [     CXX] src/base/filters/h3_bloom_filter.cc -> ARM/base/filters/h3_bloom_filter.o
 [     CXX] src/base/filters/multi_bit_sel_bloom_filter.cc -> ARM/base/filters/multi_bit_sel_bloom_filter.o
 [     CXX] src/base/filters/multi_bloom_filter.cc -> ARM/base/filters/multi_bloom_filter.o
 [     CXX] src/base/filters/perfect_bloom_filter.cc -> ARM/base/filters/perfect_bloom_filter.o
 [     CXX] src/base/stats/group.cc -> ARM/base/stats/group.o
 [     CXX] src/base/stats/info.cc -> ARM/base/stats/info.o
 [     CXX] src/base/stats/storage.cc -> ARM/base/stats/storage.o
 [     CXX] src/base/stats/text.cc -> ARM/base/stats/text.o
 [     CXX] src/base/stats/hdf5.cc -> ARM/base/stats/hdf5.o
 [     CXX] ARM/python/gem5/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/coherence_protocol.py.cc -> .o
 [     CXX] ARM/python/gem5/isas.py.cc -> .o
 [     CXX] ARM/python/gem5/runtime.py.cc -> .o
 [     CXX] ARM/python/gem5/simulate/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/simulate/simulator.py.cc -> .o
 [     CXX] ARM/python/gem5/simulate/exit_event.py.cc -> .o
 [     CXX] ARM/python/gem5/simulate/exit_event_generators.py.cc -> .o
 [     CXX] ARM/python/gem5/components/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/abstract_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/abstract_system_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/mem_mode.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/riscv_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/experimental/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/experimental/lupv_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/simple_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/test_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/x86_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/arm_board.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/kernel_disk_workload.py.cc -> .o
 [     CXX] ARM/python/gem5/components/boards/se_binary_workload.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_walk_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/abstract_memory_system.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dramsim_3.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/simple.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/memory.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/single_channel.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/multi_channel.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/hbm.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/ddr5.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .o
 [     CXX] ARM/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/abstract_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/abstract_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/abstract_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/abstract_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/complex_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/complex_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/cpu_types.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/gups_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/gups_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/gups_generator_ep.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/gups_generator_par.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/linear_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/linear_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/strided_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/strided_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/random_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/random_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/spatter_gen/spatter_kernel.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/simple_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/base_cpu_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/simple_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/base_cpu_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/simple_switchable_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/switchable_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/simpoint.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/traffic_generator_core.py.cc -> .o
 [     CXX] ARM/python/gem5/components/processors/traffic_generator.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/demo/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc -> .o
 [     CXX] ARM/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/downloader.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/md5_utils.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/resource.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/workload.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/looppoint.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/elfie.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client_api/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client_api/jsonclient.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client_api/atlasclient.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client_api/abstract_client.py.cc -> .o
 [     CXX] ARM/python/gem5/resources/client_api/client_query.py.cc -> .o
 [     CXX] ARM/python/gem5_default_config.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/filelock.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/override.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/progress_bar.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/requires.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/socks_ssl_context.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multisim/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multisim/multisim.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multisim/__main__.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multiprocessing/__init__.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multiprocessing/_command_line.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multiprocessing/context.py.cc -> .o
 [     CXX] ARM/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc -> .o
 [     CXX] ARM/python/importer.py.cc -> .o
 [     CXX] ARM/python/m5/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/SimObject.py.cc -> .o
 [     CXX] ARM/python/m5/citations.py.cc -> .o
 [     CXX] ARM/python/m5/core.py.cc -> .o
 [     CXX] ARM/python/m5/debug.py.cc -> .o
 [     CXX] ARM/python/m5/event.py.cc -> .o
 [     CXX] ARM/python/m5/main.py.cc -> .o
 [     CXX] ARM/python/m5/options.py.cc -> .o
 [     CXX] ARM/python/m5/params.py.cc -> .o
 [     CXX] ARM/python/m5/proxy.py.cc -> .o
 [     CXX] ARM/python/m5/simulate.py.cc -> .o
 [     CXX] ARM/python/m5/ticks.py.cc -> .o
 [     CXX] ARM/python/m5/trace.py.cc -> .o
 [     CXX] ARM/python/m5/objects/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/stats/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/util/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/util/attrdict.py.cc -> .o
 [     CXX] ARM/python/m5/util/convert.py.cc -> .o
 [     CXX] ARM/python/m5/util/dot_writer.py.cc -> .o
 [     CXX] ARM/python/m5/util/dot_writer_ruby.py.cc -> .o
 [     CXX] ARM/python/m5/util/fdthelper.py.cc -> .o
 [     CXX] ARM/python/m5/util/multidict.py.cc -> .o
 [     CXX] ARM/python/m5/util/pybind.py.cc -> .o
 [     CXX] ARM/python/m5/util/terminal.py.cc -> .o
 [     CXX] ARM/python/m5/util/terminal_formatter.py.cc -> .o
 [     CXX] ARM/python/m5/internal/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/internal/params.py.cc -> .o
 [     CXX] ARM/python/m5/ext/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pyfdt/pyfdt.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pyfdt/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/serializable_stat.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/abstract_stat.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/group.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/simstat.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/statistic.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/storagetype.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/timeconversion.py.cc -> .o
 [     CXX] ARM/python/m5/ext/pystats/jsonloader.py.cc -> .o
 [     CXX] ARM/python/m5/stats/gem5stats.py.cc -> .o
 [     CXX] src/python/embedded.cc -> ARM/python/embedded.o
 [     CXX] src/python/importer.cc -> ARM/python/importer.o
 [     CXX] ARM/python/m5ImporterCode.cc -> .o
 [     CXX] src/python/pybind11/core.cc -> ARM/python/pybind11/core.o
 [     CXX] src/python/pybind11/debug.cc -> ARM/python/pybind11/debug.o
 [     CXX] src/python/pybind11/event.cc -> ARM/python/pybind11/event.o
 [     CXX] src/python/pybind11/object_file.cc -> ARM/python/pybind11/object_file.o
 [CONFIG H] HAVE_HDF5, 1 -> ARM/config/have_hdf5.hh
 [     CXX] src/python/pybind11/stats.cc -> ARM/python/pybind11/stats.o
 [     CXX] ARM/python/m5/objects/SimObject.py.cc -> .o
 [SO Param] m5.objects.SimObject, SimObject -> ARM/python/_m5/param_SimObject.cc
 [     CXX] ARM/python/_m5/param_SimObject.cc -> .o
 [ENUM STR] m5.objects.SimObject, ByteOrder -> ARM/enums/ByteOrder.cc
 [     CXX] ARM/enums/ByteOrder.cc -> .o
 [ TRACING]  -> ARM/debug/IntRegs.cc
 [     CXX] ARM/debug/IntRegs.cc -> .o
 [ TRACING]  -> ARM/debug/FloatRegs.cc
 [     CXX] ARM/debug/FloatRegs.cc -> .o
 [ TRACING]  -> ARM/debug/VecRegs.cc
 [     CXX] ARM/debug/VecRegs.cc -> .o
 [ TRACING]  -> ARM/debug/VecPredRegs.cc
 [     CXX] ARM/debug/VecPredRegs.cc -> .o
 [ TRACING]  -> ARM/debug/MatRegs.cc
 [     CXX] ARM/debug/MatRegs.cc -> .o
 [ TRACING]  -> ARM/debug/CCRegs.cc
 [     CXX] ARM/debug/CCRegs.cc -> .o
 [ TRACING]  -> ARM/debug/MiscRegs.cc
 [     CXX] ARM/debug/MiscRegs.cc -> .o
 [ TRACING]  -> ARM/debug/Registers.cc
 [ TRACING]  -> ARM/debug/Registers.hh
 [     CXX] ARM/debug/Registers.cc -> .o
 [ TRACING]  -> ARM/debug/Decoder.cc
 [     CXX] ARM/debug/Decoder.cc -> .o
 [ TRACING]  -> ARM/debug/Faults.cc
 [     CXX] ARM/debug/Faults.cc -> .o
 [ TRACING]  -> ARM/debug/TLBVerbose.cc
 [ TRACING]  -> ARM/debug/TLBVerbose.hh
 [     CXX] src/arch/generic/htm.cc -> ARM/arch/generic/htm.o
 [     CXX] ARM/debug/TLBVerbose.cc -> .o
 [     CXX] src/arch/generic/mmu.cc -> ARM/arch/generic/mmu.o
 [ TRACING]  -> ARM/debug/Semihosting.hh
 [     CXX] src/arch/generic/semihosting.cc -> ARM/arch/generic/semihosting.o
 [     CXX] ARM/arch/generic/BaseSemihosting.py.cc -> .o
 [SO Param] m5.objects.BaseSemihosting, BaseSemihosting -> ARM/python/_m5/param_BaseSemihosting.cc
 [     CXX] ARM/python/_m5/param_BaseSemihosting.cc -> .o
 [ TRACING]  -> ARM/debug/Semihosting.cc
 [     CXX] ARM/debug/Semihosting.cc -> .o
 [     CXX] ARM/arch/generic/BaseInterrupts.py.cc -> .o
 [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> ARM/python/_m5/param_BaseInterrupts.cc
 [     CXX] ARM/python/_m5/param_BaseInterrupts.cc -> .o
 [     CXX] ARM/arch/generic/BaseISA.py.cc -> .o
 [SO Param] m5.objects.BaseISA, BaseISA -> ARM/python/_m5/param_BaseISA.cc
 [     CXX] ARM/python/_m5/param_BaseISA.cc -> .o
 [     CXX] ARM/arch/generic/BaseMMU.py.cc -> .o
 [SO Param] m5.objects.BaseMMU, BaseMMU -> ARM/python/_m5/param_BaseMMU.cc
 [     CXX] ARM/python/_m5/param_BaseMMU.cc -> .o
 [     CXX] ARM/arch/generic/BaseTLB.py.cc -> .o
 [SO Param] m5.objects.BaseTLB, BaseTLB -> ARM/python/_m5/param_BaseTLB.cc
 [     CXX] ARM/python/_m5/param_BaseTLB.cc -> .o
 [ENUM STR] m5.objects.BaseTLB, TypeTLB -> ARM/enums/TypeTLB.cc
 [     CXX] ARM/enums/TypeTLB.cc -> .o
 [     CXX] ARM/arch/generic/InstDecoder.py.cc -> .o
 [SO Param] m5.objects.InstDecoder, InstDecoder -> ARM/python/_m5/param_InstDecoder.cc
 [     CXX] ARM/python/_m5/param_InstDecoder.cc -> .o
 [ TRACING]  -> ARM/debug/PageTableWalker.cc
 [ TRACING]  -> ARM/debug/PageTableWalker.hh
 [     CXX] ARM/debug/PageTableWalker.cc -> .o
 [ TRACING]  -> ARM/debug/TLB.cc
 [ TRACING]  -> ARM/debug/TLB.hh
 [     CXX] ARM/debug/TLB.cc -> .o
 [     CXX] src/arch/generic/decoder.cc -> ARM/arch/generic/decoder.o
 [     CXX] src/arch/arm/insts/fplib.cc -> ARM/arch/arm/insts/fplib.o
 [SO Param] m5.objects.ArmDecoder, ArmDecoder -> ARM/params/ArmDecoder.hh
 [     CXX] src/arch/arm/faults.cc -> ARM/arch/arm/faults.o
 [     CXX] src/arch/arm/decoder.cc -> ARM/arch/arm/decoder.o
 [     CXX] src/arch/arm/htm.cc -> ARM/arch/arm/htm.o
 [     CXX] src/arch/arm/insts/branch.cc -> ARM/arch/arm/insts/branch.o
 [     CXX] src/arch/arm/insts/branch64.cc -> ARM/arch/arm/insts/branch64.o
 [     CXX] src/arch/arm/insts/data64.cc -> ARM/arch/arm/insts/data64.o
 [ISA DESC] src/arch/arm/isa/main.isa -> ARM/arch/arm/generated/decoder-g.cc.inc, ARM/arch/arm/generated/decoder-ns.cc.inc, ARM/arch/arm/generated/decode-method.cc.inc, ARM/arch/arm/generated/decoder.hh, ARM/arch/arm/generated/decoder-g.hh.inc, ARM/arch/arm/generated/decoder-ns.hh.inc, ARM/arch/arm/generated/exec-g.cc.inc, ARM/arch/arm/generated/exec-ns.cc.inc, ARM/arch/arm/generated/decoder.cc, ARM/arch/arm/generated/inst-constrs-1.cc, ARM/arch/arm/generated/inst-constrs-2.cc, ARM/arch/arm/generated/inst-constrs-3.cc, ARM/arch/arm/generated/generic_cpu_exec_1.cc, ARM/arch/arm/generated/generic_cpu_exec_2.cc, ARM/arch/arm/generated/generic_cpu_exec_3.cc, ARM/arch/arm/generated/generic_cpu_exec_4.cc, ARM/arch/arm/generated/generic_cpu_exec_5.cc, ARM/arch/arm/generated/generic_cpu_exec_6.cc
 [     CXX] src/arch/arm/insts/mem.cc -> ARM/arch/arm/insts/mem.o
 [     CXX] src/arch/arm/insts/mem64.cc -> ARM/arch/arm/insts/mem64.o
 [     CXX] src/arch/arm/insts/misc.cc -> ARM/arch/arm/insts/misc.o
 [     CXX] src/arch/arm/insts/misc64.cc -> ARM/arch/arm/insts/misc64.o
 [     CXX] src/arch/arm/insts/pred_inst.cc -> ARM/arch/arm/insts/pred_inst.o
 [     CXX] src/arch/arm/insts/pseudo.cc -> ARM/arch/arm/insts/pseudo.o
 [     CXX] src/arch/arm/insts/sme.cc -> ARM/arch/arm/insts/sme.o
 [     CXX] src/arch/arm/insts/static_inst.cc -> ARM/arch/arm/insts/static_inst.o
 [     CXX] src/arch/arm/insts/sve.cc -> ARM/arch/arm/insts/sve.o
 [     CXX] src/arch/arm/insts/macromem.cc -> ARM/arch/arm/insts/macromem.o
 [     CXX] src/arch/arm/insts/sve_mem.cc -> ARM/arch/arm/insts/sve_mem.o
 [     CXX] src/arch/arm/insts/vfp.cc -> ARM/arch/arm/insts/vfp.o
 [     CXX] src/arch/arm/insts/crypto.cc -> ARM/arch/arm/insts/crypto.o
 [ TRACING]  -> ARM/debug/ArmTme.hh
 [     CXX] src/arch/arm/insts/tme64.cc -> ARM/arch/arm/insts/tme64.o
 [     CXX] src/arch/arm/insts/tme64classic.cc -> ARM/arch/arm/insts/tme64classic.o
 [     CXX] src/arch/arm/interrupts.cc -> ARM/arch/arm/interrupts.o
 [ TRACING]  -> ARM/debug/Arm.hh
 [SO Param] m5.objects.ArmISA, ArmISA -> ARM/params/ArmISA.hh
 [ TRACING]  -> ARM/debug/PMUVerbose.hh
 [SO Param] m5.objects.ArmPMU, ArmPMU -> ARM/params/ArmPMU.hh
 [     CXX] src/arch/arm/isa.cc -> ARM/arch/arm/isa.o
 [     CXX] src/arch/arm/isa_device.cc -> ARM/arch/arm/isa_device.o
 [     CXX] src/arch/arm/linux/process.cc -> ARM/arch/arm/linux/process.o
 [SO Param] m5.objects.ArmSeWorkload, ArmEmuLinux -> ARM/params/ArmEmuLinux.hh
 [SO Param] m5.objects.ArmSeWorkload, ArmSEWorkload -> ARM/params/ArmSEWorkload.hh
 [SO Param] m5.objects.ArmFsWorkload, ArmFsLinux -> ARM/params/ArmFsLinux.hh
 [     CXX] src/arch/arm/linux/se_workload.cc -> ARM/arch/arm/linux/se_workload.o
 [SO Param] m5.objects.ArmFsWorkload, ArmFsWorkload -> ARM/params/ArmFsWorkload.hh
 [ENUMDECL] m5.objects.ArmFsWorkload, ArmMachineType -> ARM/enums/ArmMachineType.hh
 [     CXX] src/arch/arm/linux/fs_workload.cc -> ARM/arch/arm/linux/fs_workload.o
 [SO Param] m5.objects.ArmFsWorkload, ArmFsFreebsd -> ARM/params/ArmFsFreebsd.hh
 [     CXX] src/arch/arm/freebsd/fs_workload.cc -> ARM/arch/arm/freebsd/fs_workload.o
 [SO Param] m5.objects.ArmSeWorkload, ArmEmuFreebsd -> ARM/params/ArmEmuFreebsd.hh
 [     CXX] src/arch/arm/freebsd/se_workload.cc -> ARM/arch/arm/freebsd/se_workload.o
 [     CXX] src/arch/arm/fs_workload.cc -> ARM/arch/arm/fs_workload.o
 [     CXX] src/arch/arm/regs/int.cc -> ARM/arch/arm/regs/int.o
 [     CXX] src/arch/arm/regs/misc.cc -> ARM/arch/arm/regs/misc.o
 [     CXX] src/arch/arm/mmu.cc -> ARM/arch/arm/mmu.o
 [ TRACING]  -> ARM/debug/MPAM.hh
 [     CXX] src/arch/arm/mpam.cc -> ARM/arch/arm/mpam.o
 [SO Param] m5.objects.ArmNativeTrace, ArmNativeTrace -> ARM/params/ArmNativeTrace.hh
 [     CXX] src/arch/arm/nativetrace.cc -> ARM/arch/arm/nativetrace.o
 [     CXX] src/arch/arm/pagetable.cc -> ARM/arch/arm/pagetable.o
 [     CXX] src/arch/arm/pauth_helpers.cc -> ARM/arch/arm/pauth_helpers.o
 [     CXX] src/arch/arm/pmu.cc -> ARM/arch/arm/pmu.o
 [     CXX] src/arch/arm/process.cc -> ARM/arch/arm/process.o
 [     CXX] src/arch/arm/qarma.cc -> ARM/arch/arm/qarma.o
 [EMBED BLOB] src/arch/arm/gdb-xml/aarch64-core.xml, gdb_xml_aarch64_core -> ARM/arch/arm/gdb-xml/gdb_xml_aarch64_core.cc, ARM/arch/arm/gdb-xml/gdb_xml_aarch64_core.hh
 [EMBED BLOB] src/arch/arm/gdb-xml/aarch64-fpu.xml, gdb_xml_aarch64_fpu -> ARM/arch/arm/gdb-xml/gdb_xml_aarch64_fpu.cc, ARM/arch/arm/gdb-xml/gdb_xml_aarch64_fpu.hh
 [EMBED BLOB] src/arch/arm/gdb-xml/aarch64.xml, gdb_xml_aarch64_target -> ARM/arch/arm/gdb-xml/gdb_xml_aarch64_target.cc, ARM/arch/arm/gdb-xml/gdb_xml_aarch64_target.hh
 [EMBED BLOB] src/arch/arm/gdb-xml/arm-core.xml, gdb_xml_arm_core -> ARM/arch/arm/gdb-xml/gdb_xml_arm_core.cc, ARM/arch/arm/gdb-xml/gdb_xml_arm_core.hh
 [EMBED BLOB] src/arch/arm/gdb-xml/arm-with-neon.xml, gdb_xml_arm_target -> ARM/arch/arm/gdb-xml/gdb_xml_arm_target.cc, ARM/arch/arm/gdb-xml/gdb_xml_arm_target.hh
 [EMBED BLOB] src/arch/arm/gdb-xml/arm-vfpv3.xml, gdb_xml_arm_vfpv3 -> ARM/arch/arm/gdb-xml/gdb_xml_arm_vfpv3.cc, ARM/arch/arm/gdb-xml/gdb_xml_arm_vfpv3.hh
 [     CXX] src/arch/arm/remote_gdb.cc -> ARM/arch/arm/remote_gdb.o
 [     CXX] src/arch/arm/reg_abi.cc -> ARM/arch/arm/reg_abi.o
 [     CXX] src/arch/arm/semihosting.cc -> ARM/arch/arm/semihosting.o
 [     CXX] src/arch/arm/system.cc -> ARM/arch/arm/system.o
 [     CXX] src/arch/arm/table_walker.cc -> ARM/arch/arm/table_walker.o
 [     CXX] src/arch/arm/self_debug.cc -> ARM/arch/arm/self_debug.o
 [     CXX] src/arch/arm/stage2_lookup.cc -> ARM/arch/arm/stage2_lookup.o
 [     CXX] src/arch/arm/tlb.cc -> ARM/arch/arm/tlb.o
 [     CXX] src/arch/arm/tlbi_op.cc -> ARM/arch/arm/tlbi_op.o
 [     CXX] src/arch/arm/utility.cc -> ARM/arch/arm/utility.o
 [     CXX] ARM/arch/arm/ArmDecoder.py.cc -> .o
 [SO Param] m5.objects.ArmDecoder, ArmDecoder -> ARM/python/_m5/param_ArmDecoder.cc
 [     CXX] ARM/arch/arm/ArmFsWorkload.py.cc -> .o
 [     CXX] ARM/python/_m5/param_ArmDecoder.cc -> .o
 [SO Param] m5.objects.ArmFsWorkload, ArmFsWorkload -> ARM/python/_m5/param_ArmFsWorkload.cc
 [     CXX] ARM/python/_m5/param_ArmFsWorkload.cc -> .o
 [SO Param] m5.objects.ArmFsWorkload, ArmFsLinux -> ARM/python/_m5/param_ArmFsLinux.cc
 [     CXX] ARM/python/_m5/param_ArmFsLinux.cc -> .o
 [SO Param] m5.objects.ArmFsWorkload, ArmFsFreebsd -> ARM/python/_m5/param_ArmFsFreebsd.cc
 [     CXX] ARM/python/_m5/param_ArmFsFreebsd.cc -> .o
 [ENUM STR] m5.objects.ArmFsWorkload, ArmMachineType -> ARM/enums/ArmMachineType.cc
 [     CXX] ARM/enums/ArmMachineType.cc -> .o
 [     CXX] ARM/arch/arm/ArmInterrupts.py.cc -> .o
 [SO Param] m5.objects.ArmInterrupts, ArmInterrupts -> ARM/python/_m5/param_ArmInterrupts.cc
 [     CXX] ARM/python/_m5/param_ArmInterrupts.cc -> .o
 [     CXX] ARM/arch/arm/ArmISA.py.cc -> .o
 [SO Param] m5.objects.ArmISA, ArmISA -> ARM/python/_m5/param_ArmISA.cc
 [     CXX] ARM/python/_m5/param_ArmISA.cc -> .o
 [ENUM STR] m5.objects.ArmISA, DecoderFlavor -> ARM/enums/DecoderFlavor.cc
 [     CXX] ARM/enums/DecoderFlavor.cc -> .o
 [     CXX] ARM/arch/arm/ArmMMU.py.cc -> .o
 [SO Param] m5.objects.ArmMMU, ArmTableWalker -> ARM/python/_m5/param_ArmTableWalker.cc
 [     CXX] ARM/python/_m5/param_ArmTableWalker.cc -> .o
 [SO Param] m5.objects.ArmMMU, ArmMMU -> ARM/python/_m5/param_ArmMMU.cc
 [     CXX] ARM/python/_m5/param_ArmMMU.cc -> .o
 [     CXX] ARM/arch/arm/ArmNativeTrace.py.cc -> .o
 [SO Param] m5.objects.ArmNativeTrace, ArmNativeTrace -> ARM/python/_m5/param_ArmNativeTrace.cc
 [     CXX] ARM/python/_m5/param_ArmNativeTrace.cc -> .o
 [     CXX] ARM/arch/arm/ArmSemihosting.py.cc -> .o
 [SO Param] m5.objects.ArmSemihosting, ArmSemihosting -> ARM/python/_m5/param_ArmSemihosting.cc
 [     CXX] ARM/python/_m5/param_ArmSemihosting.cc -> .o
 [     CXX] ARM/arch/arm/ArmSeWorkload.py.cc -> .o
 [SO Param] m5.objects.ArmSeWorkload, ArmSEWorkload -> ARM/python/_m5/param_ArmSEWorkload.cc
 [     CXX] ARM/python/_m5/param_ArmSEWorkload.cc -> .o
 [SO Param] m5.objects.ArmSeWorkload, ArmEmuLinux -> ARM/python/_m5/param_ArmEmuLinux.cc
 [     CXX] ARM/python/_m5/param_ArmEmuLinux.cc -> .o
 [SO Param] m5.objects.ArmSeWorkload, ArmEmuFreebsd -> ARM/python/_m5/param_ArmEmuFreebsd.cc
 [     CXX] ARM/python/_m5/param_ArmEmuFreebsd.cc -> .o
 [     CXX] ARM/arch/arm/ArmSystem.py.cc -> .o
 [SO Param] m5.objects.ArmSystem, ArmSystem -> ARM/python/_m5/param_ArmSystem.cc
 [     CXX] ARM/python/_m5/param_ArmSystem.cc -> .o
 [SO Param] m5.objects.ArmSystem, ArmRelease -> ARM/python/_m5/param_ArmRelease.cc
 [     CXX] ARM/python/_m5/param_ArmRelease.cc -> .o
 [ENUM STR] m5.objects.ArmSystem, ArmExtension -> ARM/enums/ArmExtension.cc
 [     CXX] ARM/enums/ArmExtension.cc -> .o
 [     CXX] ARM/arch/arm/ArmTLB.py.cc -> .o
 [SO Param] m5.objects.ArmTLB, ArmTLB -> ARM/python/_m5/param_ArmTLB.cc
 [     CXX] ARM/python/_m5/param_ArmTLB.cc -> .o
 [ENUM STR] m5.objects.ArmTLB, ArmLookupLevel -> ARM/enums/ArmLookupLevel.cc
 [     CXX] ARM/enums/ArmLookupLevel.cc -> .o
 [     CXX] ARM/arch/arm/ArmPMU.py.cc -> .o
 [SO Param] m5.objects.ArmPMU, ArmPMU -> ARM/python/_m5/param_ArmPMU.cc
 [     CXX] ARM/python/_m5/param_ArmPMU.cc -> .o
 [     CXX] ARM/arch/arm/ArmCPU.py.cc -> .o
 [ TRACING]  -> ARM/debug/Arm.cc
 [     CXX] ARM/debug/Arm.cc -> .o
 [ TRACING]  -> ARM/debug/ArmTme.cc
 [     CXX] ARM/debug/ArmTme.cc -> .o
 [ TRACING]  -> ARM/debug/MPAM.cc
 [     CXX] ARM/debug/MPAM.cc -> .o
 [ TRACING]  -> ARM/debug/PMUVerbose.cc
 [     CXX] ARM/debug/PMUVerbose.cc -> .o
 [     CXX] ARM/arch/arm/generated/decoder.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-1.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-2.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-3.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_1.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_2.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_3.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_4.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_5.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_6.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_arm_target.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_arm_core.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_arm_vfpv3.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_aarch64_target.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_aarch64_core.cc -> .o
 [     CXX] ARM/arch/arm/gdb-xml/gdb_xml_aarch64_fpu.cc -> .o
 [     CXX] ARM/arch/arm/tracers/TarmacTrace.py.cc -> .o
 [SO Param] m5.objects.TarmacTrace, TarmacParser -> ARM/python/_m5/param_TarmacParser.cc
 [SO Param] m5.objects.TarmacTrace, TarmacParser -> ARM/params/TarmacParser.hh
 [     CXX] ARM/python/_m5/param_TarmacParser.cc -> .o
 [SO Param] m5.objects.TarmacTrace, TarmacTracer -> ARM/python/_m5/param_TarmacTracer.cc
 [ENUMDECL] m5.objects.TarmacTrace, TarmacDump -> ARM/enums/TarmacDump.hh
 [SO Param] m5.objects.TarmacTrace, TarmacTracer -> ARM/params/TarmacTracer.hh
 [     CXX] ARM/python/_m5/param_TarmacTracer.cc -> .o
 [ENUM STR] m5.objects.TarmacTrace, TarmacDump -> ARM/enums/TarmacDump.cc
 [     CXX] ARM/enums/TarmacDump.cc -> .o
 [     CXX] src/arch/arm/tracers/tarmac_base.cc -> ARM/arch/arm/tracers/tarmac_base.o
 [     CXX] src/arch/arm/tracers/tarmac_parser.cc -> ARM/arch/arm/tracers/tarmac_parser.o
 [     CXX] src/arch/arm/tracers/tarmac_tracer.cc -> ARM/arch/arm/tracers/tarmac_tracer.o
 [     CXX] src/arch/arm/tracers/tarmac_record.cc -> ARM/arch/arm/tracers/tarmac_record.o
 [     CXX] src/arch/arm/tracers/tarmac_record_v8.cc -> ARM/arch/arm/tracers/tarmac_record_v8.o
 [     CXX] ARM/python/m5/defines.py.cc -> .o
 [     CXX] ARM/python/m5/info.py.cc -> .o
 [     CXX] src/base/date.cc -> ARM/base/date.o
 [    LINK]  -> ARM/gem5.opt
scons: done building targets.
*** Summary of Warnings ***
Warning: Header file <capstone/capstone.h> not found.
         This host has no capstone library installed.
