#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025e5e14f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000025e5e1c31f0_0 .net "PC", 31 0, v0000025e5e186cb0_0;  1 drivers
v0000025e5e1c33d0_0 .var "clk", 0 0;
v0000025e5e1c3e70_0 .net "clkout", 0 0, L_0000025e5e1c5b80;  1 drivers
v0000025e5e1c3790_0 .net "cycles_consumed", 31 0, v0000025e5e1c3330_0;  1 drivers
v0000025e5e1c3fb0_0 .var "rst", 0 0;
S_0000025e5e0f5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000025e5e14f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000025e5e162030 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e5e162068 .param/l "add" 0 4 5, C4<100000>;
P_0000025e5e1620a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e5e1620d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e5e162110 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e5e162148 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e5e162180 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e5e1621b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e5e1621f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e5e162228 .param/l "j" 0 4 12, C4<000010>;
P_0000025e5e162260 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e5e162298 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e5e1622d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e5e162308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e5e162340 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e5e162378 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e5e1623b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e5e1623e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e5e162420 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e5e162458 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e5e162490 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e5e1624c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e5e162500 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e5e162538 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e5e162570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e5e1625a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000025e5e1c4ed0 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5560 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5720 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c4f40 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5790 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5330 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5640 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5db0 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5b80 .functor OR 1, v0000025e5e1c33d0_0, v0000025e5e15a2f0_0, C4<0>, C4<0>;
L_0000025e5e1c5bf0 .functor OR 1, L_0000025e5e20e530, L_0000025e5e20f4d0, C4<0>, C4<0>;
L_0000025e5e1c52c0 .functor AND 1, L_0000025e5e20def0, L_0000025e5e20f570, C4<1>, C4<1>;
L_0000025e5e1c5a30 .functor NOT 1, v0000025e5e1c3fb0_0, C4<0>, C4<0>, C4<0>;
L_0000025e5e1c5170 .functor OR 1, L_0000025e5e20ec10, L_0000025e5e20f430, C4<0>, C4<0>;
L_0000025e5e1c5d40 .functor OR 1, L_0000025e5e1c5170, L_0000025e5e20fbb0, C4<0>, C4<0>;
L_0000025e5e1c55d0 .functor OR 1, L_0000025e5e20fc50, L_0000025e5e225000, C4<0>, C4<0>;
L_0000025e5e1c59c0 .functor AND 1, L_0000025e5e20f390, L_0000025e5e1c55d0, C4<1>, C4<1>;
L_0000025e5e1c5c60 .functor OR 1, L_0000025e5e2253c0, L_0000025e5e2250a0, C4<0>, C4<0>;
L_0000025e5e1c4fb0 .functor AND 1, L_0000025e5e225780, L_0000025e5e1c5c60, C4<1>, C4<1>;
L_0000025e5e1c5020 .functor NOT 1, L_0000025e5e1c5b80, C4<0>, C4<0>, C4<0>;
v0000025e5e188290_0 .net "ALUOp", 3 0, v0000025e5e15abb0_0;  1 drivers
v0000025e5e188330_0 .net "ALUResult", 31 0, v0000025e5e187070_0;  1 drivers
v0000025e5e186ad0_0 .net "ALUSrc", 0 0, v0000025e5e159cb0_0;  1 drivers
v0000025e5e18dbe0_0 .net "ALUin2", 31 0, L_0000025e5e224ba0;  1 drivers
v0000025e5e18daa0_0 .net "MemReadEn", 0 0, v0000025e5e1593f0_0;  1 drivers
v0000025e5e18e400_0 .net "MemWriteEn", 0 0, v0000025e5e159b70_0;  1 drivers
v0000025e5e18d460_0 .net "MemtoReg", 0 0, v0000025e5e159d50_0;  1 drivers
v0000025e5e18d3c0_0 .net "PC", 31 0, v0000025e5e186cb0_0;  alias, 1 drivers
v0000025e5e18d1e0_0 .net "PCPlus1", 31 0, L_0000025e5e20edf0;  1 drivers
v0000025e5e18cec0_0 .net "PCsrc", 0 0, v0000025e5e186fd0_0;  1 drivers
v0000025e5e18dc80_0 .net "RegDst", 0 0, v0000025e5e159490_0;  1 drivers
v0000025e5e18e720_0 .net "RegWriteEn", 0 0, v0000025e5e159f30_0;  1 drivers
v0000025e5e18cc40_0 .net "WriteRegister", 4 0, L_0000025e5e20ead0;  1 drivers
v0000025e5e18cb00_0 .net *"_ivl_0", 0 0, L_0000025e5e1c4ed0;  1 drivers
L_0000025e5e1c5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d280_0 .net/2u *"_ivl_10", 4 0, L_0000025e5e1c5ee0;  1 drivers
L_0000025e5e1c62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18e4a0_0 .net *"_ivl_101", 15 0, L_0000025e5e1c62d0;  1 drivers
v0000025e5e18ddc0_0 .net *"_ivl_102", 31 0, L_0000025e5e20e210;  1 drivers
L_0000025e5e1c6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d140_0 .net *"_ivl_105", 25 0, L_0000025e5e1c6318;  1 drivers
L_0000025e5e1c6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18c920_0 .net/2u *"_ivl_106", 31 0, L_0000025e5e1c6360;  1 drivers
v0000025e5e18dfa0_0 .net *"_ivl_108", 0 0, L_0000025e5e20def0;  1 drivers
L_0000025e5e1c63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18cf60_0 .net/2u *"_ivl_110", 5 0, L_0000025e5e1c63a8;  1 drivers
v0000025e5e18d0a0_0 .net *"_ivl_112", 0 0, L_0000025e5e20f570;  1 drivers
v0000025e5e18df00_0 .net *"_ivl_115", 0 0, L_0000025e5e1c52c0;  1 drivers
v0000025e5e18d320_0 .net *"_ivl_116", 47 0, L_0000025e5e20e350;  1 drivers
L_0000025e5e1c63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d500_0 .net *"_ivl_119", 15 0, L_0000025e5e1c63f0;  1 drivers
L_0000025e5e1c5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d5a0_0 .net/2u *"_ivl_12", 5 0, L_0000025e5e1c5f28;  1 drivers
v0000025e5e18cce0_0 .net *"_ivl_120", 47 0, L_0000025e5e20f110;  1 drivers
L_0000025e5e1c6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d640_0 .net *"_ivl_123", 15 0, L_0000025e5e1c6438;  1 drivers
v0000025e5e18e540_0 .net *"_ivl_125", 0 0, L_0000025e5e20f1b0;  1 drivers
v0000025e5e18d000_0 .net *"_ivl_126", 31 0, L_0000025e5e20e0d0;  1 drivers
v0000025e5e18e040_0 .net *"_ivl_128", 47 0, L_0000025e5e20f7f0;  1 drivers
v0000025e5e18dd20_0 .net *"_ivl_130", 47 0, L_0000025e5e20f250;  1 drivers
v0000025e5e18de60_0 .net *"_ivl_132", 47 0, L_0000025e5e20e5d0;  1 drivers
v0000025e5e18d6e0_0 .net *"_ivl_134", 47 0, L_0000025e5e20e3f0;  1 drivers
v0000025e5e18e5e0_0 .net *"_ivl_14", 0 0, L_0000025e5e1c42d0;  1 drivers
v0000025e5e18e360_0 .net *"_ivl_140", 0 0, L_0000025e5e1c5a30;  1 drivers
L_0000025e5e1c64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d780_0 .net/2u *"_ivl_142", 31 0, L_0000025e5e1c64c8;  1 drivers
L_0000025e5e1c65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025e5e18db40_0 .net/2u *"_ivl_146", 5 0, L_0000025e5e1c65a0;  1 drivers
v0000025e5e18cba0_0 .net *"_ivl_148", 0 0, L_0000025e5e20ec10;  1 drivers
L_0000025e5e1c65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025e5e18e0e0_0 .net/2u *"_ivl_150", 5 0, L_0000025e5e1c65e8;  1 drivers
v0000025e5e18d820_0 .net *"_ivl_152", 0 0, L_0000025e5e20f430;  1 drivers
v0000025e5e18e180_0 .net *"_ivl_155", 0 0, L_0000025e5e1c5170;  1 drivers
L_0000025e5e1c6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025e5e18e220_0 .net/2u *"_ivl_156", 5 0, L_0000025e5e1c6630;  1 drivers
v0000025e5e18e2c0_0 .net *"_ivl_158", 0 0, L_0000025e5e20fbb0;  1 drivers
L_0000025e5e1c5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025e5e18d8c0_0 .net/2u *"_ivl_16", 4 0, L_0000025e5e1c5f70;  1 drivers
v0000025e5e18d960_0 .net *"_ivl_161", 0 0, L_0000025e5e1c5d40;  1 drivers
L_0000025e5e1c6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18e7c0_0 .net/2u *"_ivl_162", 15 0, L_0000025e5e1c6678;  1 drivers
v0000025e5e18c9c0_0 .net *"_ivl_164", 31 0, L_0000025e5e20ecb0;  1 drivers
v0000025e5e18cd80_0 .net *"_ivl_167", 0 0, L_0000025e5e20ed50;  1 drivers
v0000025e5e18da00_0 .net *"_ivl_168", 15 0, L_0000025e5e20df90;  1 drivers
v0000025e5e18e680_0 .net *"_ivl_170", 31 0, L_0000025e5e20ee90;  1 drivers
v0000025e5e18ce20_0 .net *"_ivl_174", 31 0, L_0000025e5e20efd0;  1 drivers
L_0000025e5e1c66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e18ca60_0 .net *"_ivl_177", 25 0, L_0000025e5e1c66c0;  1 drivers
L_0000025e5e1c6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c0ba0_0 .net/2u *"_ivl_178", 31 0, L_0000025e5e1c6708;  1 drivers
v0000025e5e1c1b40_0 .net *"_ivl_180", 0 0, L_0000025e5e20f390;  1 drivers
L_0000025e5e1c6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c2180_0 .net/2u *"_ivl_182", 5 0, L_0000025e5e1c6750;  1 drivers
v0000025e5e1c1500_0 .net *"_ivl_184", 0 0, L_0000025e5e20fc50;  1 drivers
L_0000025e5e1c6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1be0_0 .net/2u *"_ivl_186", 5 0, L_0000025e5e1c6798;  1 drivers
v0000025e5e1c1320_0 .net *"_ivl_188", 0 0, L_0000025e5e225000;  1 drivers
v0000025e5e1c20e0_0 .net *"_ivl_19", 4 0, L_0000025e5e1c3f10;  1 drivers
v0000025e5e1c1820_0 .net *"_ivl_191", 0 0, L_0000025e5e1c55d0;  1 drivers
v0000025e5e1c1f00_0 .net *"_ivl_193", 0 0, L_0000025e5e1c59c0;  1 drivers
L_0000025e5e1c67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1a00_0 .net/2u *"_ivl_194", 5 0, L_0000025e5e1c67e0;  1 drivers
v0000025e5e1c1640_0 .net *"_ivl_196", 0 0, L_0000025e5e224b00;  1 drivers
L_0000025e5e1c6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c11e0_0 .net/2u *"_ivl_198", 31 0, L_0000025e5e1c6828;  1 drivers
L_0000025e5e1c5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c0a60_0 .net/2u *"_ivl_2", 5 0, L_0000025e5e1c5e98;  1 drivers
v0000025e5e1c2040_0 .net *"_ivl_20", 4 0, L_0000025e5e1c4050;  1 drivers
v0000025e5e1c0b00_0 .net *"_ivl_200", 31 0, L_0000025e5e2258c0;  1 drivers
v0000025e5e1c1dc0_0 .net *"_ivl_204", 31 0, L_0000025e5e2242e0;  1 drivers
L_0000025e5e1c6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1e60_0 .net *"_ivl_207", 25 0, L_0000025e5e1c6870;  1 drivers
L_0000025e5e1c68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1c80_0 .net/2u *"_ivl_208", 31 0, L_0000025e5e1c68b8;  1 drivers
v0000025e5e1c16e0_0 .net *"_ivl_210", 0 0, L_0000025e5e225780;  1 drivers
L_0000025e5e1c6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c07e0_0 .net/2u *"_ivl_212", 5 0, L_0000025e5e1c6900;  1 drivers
v0000025e5e1c1aa0_0 .net *"_ivl_214", 0 0, L_0000025e5e2253c0;  1 drivers
L_0000025e5e1c6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c06a0_0 .net/2u *"_ivl_216", 5 0, L_0000025e5e1c6948;  1 drivers
v0000025e5e1c2220_0 .net *"_ivl_218", 0 0, L_0000025e5e2250a0;  1 drivers
v0000025e5e1c1fa0_0 .net *"_ivl_221", 0 0, L_0000025e5e1c5c60;  1 drivers
v0000025e5e1c15a0_0 .net *"_ivl_223", 0 0, L_0000025e5e1c4fb0;  1 drivers
L_0000025e5e1c6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c0c40_0 .net/2u *"_ivl_224", 5 0, L_0000025e5e1c6990;  1 drivers
v0000025e5e1c1780_0 .net *"_ivl_226", 0 0, L_0000025e5e225d20;  1 drivers
v0000025e5e1c0ce0_0 .net *"_ivl_228", 31 0, L_0000025e5e223f20;  1 drivers
v0000025e5e1c22c0_0 .net *"_ivl_24", 0 0, L_0000025e5e1c5720;  1 drivers
L_0000025e5e1c5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1d20_0 .net/2u *"_ivl_26", 4 0, L_0000025e5e1c5fb8;  1 drivers
v0000025e5e1c2360_0 .net *"_ivl_29", 4 0, L_0000025e5e1c40f0;  1 drivers
v0000025e5e1c2400_0 .net *"_ivl_32", 0 0, L_0000025e5e1c4f40;  1 drivers
L_0000025e5e1c6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1280_0 .net/2u *"_ivl_34", 4 0, L_0000025e5e1c6000;  1 drivers
v0000025e5e1c1000_0 .net *"_ivl_37", 4 0, L_0000025e5e1c4550;  1 drivers
v0000025e5e1c18c0_0 .net *"_ivl_40", 0 0, L_0000025e5e1c5790;  1 drivers
L_0000025e5e1c6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c24a0_0 .net/2u *"_ivl_42", 15 0, L_0000025e5e1c6048;  1 drivers
v0000025e5e1c10a0_0 .net *"_ivl_45", 15 0, L_0000025e5e20f890;  1 drivers
v0000025e5e1c0d80_0 .net *"_ivl_48", 0 0, L_0000025e5e1c5330;  1 drivers
v0000025e5e1c1460_0 .net *"_ivl_5", 5 0, L_0000025e5e1c3c90;  1 drivers
L_0000025e5e1c6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1960_0 .net/2u *"_ivl_50", 36 0, L_0000025e5e1c6090;  1 drivers
L_0000025e5e1c60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c2540_0 .net/2u *"_ivl_52", 31 0, L_0000025e5e1c60d8;  1 drivers
v0000025e5e1c0740_0 .net *"_ivl_55", 4 0, L_0000025e5e20f9d0;  1 drivers
v0000025e5e1c0880_0 .net *"_ivl_56", 36 0, L_0000025e5e20e2b0;  1 drivers
v0000025e5e1c0920_0 .net *"_ivl_58", 36 0, L_0000025e5e20f750;  1 drivers
v0000025e5e1c0ec0_0 .net *"_ivl_62", 0 0, L_0000025e5e1c5640;  1 drivers
L_0000025e5e1c6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c0e20_0 .net/2u *"_ivl_64", 5 0, L_0000025e5e1c6120;  1 drivers
v0000025e5e1c09c0_0 .net *"_ivl_67", 5 0, L_0000025e5e20f070;  1 drivers
v0000025e5e1c0f60_0 .net *"_ivl_70", 0 0, L_0000025e5e1c5db0;  1 drivers
L_0000025e5e1c6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c13c0_0 .net/2u *"_ivl_72", 57 0, L_0000025e5e1c6168;  1 drivers
L_0000025e5e1c61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c1140_0 .net/2u *"_ivl_74", 31 0, L_0000025e5e1c61b0;  1 drivers
v0000025e5e1c3dd0_0 .net *"_ivl_77", 25 0, L_0000025e5e20e170;  1 drivers
v0000025e5e1c36f0_0 .net *"_ivl_78", 57 0, L_0000025e5e20eb70;  1 drivers
v0000025e5e1c3510_0 .net *"_ivl_8", 0 0, L_0000025e5e1c5560;  1 drivers
v0000025e5e1c3ab0_0 .net *"_ivl_80", 57 0, L_0000025e5e20fd90;  1 drivers
L_0000025e5e1c61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c38d0_0 .net/2u *"_ivl_84", 31 0, L_0000025e5e1c61f8;  1 drivers
L_0000025e5e1c6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c2d90_0 .net/2u *"_ivl_88", 5 0, L_0000025e5e1c6240;  1 drivers
v0000025e5e1c29d0_0 .net *"_ivl_90", 0 0, L_0000025e5e20e530;  1 drivers
L_0000025e5e1c6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e5e1c2e30_0 .net/2u *"_ivl_92", 5 0, L_0000025e5e1c6288;  1 drivers
v0000025e5e1c3830_0 .net *"_ivl_94", 0 0, L_0000025e5e20f4d0;  1 drivers
v0000025e5e1c2bb0_0 .net *"_ivl_97", 0 0, L_0000025e5e1c5bf0;  1 drivers
v0000025e5e1c2a70_0 .net *"_ivl_98", 47 0, L_0000025e5e20fcf0;  1 drivers
v0000025e5e1c4190_0 .net "adderResult", 31 0, L_0000025e5e20f610;  1 drivers
v0000025e5e1c35b0_0 .net "address", 31 0, L_0000025e5e20f2f0;  1 drivers
v0000025e5e1c3970_0 .net "clk", 0 0, L_0000025e5e1c5b80;  alias, 1 drivers
v0000025e5e1c3330_0 .var "cycles_consumed", 31 0;
v0000025e5e1c26b0_0 .net "extImm", 31 0, L_0000025e5e20ef30;  1 drivers
v0000025e5e1c2890_0 .net "funct", 5 0, L_0000025e5e20f6b0;  1 drivers
v0000025e5e1c3b50_0 .net "hlt", 0 0, v0000025e5e15a2f0_0;  1 drivers
v0000025e5e1c44b0_0 .net "imm", 15 0, L_0000025e5e20ea30;  1 drivers
v0000025e5e1c3290_0 .net "immediate", 31 0, L_0000025e5e225dc0;  1 drivers
v0000025e5e1c2b10_0 .net "input_clk", 0 0, v0000025e5e1c33d0_0;  1 drivers
v0000025e5e1c4230_0 .net "instruction", 31 0, L_0000025e5e20e850;  1 drivers
v0000025e5e1c3d30_0 .net "memoryReadData", 31 0, v0000025e5e187f70_0;  1 drivers
v0000025e5e1c2ed0_0 .net "nextPC", 31 0, L_0000025e5e20fa70;  1 drivers
v0000025e5e1c2f70_0 .net "opcode", 5 0, L_0000025e5e1c3a10;  1 drivers
v0000025e5e1c2c50_0 .net "rd", 4 0, L_0000025e5e1c4370;  1 drivers
v0000025e5e1c27f0_0 .net "readData1", 31 0, L_0000025e5e1c5b10;  1 drivers
v0000025e5e1c2930_0 .net "readData1_w", 31 0, L_0000025e5e224420;  1 drivers
v0000025e5e1c3bf0_0 .net "readData2", 31 0, L_0000025e5e1c5cd0;  1 drivers
v0000025e5e1c2750_0 .net "rs", 4 0, L_0000025e5e1c4410;  1 drivers
v0000025e5e1c2cf0_0 .net "rst", 0 0, v0000025e5e1c3fb0_0;  1 drivers
v0000025e5e1c3010_0 .net "rt", 4 0, L_0000025e5e20e7b0;  1 drivers
v0000025e5e1c3470_0 .net "shamt", 31 0, L_0000025e5e20e030;  1 drivers
v0000025e5e1c30b0_0 .net "wire_instruction", 31 0, L_0000025e5e1c5950;  1 drivers
v0000025e5e1c3650_0 .net "writeData", 31 0, L_0000025e5e225320;  1 drivers
v0000025e5e1c3150_0 .net "zero", 0 0, L_0000025e5e224d80;  1 drivers
L_0000025e5e1c3c90 .part L_0000025e5e20e850, 26, 6;
L_0000025e5e1c3a10 .functor MUXZ 6, L_0000025e5e1c3c90, L_0000025e5e1c5e98, L_0000025e5e1c4ed0, C4<>;
L_0000025e5e1c42d0 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c5f28;
L_0000025e5e1c3f10 .part L_0000025e5e20e850, 11, 5;
L_0000025e5e1c4050 .functor MUXZ 5, L_0000025e5e1c3f10, L_0000025e5e1c5f70, L_0000025e5e1c42d0, C4<>;
L_0000025e5e1c4370 .functor MUXZ 5, L_0000025e5e1c4050, L_0000025e5e1c5ee0, L_0000025e5e1c5560, C4<>;
L_0000025e5e1c40f0 .part L_0000025e5e20e850, 21, 5;
L_0000025e5e1c4410 .functor MUXZ 5, L_0000025e5e1c40f0, L_0000025e5e1c5fb8, L_0000025e5e1c5720, C4<>;
L_0000025e5e1c4550 .part L_0000025e5e20e850, 16, 5;
L_0000025e5e20e7b0 .functor MUXZ 5, L_0000025e5e1c4550, L_0000025e5e1c6000, L_0000025e5e1c4f40, C4<>;
L_0000025e5e20f890 .part L_0000025e5e20e850, 0, 16;
L_0000025e5e20ea30 .functor MUXZ 16, L_0000025e5e20f890, L_0000025e5e1c6048, L_0000025e5e1c5790, C4<>;
L_0000025e5e20f9d0 .part L_0000025e5e20e850, 6, 5;
L_0000025e5e20e2b0 .concat [ 5 32 0 0], L_0000025e5e20f9d0, L_0000025e5e1c60d8;
L_0000025e5e20f750 .functor MUXZ 37, L_0000025e5e20e2b0, L_0000025e5e1c6090, L_0000025e5e1c5330, C4<>;
L_0000025e5e20e030 .part L_0000025e5e20f750, 0, 32;
L_0000025e5e20f070 .part L_0000025e5e20e850, 0, 6;
L_0000025e5e20f6b0 .functor MUXZ 6, L_0000025e5e20f070, L_0000025e5e1c6120, L_0000025e5e1c5640, C4<>;
L_0000025e5e20e170 .part L_0000025e5e20e850, 0, 26;
L_0000025e5e20eb70 .concat [ 26 32 0 0], L_0000025e5e20e170, L_0000025e5e1c61b0;
L_0000025e5e20fd90 .functor MUXZ 58, L_0000025e5e20eb70, L_0000025e5e1c6168, L_0000025e5e1c5db0, C4<>;
L_0000025e5e20f2f0 .part L_0000025e5e20fd90, 0, 32;
L_0000025e5e20edf0 .arith/sum 32, v0000025e5e186cb0_0, L_0000025e5e1c61f8;
L_0000025e5e20e530 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c6240;
L_0000025e5e20f4d0 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c6288;
L_0000025e5e20fcf0 .concat [ 32 16 0 0], L_0000025e5e20f2f0, L_0000025e5e1c62d0;
L_0000025e5e20e210 .concat [ 6 26 0 0], L_0000025e5e1c3a10, L_0000025e5e1c6318;
L_0000025e5e20def0 .cmp/eq 32, L_0000025e5e20e210, L_0000025e5e1c6360;
L_0000025e5e20f570 .cmp/eq 6, L_0000025e5e20f6b0, L_0000025e5e1c63a8;
L_0000025e5e20e350 .concat [ 32 16 0 0], L_0000025e5e1c5b10, L_0000025e5e1c63f0;
L_0000025e5e20f110 .concat [ 32 16 0 0], v0000025e5e186cb0_0, L_0000025e5e1c6438;
L_0000025e5e20f1b0 .part L_0000025e5e20ea30, 15, 1;
LS_0000025e5e20e0d0_0_0 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_4 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_8 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_12 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_16 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_20 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_24 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_0_28 .concat [ 1 1 1 1], L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0, L_0000025e5e20f1b0;
LS_0000025e5e20e0d0_1_0 .concat [ 4 4 4 4], LS_0000025e5e20e0d0_0_0, LS_0000025e5e20e0d0_0_4, LS_0000025e5e20e0d0_0_8, LS_0000025e5e20e0d0_0_12;
LS_0000025e5e20e0d0_1_4 .concat [ 4 4 4 4], LS_0000025e5e20e0d0_0_16, LS_0000025e5e20e0d0_0_20, LS_0000025e5e20e0d0_0_24, LS_0000025e5e20e0d0_0_28;
L_0000025e5e20e0d0 .concat [ 16 16 0 0], LS_0000025e5e20e0d0_1_0, LS_0000025e5e20e0d0_1_4;
L_0000025e5e20f7f0 .concat [ 16 32 0 0], L_0000025e5e20ea30, L_0000025e5e20e0d0;
L_0000025e5e20f250 .arith/sum 48, L_0000025e5e20f110, L_0000025e5e20f7f0;
L_0000025e5e20e5d0 .functor MUXZ 48, L_0000025e5e20f250, L_0000025e5e20e350, L_0000025e5e1c52c0, C4<>;
L_0000025e5e20e3f0 .functor MUXZ 48, L_0000025e5e20e5d0, L_0000025e5e20fcf0, L_0000025e5e1c5bf0, C4<>;
L_0000025e5e20f610 .part L_0000025e5e20e3f0, 0, 32;
L_0000025e5e20fa70 .functor MUXZ 32, L_0000025e5e20edf0, L_0000025e5e20f610, v0000025e5e186fd0_0, C4<>;
L_0000025e5e20e850 .functor MUXZ 32, L_0000025e5e1c5950, L_0000025e5e1c64c8, L_0000025e5e1c5a30, C4<>;
L_0000025e5e20ec10 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c65a0;
L_0000025e5e20f430 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c65e8;
L_0000025e5e20fbb0 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c6630;
L_0000025e5e20ecb0 .concat [ 16 16 0 0], L_0000025e5e20ea30, L_0000025e5e1c6678;
L_0000025e5e20ed50 .part L_0000025e5e20ea30, 15, 1;
LS_0000025e5e20df90_0_0 .concat [ 1 1 1 1], L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50;
LS_0000025e5e20df90_0_4 .concat [ 1 1 1 1], L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50;
LS_0000025e5e20df90_0_8 .concat [ 1 1 1 1], L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50;
LS_0000025e5e20df90_0_12 .concat [ 1 1 1 1], L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50, L_0000025e5e20ed50;
L_0000025e5e20df90 .concat [ 4 4 4 4], LS_0000025e5e20df90_0_0, LS_0000025e5e20df90_0_4, LS_0000025e5e20df90_0_8, LS_0000025e5e20df90_0_12;
L_0000025e5e20ee90 .concat [ 16 16 0 0], L_0000025e5e20ea30, L_0000025e5e20df90;
L_0000025e5e20ef30 .functor MUXZ 32, L_0000025e5e20ee90, L_0000025e5e20ecb0, L_0000025e5e1c5d40, C4<>;
L_0000025e5e20efd0 .concat [ 6 26 0 0], L_0000025e5e1c3a10, L_0000025e5e1c66c0;
L_0000025e5e20f390 .cmp/eq 32, L_0000025e5e20efd0, L_0000025e5e1c6708;
L_0000025e5e20fc50 .cmp/eq 6, L_0000025e5e20f6b0, L_0000025e5e1c6750;
L_0000025e5e225000 .cmp/eq 6, L_0000025e5e20f6b0, L_0000025e5e1c6798;
L_0000025e5e224b00 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c67e0;
L_0000025e5e2258c0 .functor MUXZ 32, L_0000025e5e20ef30, L_0000025e5e1c6828, L_0000025e5e224b00, C4<>;
L_0000025e5e225dc0 .functor MUXZ 32, L_0000025e5e2258c0, L_0000025e5e20e030, L_0000025e5e1c59c0, C4<>;
L_0000025e5e2242e0 .concat [ 6 26 0 0], L_0000025e5e1c3a10, L_0000025e5e1c6870;
L_0000025e5e225780 .cmp/eq 32, L_0000025e5e2242e0, L_0000025e5e1c68b8;
L_0000025e5e2253c0 .cmp/eq 6, L_0000025e5e20f6b0, L_0000025e5e1c6900;
L_0000025e5e2250a0 .cmp/eq 6, L_0000025e5e20f6b0, L_0000025e5e1c6948;
L_0000025e5e225d20 .cmp/eq 6, L_0000025e5e1c3a10, L_0000025e5e1c6990;
L_0000025e5e223f20 .functor MUXZ 32, L_0000025e5e1c5b10, v0000025e5e186cb0_0, L_0000025e5e225d20, C4<>;
L_0000025e5e224420 .functor MUXZ 32, L_0000025e5e223f20, L_0000025e5e1c5cd0, L_0000025e5e1c4fb0, C4<>;
S_0000025e5e0f5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e5e146ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e5e1c5aa0 .functor NOT 1, v0000025e5e159cb0_0, C4<0>, C4<0>, C4<0>;
v0000025e5e159e90_0 .net *"_ivl_0", 0 0, L_0000025e5e1c5aa0;  1 drivers
v0000025e5e15a610_0 .net "in1", 31 0, L_0000025e5e1c5cd0;  alias, 1 drivers
v0000025e5e159ad0_0 .net "in2", 31 0, L_0000025e5e225dc0;  alias, 1 drivers
v0000025e5e1595d0_0 .net "out", 31 0, L_0000025e5e224ba0;  alias, 1 drivers
v0000025e5e159030_0 .net "s", 0 0, v0000025e5e159cb0_0;  alias, 1 drivers
L_0000025e5e224ba0 .functor MUXZ 32, L_0000025e5e225dc0, L_0000025e5e1c5cd0, L_0000025e5e1c5aa0, C4<>;
S_0000025e5e0869c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025e5e1852d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e5e185308 .param/l "add" 0 4 5, C4<100000>;
P_0000025e5e185340 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e5e185378 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e5e1853b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e5e1853e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e5e185420 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e5e185458 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e5e185490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e5e1854c8 .param/l "j" 0 4 12, C4<000010>;
P_0000025e5e185500 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e5e185538 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e5e185570 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e5e1855a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e5e1855e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e5e185618 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e5e185650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e5e185688 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e5e1856c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e5e1856f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e5e185730 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e5e185768 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e5e1857a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e5e1857d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e5e185810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e5e185848 .param/l "xori" 0 4 8, C4<001110>;
v0000025e5e15abb0_0 .var "ALUOp", 3 0;
v0000025e5e159cb0_0 .var "ALUSrc", 0 0;
v0000025e5e1593f0_0 .var "MemReadEn", 0 0;
v0000025e5e159b70_0 .var "MemWriteEn", 0 0;
v0000025e5e159d50_0 .var "MemtoReg", 0 0;
v0000025e5e159490_0 .var "RegDst", 0 0;
v0000025e5e159f30_0 .var "RegWriteEn", 0 0;
v0000025e5e15a750_0 .net "funct", 5 0, L_0000025e5e20f6b0;  alias, 1 drivers
v0000025e5e15a2f0_0 .var "hlt", 0 0;
v0000025e5e15aa70_0 .net "opcode", 5 0, L_0000025e5e1c3a10;  alias, 1 drivers
v0000025e5e159850_0 .net "rst", 0 0, v0000025e5e1c3fb0_0;  alias, 1 drivers
E_0000025e5e1462e0 .event anyedge, v0000025e5e159850_0, v0000025e5e15aa70_0, v0000025e5e15a750_0;
S_0000025e5e086b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025e5e146920 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025e5e1c5950 .functor BUFZ 32, L_0000025e5e20e670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e5e1590d0_0 .net "Data_Out", 31 0, L_0000025e5e1c5950;  alias, 1 drivers
v0000025e5e15ab10 .array "InstMem", 0 1023, 31 0;
v0000025e5e1597b0_0 .net *"_ivl_0", 31 0, L_0000025e5e20e670;  1 drivers
v0000025e5e159170_0 .net *"_ivl_3", 9 0, L_0000025e5e20e490;  1 drivers
v0000025e5e159670_0 .net *"_ivl_4", 11 0, L_0000025e5e20e710;  1 drivers
L_0000025e5e1c6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e5e15a1b0_0 .net *"_ivl_7", 1 0, L_0000025e5e1c6480;  1 drivers
v0000025e5e15a430_0 .net "addr", 31 0, v0000025e5e186cb0_0;  alias, 1 drivers
v0000025e5e15ae30_0 .var/i "i", 31 0;
L_0000025e5e20e670 .array/port v0000025e5e15ab10, L_0000025e5e20e710;
L_0000025e5e20e490 .part v0000025e5e186cb0_0, 0, 10;
L_0000025e5e20e710 .concat [ 10 2 0 0], L_0000025e5e20e490, L_0000025e5e1c6480;
S_0000025e5e0f5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000025e5e1c5b10 .functor BUFZ 32, L_0000025e5e20fb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025e5e1c5cd0 .functor BUFZ 32, L_0000025e5e20e990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e5e15a250_0 .net *"_ivl_0", 31 0, L_0000025e5e20fb10;  1 drivers
v0000025e5e15aed0_0 .net *"_ivl_10", 6 0, L_0000025e5e20f930;  1 drivers
L_0000025e5e1c6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e5e134e40_0 .net *"_ivl_13", 1 0, L_0000025e5e1c6558;  1 drivers
v0000025e5e1362e0_0 .net *"_ivl_2", 6 0, L_0000025e5e20e8f0;  1 drivers
L_0000025e5e1c6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e5e187890_0 .net *"_ivl_5", 1 0, L_0000025e5e1c6510;  1 drivers
v0000025e5e187c50_0 .net *"_ivl_8", 31 0, L_0000025e5e20e990;  1 drivers
v0000025e5e1883d0_0 .net "clk", 0 0, L_0000025e5e1c5b80;  alias, 1 drivers
v0000025e5e188470_0 .var/i "i", 31 0;
v0000025e5e186df0_0 .net "readData1", 31 0, L_0000025e5e1c5b10;  alias, 1 drivers
v0000025e5e187110_0 .net "readData2", 31 0, L_0000025e5e1c5cd0;  alias, 1 drivers
v0000025e5e186d50_0 .net "readRegister1", 4 0, L_0000025e5e1c4410;  alias, 1 drivers
v0000025e5e186990_0 .net "readRegister2", 4 0, L_0000025e5e20e7b0;  alias, 1 drivers
v0000025e5e186a30 .array "registers", 31 0, 31 0;
v0000025e5e188010_0 .net "rst", 0 0, v0000025e5e1c3fb0_0;  alias, 1 drivers
v0000025e5e187250_0 .net "we", 0 0, v0000025e5e159f30_0;  alias, 1 drivers
v0000025e5e186e90_0 .net "writeData", 31 0, L_0000025e5e225320;  alias, 1 drivers
v0000025e5e1872f0_0 .net "writeRegister", 4 0, L_0000025e5e20ead0;  alias, 1 drivers
E_0000025e5e1461e0/0 .event negedge, v0000025e5e159850_0;
E_0000025e5e1461e0/1 .event posedge, v0000025e5e1883d0_0;
E_0000025e5e1461e0 .event/or E_0000025e5e1461e0/0, E_0000025e5e1461e0/1;
L_0000025e5e20fb10 .array/port v0000025e5e186a30, L_0000025e5e20e8f0;
L_0000025e5e20e8f0 .concat [ 5 2 0 0], L_0000025e5e1c4410, L_0000025e5e1c6510;
L_0000025e5e20e990 .array/port v0000025e5e186a30, L_0000025e5e20f930;
L_0000025e5e20f930 .concat [ 5 2 0 0], L_0000025e5e20e7b0, L_0000025e5e1c6558;
S_0000025e5e0f5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000025e5e0f5400;
 .timescale 0 0;
v0000025e5e159a30_0 .var/i "i", 31 0;
S_0000025e5e0df7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025e5e146960 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025e5e1c5480 .functor NOT 1, v0000025e5e159490_0, C4<0>, C4<0>, C4<0>;
v0000025e5e188510_0 .net *"_ivl_0", 0 0, L_0000025e5e1c5480;  1 drivers
v0000025e5e187930_0 .net "in1", 4 0, L_0000025e5e20e7b0;  alias, 1 drivers
v0000025e5e1885b0_0 .net "in2", 4 0, L_0000025e5e1c4370;  alias, 1 drivers
v0000025e5e187cf0_0 .net "out", 4 0, L_0000025e5e20ead0;  alias, 1 drivers
v0000025e5e1871b0_0 .net "s", 0 0, v0000025e5e159490_0;  alias, 1 drivers
L_0000025e5e20ead0 .functor MUXZ 5, L_0000025e5e1c4370, L_0000025e5e20e7b0, L_0000025e5e1c5480, C4<>;
S_0000025e5e0df930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e5e146720 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e5e1c53a0 .functor NOT 1, v0000025e5e159d50_0, C4<0>, C4<0>, C4<0>;
v0000025e5e1879d0_0 .net *"_ivl_0", 0 0, L_0000025e5e1c53a0;  1 drivers
v0000025e5e187390_0 .net "in1", 31 0, v0000025e5e187070_0;  alias, 1 drivers
v0000025e5e187a70_0 .net "in2", 31 0, v0000025e5e187f70_0;  alias, 1 drivers
v0000025e5e186b70_0 .net "out", 31 0, L_0000025e5e225320;  alias, 1 drivers
v0000025e5e187d90_0 .net "s", 0 0, v0000025e5e159d50_0;  alias, 1 drivers
L_0000025e5e225320 .functor MUXZ 32, v0000025e5e187f70_0, v0000025e5e187070_0, L_0000025e5e1c53a0, C4<>;
S_0000025e5e126240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025e5e1263d0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025e5e126408 .param/l "AND" 0 9 12, C4<0010>;
P_0000025e5e126440 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025e5e126478 .param/l "OR" 0 9 12, C4<0011>;
P_0000025e5e1264b0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025e5e1264e8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025e5e126520 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025e5e126558 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025e5e126590 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025e5e1265c8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025e5e126600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025e5e126638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025e5e1c69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e5e187b10_0 .net/2u *"_ivl_0", 31 0, L_0000025e5e1c69d8;  1 drivers
v0000025e5e186c10_0 .net "opSel", 3 0, v0000025e5e15abb0_0;  alias, 1 drivers
v0000025e5e186f30_0 .net "operand1", 31 0, L_0000025e5e224420;  alias, 1 drivers
v0000025e5e1876b0_0 .net "operand2", 31 0, L_0000025e5e224ba0;  alias, 1 drivers
v0000025e5e187070_0 .var "result", 31 0;
v0000025e5e188150_0 .net "zero", 0 0, L_0000025e5e224d80;  alias, 1 drivers
E_0000025e5e1469a0 .event anyedge, v0000025e5e15abb0_0, v0000025e5e186f30_0, v0000025e5e1595d0_0;
L_0000025e5e224d80 .cmp/eq 32, v0000025e5e187070_0, L_0000025e5e1c69d8;
S_0000025e5e10d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025e5e1c0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e5e1c00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000025e5e1c0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e5e1c0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e5e1c0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e5e1c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e5e1c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e5e1c0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e5e1c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e5e1c0288 .param/l "j" 0 4 12, C4<000010>;
P_0000025e5e1c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e5e1c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e5e1c0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e5e1c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e5e1c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e5e1c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e5e1c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e5e1c0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e5e1c0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e5e1c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e5e1c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e5e1c0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e5e1c0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e5e1c0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e5e1c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e5e1c0608 .param/l "xori" 0 4 8, C4<001110>;
v0000025e5e186fd0_0 .var "PCsrc", 0 0;
v0000025e5e188650_0 .net "funct", 5 0, L_0000025e5e20f6b0;  alias, 1 drivers
v0000025e5e1868f0_0 .net "opcode", 5 0, L_0000025e5e1c3a10;  alias, 1 drivers
v0000025e5e187430_0 .net "operand1", 31 0, L_0000025e5e1c5b10;  alias, 1 drivers
v0000025e5e187750_0 .net "operand2", 31 0, L_0000025e5e224ba0;  alias, 1 drivers
v0000025e5e1874d0_0 .net "rst", 0 0, v0000025e5e1c3fb0_0;  alias, 1 drivers
E_0000025e5e146c60/0 .event anyedge, v0000025e5e159850_0, v0000025e5e15aa70_0, v0000025e5e186df0_0, v0000025e5e1595d0_0;
E_0000025e5e146c60/1 .event anyedge, v0000025e5e15a750_0;
E_0000025e5e146c60 .event/or E_0000025e5e146c60/0, E_0000025e5e146c60/1;
S_0000025e5e10da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025e5e187bb0 .array "DataMem", 0 1023, 31 0;
v0000025e5e187e30_0 .net "address", 31 0, v0000025e5e187070_0;  alias, 1 drivers
v0000025e5e1886f0_0 .net "clock", 0 0, L_0000025e5e1c5020;  1 drivers
v0000025e5e187ed0_0 .net "data", 31 0, L_0000025e5e1c5cd0;  alias, 1 drivers
v0000025e5e187570_0 .var/i "i", 31 0;
v0000025e5e187f70_0 .var "q", 31 0;
v0000025e5e1877f0_0 .net "rden", 0 0, v0000025e5e1593f0_0;  alias, 1 drivers
v0000025e5e187610_0 .net "wren", 0 0, v0000025e5e159b70_0;  alias, 1 drivers
E_0000025e5e1465e0 .event posedge, v0000025e5e1886f0_0;
S_0000025e5e0d6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025e5e0f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025e5e1465a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025e5e188790_0 .net "PCin", 31 0, L_0000025e5e20fa70;  alias, 1 drivers
v0000025e5e186cb0_0 .var "PCout", 31 0;
v0000025e5e1880b0_0 .net "clk", 0 0, L_0000025e5e1c5b80;  alias, 1 drivers
v0000025e5e1881f0_0 .net "rst", 0 0, v0000025e5e1c3fb0_0;  alias, 1 drivers
    .scope S_0000025e5e10d8d0;
T_0 ;
    %wait E_0000025e5e146c60;
    %load/vec4 v0000025e5e1874d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e5e186fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025e5e1868f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000025e5e187430_0;
    %load/vec4 v0000025e5e187750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000025e5e1868f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000025e5e187430_0;
    %load/vec4 v0000025e5e187750_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000025e5e1868f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000025e5e1868f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000025e5e1868f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025e5e188650_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000025e5e186fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025e5e0d6a50;
T_1 ;
    %wait E_0000025e5e1461e0;
    %load/vec4 v0000025e5e1881f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e5e186cb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025e5e188790_0;
    %assign/vec4 v0000025e5e186cb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025e5e086b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e5e15ae30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025e5e15ae30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e5e15ae30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %load/vec4 v0000025e5e15ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e5e15ae30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e15ab10, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025e5e0869c0;
T_3 ;
    %wait E_0000025e5e1462e0;
    %load/vec4 v0000025e5e159850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025e5e15a2f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e5e159b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e5e159d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e5e1593f0_0, 0;
    %assign/vec4 v0000025e5e159490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025e5e15a2f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025e5e15abb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025e5e159cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e5e159f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e5e159b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e5e159d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e5e1593f0_0, 0, 1;
    %store/vec4 v0000025e5e159490_0, 0, 1;
    %load/vec4 v0000025e5e15aa70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e15a2f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %load/vec4 v0000025e5e15a750_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e5e159490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e1593f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159d50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e5e159cb0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e5e15abb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025e5e0f5400;
T_4 ;
    %wait E_0000025e5e1461e0;
    %fork t_1, S_0000025e5e0f5590;
    %jmp t_0;
    .scope S_0000025e5e0f5590;
t_1 ;
    %load/vec4 v0000025e5e188010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e5e159a30_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025e5e159a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e5e159a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e186a30, 0, 4;
    %load/vec4 v0000025e5e159a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e5e159a30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025e5e187250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025e5e186e90_0;
    %load/vec4 v0000025e5e1872f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e186a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e186a30, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025e5e0f5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025e5e0f5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e5e188470_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025e5e188470_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025e5e188470_0;
    %ix/getv/s 4, v0000025e5e188470_0;
    %load/vec4a v0000025e5e186a30, 4;
    %ix/getv/s 4, v0000025e5e188470_0;
    %load/vec4a v0000025e5e186a30, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025e5e188470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e5e188470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025e5e126240;
T_6 ;
    %wait E_0000025e5e1469a0;
    %load/vec4 v0000025e5e186c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %add;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %sub;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %and;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %or;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %xor;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %or;
    %inv;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025e5e186f30_0;
    %load/vec4 v0000025e5e1876b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025e5e1876b0_0;
    %load/vec4 v0000025e5e186f30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025e5e186f30_0;
    %ix/getv 4, v0000025e5e1876b0_0;
    %shiftl 4;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025e5e186f30_0;
    %ix/getv 4, v0000025e5e1876b0_0;
    %shiftr 4;
    %assign/vec4 v0000025e5e187070_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025e5e10da60;
T_7 ;
    %wait E_0000025e5e1465e0;
    %load/vec4 v0000025e5e1877f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025e5e187e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025e5e187bb0, 4;
    %assign/vec4 v0000025e5e187f70_0, 0;
T_7.0 ;
    %load/vec4 v0000025e5e187610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025e5e187ed0_0;
    %ix/getv 3, v0000025e5e187e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e187bb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025e5e10da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e5e187570_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000025e5e187570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e5e187570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e5e187bb0, 0, 4;
    %load/vec4 v0000025e5e187570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e5e187570_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000025e5e10da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e5e187570_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025e5e187570_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025e5e187570_0;
    %load/vec4a v0000025e5e187bb0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000025e5e187570_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025e5e187570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e5e187570_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025e5e0f5d40;
T_10 ;
    %wait E_0000025e5e1461e0;
    %load/vec4 v0000025e5e1c2cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025e5e1c3330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025e5e1c3330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025e5e1c3330_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025e5e14f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e5e1c33d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e5e1c3fb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025e5e14f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025e5e1c33d0_0;
    %inv;
    %assign/vec4 v0000025e5e1c33d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025e5e14f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025e5e1c3fb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e5e1c3fb0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000025e5e1c3790_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
