# 9.7.16.2.3.1. Memory Layout

###### 9.7.16.2.3.1. [Memory Layout](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-memory-layout)[ÔÉÅ](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-memory-layout "Permalink to this headline")

The following shows the layout of the matrix fragments across threads of the warp.