-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.0 (Build Build 614 04/24/2018)
-- Created on Mon Oct 08 15:25:00 2018

COMPONENT vga_driver
	GENERIC ( H_back_porch : INTEGER := 48; H_display : INTEGER := 640; H_front_porch : INTEGER := 16; H_retrace : INTEGER := 96;
		 V_back_porch : INTEGER := 33; V_display : INTEGER := 480; V_front_porch : INTEGER := 10; V_retrace : INTEGER := 2;
		 Color_bits : INTEGER := 4; H_sync_polarity : BIT := '0'; V_sync_polarity : BIT := '0'; H_counter_size : INTEGER := 10;
		 V_counter_size : INTEGER := 10 );
	PORT
	(
		vid_clk		:	 IN STD_LOGIC;
		rstb		:	 IN STD_LOGIC;
		h_sync		:	 OUT STD_LOGIC;
		v_sync		:	 OUT STD_LOGIC;
		pixel_x		:	 OUT STD_LOGIC_VECTOR(h_counter_size-1 DOWNTO 0);
		pixel_y		:	 OUT STD_LOGIC_VECTOR(v_counter_size-1 DOWNTO 0);
		vid_display		:	 OUT STD_LOGIC;
		red_in		:	 IN STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0);
		green_in		:	 IN STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0);
		blue_in		:	 IN STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0);
		red_out		:	 OUT STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0);
		green_out		:	 OUT STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0);
		blue_out		:	 OUT STD_LOGIC_VECTOR(color_bits-1 DOWNTO 0)
	);
END COMPONENT;