

================================================================
== Vitis HLS Report for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_cal'
================================================================
* Date:           Wed May  8 02:27:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.457 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  1.706 us|  1.706 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_cal  |      510|      510|         2|          1|          1|   510|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       79|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|       70|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       70|      124|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_109_p2   |         +|   0|  0|  38|          31|           2|
    |icmp_ln172_fu_103_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          64|          36|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   31|         62|
    |j_1_fu_46                |   9|          2|   31|         62|
    |tmp3_1_fu_42             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   96|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_1_fu_46                |  31|   0|   31|          0|
    |tmp3_1_fu_42             |  32|   0|   32|          0|
    |tmpOrder_addr_reg_156    |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal|  return value|
|tmp3               |   in|   32|     ap_none|                                             tmp3|        scalar|
|sub44_i            |   in|   32|     ap_none|                                          sub44_i|        scalar|
|tmpOrder_address0  |  out|    4|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_ce0       |  out|    1|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_we0       |  out|    1|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_d0        |  out|   32|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_address1  |  out|    4|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_ce1       |  out|    1|   ap_memory|                                         tmpOrder|         array|
|tmpOrder_q1        |   in|   32|   ap_memory|                                         tmpOrder|         array|
|tmp3_1_out         |  out|   32|      ap_vld|                                       tmp3_1_out|       pointer|
|tmp3_1_out_ap_vld  |  out|    1|      ap_vld|                                       tmp3_1_out|       pointer|
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+

