Power-aware SoC test planning for effective utilization of port-scalable testers