{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 21:44:12 2023 " "Info: Processing started: Mon Sep 04 21:44:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk50M_1hz.v(20) " "Warning (10238): Verilog Module Declaration warning at clk50M_1hz.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk50m_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file src/clk50m_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ControlModule.v(89) " "Warning (10229): Verilog HDL Expression warning at ControlModule.v(89): truncated literal to match 4 bits" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlModule.v(36) " "Warning (10268): Verilog HDL information at ControlModule.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/controlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlModule " "Info: Found entity 1: ControlModule" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexbcdconvertmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/hexbcdconvertmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexBCDconvertModule " "Info: Found entity 1: hexBCDconvertModule" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk_1hz_generator " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk_1hz_generator\"" {  } { { "src/VendingMachine.v" "clk_1hz_generator" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk_1hz_generator\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\"" {  } { { "src/clk50M_1hz.v" "d6" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk_1hz_generator\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\"" {  } { { "src/clk50M_1hz.v" "d5" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlModule ControlModule:controlModule " "Info: Elaborating entity \"ControlModule\" for hierarchy \"ControlModule:controlModule\"" {  } { { "src/VendingMachine.v" "controlModule" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(98) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(98): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(104) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(104): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(110) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(110): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlModule.v(116) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(116): truncated value with size 32 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ControlModule.v(160) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(160): truncated value with size 32 to match size of target (2)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlModule.v(148) " "Warning (10272): Verilog HDL Case Statement warning at ControlModule.v(148): case item expression covers a value already covered by a previous case item" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexBCDconvertModule hexBCDconvertModule:convert1 " "Info: Elaborating entity \"hexBCDconvertModule\" for hierarchy \"hexBCDconvertModule:convert1\"" {  } { { "src/VendingMachine.v" "convert1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(4) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(4): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(5) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(5): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/hexBCDconvertModule.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:displayPrice1 " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:displayPrice1\"" {  } { { "src/VendingMachine.v" "displayPrice1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/release/VendingMachine.map.smsg " "Info: Generated suppressed messages file C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/release/VendingMachine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 21:44:13 2023 " "Info: Processing ended: Mon Sep 04 21:44:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
