timestamp 1758007907
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use or2 or2_0 1 0 2216 0 1 -1436
use inv2 inv2_0 1 0 -2050 0 1 -50
use and2 and2_1 1 0 1647 0 1 -2330
use and2 and2_0 1 0 1647 0 1 10
port "In" 5 -1024 -1549 -1024 -1549 m2
port "OUT" 3 4350 -306 4350 -306 m2
port "Load" 1 -1024 791 -1024 791 m2
port "Bit" 0 -1024 947 -1024 947 m2
port "VSS" 4 -500 -2340 -500 -2340 m1
port "VDD" 2 -469 2140 -469 2140 m1
node "In" 2 276.413 -1024 -1549 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57344 2160 0 0 0 0 0 0
node "m2_n200_n578#" 2 354.585 -200 -578 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58352 2196 0 0 0 0 0 0
node "m2_2069_n1498#" 2 391.396 2069 -1498 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71680 2672 0 0 0 0 0 0
node "OUT" 0 38.471 4350 -306 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3136 224 0 0 0 0 0 0
node "Load" 4 664.129 -1024 791 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135632 4956 0 0 0 0 0 0
node "m2_2069_842#" 2 431 2069 842 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75432 2806 0 0 0 0 0 0
node "Bit" 2 136.101 -1024 947 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57344 2160 0 0 0 0 0 0
node "m1_2062_n2340#" 0 2710.88 2062 -2340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2336848 6778 0 0 0 0 0 0 0 0
node "VSS" 0 1163.83 -500 -2340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 611200 3632 0 0 0 0 0 0 0 0
node "m1_1352_30#" 5 3067.82 1352 30 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337120 5376 396224 5488 396224 5488 2593040 8404 0 0
node "m1_1352_n370#" 4 2935.43 1352 -370 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337120 5376 396224 5488 2571536 8380 0 0 0 0
node "m1_2062_1940#" 0 2732.91 2062 1940 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2360464 6802 0 0 0 0 0 0 0 0
node "VDD" 0 1580.77 -469 2140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 911200 4632 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_n200_n578#" "VSS" 0.754914
cap "m2_2069_842#" "m1_2062_1940#" 0.798536
cap "m1_1352_n370#" "m1_2062_1940#" 6197.28
cap "m1_2062_n2340#" "m2_2069_n1498#" 45.3417
cap "Load" "VDD" 139.325
cap "Load" "m2_n200_n578#" 11.0229
cap "In" "VSS" 233.865
cap "m2_2069_n1498#" "m1_1352_30#" 81.8511
cap "m1_1352_n370#" "OUT" 8.24511
cap "m1_2062_n2340#" "m1_1352_n370#" 3.08505
cap "In" "Load" 5.27665
cap "m2_2069_842#" "m1_1352_30#" 73.2422
cap "m1_1352_n370#" "m1_1352_30#" 2849.37
cap "m1_1352_30#" "m1_2062_1940#" 64.4251
cap "m2_2069_n1498#" "m2_2069_842#" 42.9971
cap "Load" "Bit" 319.051
cap "m2_2069_n1498#" "m1_1352_n370#" 41.8621
cap "In" "m2_n200_n578#" 24.2324
cap "OUT" "m1_1352_30#" 0.696937
cap "m1_1352_n370#" "m2_2069_842#" 159.967
cap "Bit" "VDD" 238.902
cap "m1_2062_n2340#" "m1_1352_30#" 6369.68
cap "and2_1/a_n1391_1120#" "inv2_0/out" 37.7494
cap "inv2_0/out" "inv2_0/vss" 69.2962
cap "inv2_0/out" "inv2_0/in" 2.26093
cap "and2_1/VDD" "inv2_0/out" 24.7438
cap "inv2_0/vdd" "and2_1/B" 0.114181
cap "inv2_0/out" "and2_1/B" 11.8203
cap "and2_1/a_n1391_1120#" "inv2_0/in" 0.327184
cap "and2_1/VDD" "inv2_0/vss" 47.2815
cap "inv2_0/in" "inv2_0/vss" 2.2448
cap "and2_1/VDD" "inv2_0/in" 1.94449
cap "and2_1/B" "inv2_0/vss" 65.7424
cap "and2_1/B" "inv2_0/in" 11.6826
cap "or2_0/VSS" "and2_1/a_n1391_1120#" 2.94389
cap "or2_0/VSS" "and2_1/a_n1203_400#" 7.58719
cap "or2_0/VSS" "and2_1/B" 0.0650469
cap "and2_1/a_n1391_1120#" "and2_1/VDD" 6.5655
cap "and2_1/a_n1391_1120#" "inv2_0/out" 3.26884
cap "or2_0/A" "or2_0/VSS" 9.98647
cap "and2_1/a_n1391_1120#" "or2_0/B" 2.05661
cap "and2_1/VDD" "or2_0/B" 20.829
cap "or2_0/VSS" "and2_1/a_n1391_1120#" 41.1539
cap "or2_0/VSS" "or2_0/B" 41.5979
cap "and2_1/B" "or2_0/VSS" 0.0931906
cap "or2_0/VSS" "and2_1/VDD" 56.0347
cap "or2_0/a_268_670#" "or2_0/VSS" 58.8641
cap "or2_0/VSS" "and2_1/VDD" -12.1349
cap "or2_0/VSS" "or2_0/B" 10.3161
cap "or2_0/VSS" "or2_0/OUT" 13.2534
cap "or2_0/VSS" "or2_0/VDD" 0.181175
cap "or2_0/VSS" "or2_0/a_268_670#" 70.6104
cap "and2_1/VDD" "and2_0/A" 0.263485
cap "inv2_0/out" "and2_0/A" 0.446567
cap "inv2_0/out" "and2_1/B" 4.81262
cap "inv2_0/in" "and2_0/A" 1.62114
cap "and2_1/VDD" "inv2_0/vss" 84.081
cap "inv2_0/out" "inv2_0/vss" 7.89605
cap "and2_1/B" "inv2_0/in" 6.00353
cap "inv2_0/vss" "inv2_0/in" 4.37516
cap "and2_0/A" "inv2_0/vdd" 0.926486
cap "and2_1/a_n1391_1120#" "and2_0/A" 0.290806
cap "and2_1/a_n1391_1120#" "inv2_0/vss" 1.3297
cap "inv2_0/vss" "inv2_0/vdd" 57.3549
cap "inv2_0/out" "and2_1/VDD" 47.8721
cap "and2_1/VDD" "inv2_0/in" 25.9574
cap "inv2_0/out" "inv2_0/in" 61.7593
cap "and2_1/VDD" "inv2_0/vdd" 24.0212
cap "inv2_0/out" "inv2_0/vdd" 0.275271
cap "and2_1/a_n1391_1120#" "inv2_0/out" 11.9754
cap "inv2_0/in" "inv2_0/vdd" 85.6406
cap "and2_1/a_n1391_1120#" "inv2_0/in" 0.0799485
cap "and2_0/a_n1203_400#" "inv2_0/in" 4.07645
cap "and2_0/a_n1391_1120#" "and2_1/a_n1391_1120#" 1.16451
cap "and2_0/a_n1203_400#" "and2_1/a_n1391_1120#" 30.6269
cap "inv2_0/in" "and2_1/a_n1391_1120#" 0.910326
cap "or2_0/VDD" "and2_1/a_n1391_1120#" 36.3826
cap "and2_0/A" "and2_1/a_n1391_1120#" 0.61952
cap "inv2_0/in" "and2_1/B" 1.39677
cap "inv2_0/in" "and2_0/a_n1203_400#" 4.86452
cap "or2_0/VSS" "and2_1/a_n1391_1120#" 12.466
cap "or2_0/VDD" "and2_0/a_n1391_1120#" 0.526971
cap "or2_0/VDD" "and2_0/a_n1203_400#" 34.0711
cap "or2_0/VDD" "and2_1/B" 2.84217e-14
cap "inv2_0/out" "and2_0/a_n1203_400#" 0.350856
cap "or2_0/VDD" "inv2_0/in" 4.9868
cap "or2_0/VSS" "and2_0/a_n1391_1120#" 52.9003
cap "or2_0/VSS" "and2_0/a_n1203_400#" 2.84217e-14
cap "or2_0/VSS" "and2_1/B" 0.540497
cap "or2_0/VDD" "and2_0/A" 2.79967
cap "or2_0/VDD" "inv2_0/out" 0.13227
cap "and2_0/a_n1203_400#" "or2_0/A" 5.77471
cap "inv2_0/out" "and2_0/A" 0.950202
cap "or2_0/VDD" "or2_0/VSS" 278.919
cap "inv2_0/out" "or2_0/VSS" 0.367538
cap "or2_0/A" "or2_0/B" 7.11513
cap "or2_0/a_456_1390#" "and2_0/a_n1391_1120#" 0.39008
cap "or2_0/VDD" "or2_0/A" 265.059
cap "or2_0/a_268_670#" "or2_0/B" 15.5517
cap "and2_1/B" "or2_0/B" 2.22605
cap "or2_0/a_268_670#" "or2_0/VDD" 67.8472
cap "and2_1/a_n1391_1120#" "or2_0/VSS" 7.4818
cap "and2_0/B" "or2_0/VDD" 1.1558
cap "or2_0/VDD" "and2_0/a_n1203_400#" 0.675233
cap "and2_1/a_n1391_1120#" "or2_0/B" 7.64097
cap "or2_0/VSS" "and2_0/a_n1391_1120#" 11.4765
cap "and2_1/a_n1391_1120#" "or2_0/VDD" 8.28214
cap "or2_0/a_268_670#" "or2_0/A" 14.4787
cap "and2_0/B" "or2_0/A" 0.778581
cap "and2_1/B" "or2_0/A" 0.0112911
cap "or2_0/A" "and2_0/a_n1203_400#" 5.80871
cap "or2_0/a_456_1390#" "or2_0/VDD" 234.833
cap "or2_0/VDD" "and2_0/a_n1391_1120#" 4.39097
cap "and2_1/a_n1391_1120#" "or2_0/A" 0.770459
cap "or2_0/a_456_1390#" "or2_0/A" 17.9761
cap "and2_1/a_n1391_1120#" "or2_0/a_268_670#" 0.0447688
cap "or2_0/VSS" "or2_0/B" 67.0475
cap "and2_0/a_n1391_1120#" "or2_0/A" 2.91371
cap "or2_0/VSS" "or2_0/VDD" 288.336
cap "or2_0/a_268_670#" "and2_0/a_n1391_1120#" 0.0237982
cap "or2_0/VDD" "or2_0/B" 238.564
cap "or2_0/VSS" "or2_0/A" 86.6571
cap "and2_1/a_n1391_1120#" "and2_0/a_n1391_1120#" 0.502527
cap "or2_0/VSS" "or2_0/a_268_670#" 109.877
cap "and2_1/B" "or2_0/VSS" 1.65561
cap "or2_0/VSS" "or2_0/OUT" 50.3721
cap "or2_0/a_268_670#" "or2_0/OUT" 0.497896
cap "or2_0/VSS" "or2_0/a_456_1390#" 1.31475e-16
cap "or2_0/VDD" "or2_0/OUT" 251.946
cap "or2_0/a_268_670#" "or2_0/VSS" 171.599
cap "or2_0/VSS" "or2_0/B" 36.6765
cap "or2_0/a_268_670#" "or2_0/B" 3.3406
cap "or2_0/VDD" "or2_0/a_456_1390#" 114.241
cap "or2_0/a_268_670#" "or2_0/A" 2.35139
cap "or2_0/VDD" "or2_0/VSS" 37.624
cap "or2_0/a_268_670#" "or2_0/VDD" 651.557
cap "or2_0/VDD" "or2_0/B" 110.203
cap "and2_0/VSS" "inv2_0/in" 2.07874
cap "inv2_0/vdd" "and2_0/A" 35.2883
cap "inv2_0/in" "inv2_0/out" 7.4142
cap "and2_1/A" "inv2_0/in" 0.242807
cap "and2_1/VDD" "inv2_0/in" 3.91018
cap "and2_0/A" "inv2_0/in" 2.09264
cap "inv2_0/vdd" "and2_0/VSS" 32.0634
cap "and2_0/a_n1203_400#" "inv2_0/in" 1.69207
cap "and2_1/a_n1391_1120#" "inv2_0/in" 0.363563
cap "inv2_0/vdd" "and2_0/a_n1391_1120#" 7.831
cap "inv2_0/vdd" "inv2_0/in" 144.077
cap "and2_1/B" "and2_0/a_n1391_1120#" 1.61903
cap "or2_0/VSS" "and2_0/a_n1391_1120#" 15.032
cap "and2_1/a_n1391_1120#" "and2_0/a_n1391_1120#" 1.50102
cap "or2_0/VDD" "inv2_0/in" 1.07335
cap "inv2_0/in" "and2_1/B" 0.0329456
cap "and2_0/a_n1203_400#" "inv2_0/in" 1.50983
cap "and2_1/A" "inv2_0/in" 0.514554
cap "or2_0/VDD" "and2_0/a_n1203_400#" 2.31972
cap "and2_0/a_n1203_400#" "or2_0/A" 0.293629
cap "or2_0/VDD" "and2_0/a_n1391_1120#" 16.9744
cap "or2_0/A" "and2_0/a_n1391_1120#" 0.201071
cap "or2_0/A" "or2_0/a_456_1390#" 7.85361
cap "or2_0/A" "and2_0/a_n1391_1120#" 2.90238
cap "or2_0/VDD" "or2_0/a_268_670#" 0.0106173
cap "or2_0/VDD" "and2_0/a_n1203_400#" 0.2612
cap "or2_0/VDD" "or2_0/B" 0.273082
cap "or2_0/VDD" "or2_0/VSS" 34.8526
cap "and2_0/B" "or2_0/VDD" 2.66477
cap "or2_0/A" "or2_0/a_268_670#" 0.0177513
cap "or2_0/A" "and2_0/a_n1203_400#" 0.315758
cap "or2_0/A" "or2_0/B" 0.514801
cap "or2_0/A" "and2_0/B" 0.0732895
cap "or2_0/A" "or2_0/VSS" 15.5542
cap "and2_0/a_n1391_1120#" "or2_0/B" 0.00987373
cap "and2_0/a_n1391_1120#" "or2_0/VSS" 3.55271e-15
cap "or2_0/VDD" "or2_0/a_456_1390#" 198.352
cap "or2_0/A" "or2_0/VDD" 118.946
cap "and2_0/a_n1391_1120#" "or2_0/VDD" 41.6755
cap "or2_0/VDD" "or2_0/a_268_670#" 52.6568
cap "or2_0/VDD" "or2_0/OUT" 13.4808
cap "or2_0/VDD" "or2_0/a_456_1390#" 119.713
cap "or2_0/VDD" "or2_0/B" 40.3482
cap "or2_0/VDD" "or2_0/VSS" -5.41129
cap "inv2_0/vdd" "and2_0/A" 0.0898913
cap "inv2_0/vdd" "and2_0/B" 0.067594
cap "and2_0/OUT" "or2_0/VDD" 0.00577608
merge "and2_0/VDD" "inv2_0/vdd" -4206.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -337520 -11316 0 0 0 0 0 0 0 0
merge "inv2_0/vdd" "VDD"
merge "VDD" "or2_0/VDD"
merge "or2_0/VDD" "m1_2062_1940#"
merge "m1_2062_1940#" "and2_1/VDD"
merge "and2_1/VDD" "m1_1352_n370#"
merge "or2_0/VSS" "m1_2062_n2340#" -3462.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -337520 -11316 0 0 0 0 0 0 0 0
merge "m1_2062_n2340#" "and2_0/VSS"
merge "and2_0/VSS" "m1_1352_30#"
merge "m1_1352_30#" "and2_1/VSS"
merge "and2_1/VSS" "inv2_0/vss"
merge "inv2_0/vss" "VSUBS"
merge "VSUBS" "VSS"
merge "and2_1/B" "In" -96.0488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0
merge "or2_0/OUT" "OUT" -45.2072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0
merge "and2_0/OUT" "or2_0/A" -430.125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -336 0 0 0 0 0 0
merge "or2_0/A" "m2_2069_842#"
merge "and2_1/OUT" "or2_0/B" -358.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -226 0 0 0 0 0 0
merge "or2_0/B" "m2_2069_n1498#"
merge "and2_1/A" "inv2_0/out" -404.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0
merge "inv2_0/out" "m2_n200_n578#"
merge "and2_0/A" "Bit" -53.0126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0
merge "and2_0/B" "inv2_0/in" -363.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0
merge "inv2_0/in" "Load"
