// Seed: 3520023155
module module_0 (
    input supply0 id_0
);
  assign id_2 = id_2;
  module_2 modCall_1 ();
  assign module_1.type_7 = 0;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    output wire id_3,
    input  wor  id_4
);
  always id_3 = 1'b0;
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  genvar id_1;
  wire id_2;
  assign id_2 = 1;
  assign module_0.type_0 = 0;
  wire id_3;
endmodule
