Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
Date   : Fri Nov 24 12:43:00 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_valid_i (input port)
  Endpoint: busy_o (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpnew_top          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  in_valid_i (in)                          0.00       0.00 r
  U2003/ZN (AND2_X1)                       0.04       0.04 r
  U2016/ZN (NAND4_X1)                      0.05       0.09 f
  U2014/ZN (NAND2_X1)                      0.04       0.12 r
  busy_o (out)                             0.02       0.15 r
  data arrival time                                   0.15

  max_delay                                0.15       0.15
  output external delay                    0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
