
http://iverilog.wikia.com/wiki/Getting_Started
http://www.asic-world.com/verilog/first1.html
http://www.allaboutcircuits.com/textbook/digital/chpt-8/logic-simplification-karnaugh-maps/


iverilog -o hello hello.v
vvp hello # this should generate a .vcd file
gtkwave hello.vcd

>iverilog -o counter.vvp counter_ut.v

