
---------- Begin Simulation Statistics ----------
final_tick                                12683728000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1693                       # Simulator instruction rate (inst/s)
host_mem_usage                                5707188                       # Number of bytes of host memory used
host_op_rate                                     1696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   774.14                       # Real time elapsed on the host
host_tick_rate                               16382861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1310853                       # Number of instructions simulated
sim_ops                                       1312797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012683                       # Number of seconds simulated
sim_ticks                                 12682612000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.431576                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   92385                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               125811                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               433                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             90681                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses.
system.cpu.branchPred.lookups                  192502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33594                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4404285                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   788842                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               382                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     187769                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14585                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1310816                       # Number of instructions committed
system.cpu.commit.committedOps                1312749                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5980302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.219512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.699783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5215705     87.21%     87.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       466652      7.80%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165136      2.76%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49835      0.83%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.83%     99.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.55%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5980302                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1223880                       # Number of committed integer instructions.
system.cpu.commit.loads                         11305                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1248533     95.11%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11305      0.86%     95.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1312749                       # Class of committed instruction
system.cpu.commit.refs                          64216                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1310816                       # Number of Instructions Simulated
system.cpu.committedOps                       1312749                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              19.350713                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        19.350713                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1327847                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91547                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1328324                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4442051                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    210520                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    400                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1525                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      192502                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177760                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1364297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1329448                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007589                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4617595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             126036                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.052412                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5982343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.222839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.268259                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5765701     96.38%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24116      0.40%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21891      0.37%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18357      0.31%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1292      0.02%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      247      0.00%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      655      0.01%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      876      0.01%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149208      2.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5982343                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        19382881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   189767                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.057433                       # Inst execution rate
system.cpu.iew.exec_refs                       204445                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53891                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  714556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 15280                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54849                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1327293                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                150554                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                47                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1456806                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    162                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294962                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    400                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295455                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       139249                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3976                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1938                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1551198                       # num instructions consuming a value
system.cpu.iew.wb_count                       1317557                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.550803                       # average fanout of values written-back
system.cpu.iew.wb_producers                    854404                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.051943                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1456806                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1801368                       # number of integer regfile reads
system.cpu.int_regfile_writes                  920405                       # number of integer regfile writes
system.cpu.ipc                               0.051678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.051678                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1252373     85.96%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               150559     10.33%     96.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53921      3.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1456853                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30346                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020830                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29762     98.08%     98.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   583      1.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1487199                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8926417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1317557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1341839                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1327264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1456853                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  29                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5982343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.243525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.737950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5173625     86.48%     86.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              440529      7.36%     93.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203380      3.40%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83760      1.40%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47396      0.79%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33316      0.56%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 266      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  44      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  27      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5982343                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.057435                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                15280                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54849                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6481508                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         25365224                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1032384                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1707065                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 167620                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4442685                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 257305                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5836657                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1327516                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1719445                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    211199                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    400                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                269539                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12382                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1783544                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          26136                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12752                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7307247                       # The number of ROB reads
system.cpu.rob.rob_writes                     2656690                       # The number of ROB writes
system.cpu.timesIdled                          214784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             189016                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            189017                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       355521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       128222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                483743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11376704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       243376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11620080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           241945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 241945    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             241945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147436255                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37683500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         266641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              203351                       # Transaction distribution
system.membus.trans_dist::ReadResp             203351                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       359294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       115900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       483740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 530844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11380960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       233168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11619952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13127280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            274224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  274224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              274224                       # Request fanout histogram
system.membus.reqLayer6.occupancy           200279431                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6399482                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           197792933                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89030500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          964188500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89521500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     46506508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     72343457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           118849966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     72343457                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     46506508                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          118849966                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    118849966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    118849966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          237699931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21399                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21399                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5202500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6723000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11376576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11380960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11376576                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11376576                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       177759                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       179647                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    897021528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       345670                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      897367198                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    897021528                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    897021528                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    897021528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       345670                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     897367198                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       177760                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        64111                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       241871                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8994355998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    721457000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9715812998                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50598.312320                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 11253.248273                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40169.400209                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       177760                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        11256                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       189016                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8994355998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    721457000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9715812998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50598.312320                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 64095.326937                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51402.066481                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             944560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       72343457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2133314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74476772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      46506508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16251542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62758050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     118849966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18384856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137234822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5055                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44871                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3100                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1659430500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2260570500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55209.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75209.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8651                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23163                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5783                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.146056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   390.555009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.489350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           103      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          104      2.59%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          387      9.63%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           64      1.59%     16.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           42      1.05%     17.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           40      1.00%     18.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           34      0.85%     19.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          358      8.91%     28.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2887     71.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.475000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    539.652431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           351     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.736111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.319468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    317.502931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            351     97.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            2      0.56%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            7      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 961824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  803360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  944560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12682432500                       # Total gap between requests
system.mem_ctrls.avgGap                     155608.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7060                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       589344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26732                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 72343457.325667619705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 556667.664358099108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 46468661.187458865345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2107767.705895284191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2222520500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38050000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  26231649000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 278545491327                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77515.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      5908.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1423158.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5402565.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7177485                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3781075.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35347032                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23498280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         78996060                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     76231636.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     357919917.600010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582951486.300020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.964624                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10877745500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    424710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1381272500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       177760                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       177760                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11749811500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11749811500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66099.299617                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66099.299617                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       177760                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       177760                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11749811500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11749811500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66099.299617                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66099.299617                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        64111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        64111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    862161500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    862161500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 13447.949650                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 13447.949650                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        11256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        11256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    862161500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    862161500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 76595.726724                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 76595.726724                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12683728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12683796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1693                       # Simulator instruction rate (inst/s)
host_mem_usage                                5707188                       # Number of bytes of host memory used
host_op_rate                                     1696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   774.20                       # Real time elapsed on the host
host_tick_rate                               16381643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1310855                       # Number of instructions simulated
sim_ops                                       1312799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012683                       # Number of seconds simulated
sim_ticks                                 12682680000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.431576                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   92385                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               125811                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               433                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             90681                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses.
system.cpu.branchPred.lookups                  192503                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33595                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4404309                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   788842                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               382                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     187769                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14585                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1310818                       # Number of instructions committed
system.cpu.commit.committedOps                1312751                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5980328                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.219512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.699781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5215729     87.21%     87.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       466654      7.80%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165136      2.76%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49835      0.83%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.83%     99.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.55%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5980328                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1223882                       # Number of committed integer instructions.
system.cpu.commit.loads                         11305                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1248535     95.11%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11305      0.86%     95.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1312751                       # Class of committed instruction
system.cpu.commit.refs                          64216                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1310818                       # Number of Instructions Simulated
system.cpu.committedOps                       1312751                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              19.350787                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        19.350787                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1327847                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91547                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1328333                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4442075                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    210522                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    400                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1525                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      192503                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177761                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1364299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1329454                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007589                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4617619                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             126037                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.052412                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5982369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.222839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.268261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5765725     96.38%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24117      0.40%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21891      0.37%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18357      0.31%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1292      0.02%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      247      0.00%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      655      0.01%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      876      0.01%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149209      2.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5982369                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        19382991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   189767                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.057433                       # Inst execution rate
system.cpu.iew.exec_refs                       204448                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53891                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  714556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 15283                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54849                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1327302                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                150557                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                47                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1456814                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    162                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294962                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    400                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295455                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       139252                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3976                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1938                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1551202                       # num instructions consuming a value
system.cpu.iew.wb_count                       1317562                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.550802                       # average fanout of values written-back
system.cpu.iew.wb_producers                    854405                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.051943                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1456814                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1801375                       # number of integer regfile reads
system.cpu.int_regfile_writes                  920409                       # number of integer regfile writes
system.cpu.ipc                               0.051677                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.051677                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1252377     85.96%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               150562     10.33%     96.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53921      3.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1456861                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30346                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020830                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29762     98.08%     98.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   583      1.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1487206                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8926459                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1317562                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1341848                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1327272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1456861                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5982369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.243526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.737951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5173648     86.48%     86.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              440530      7.36%     93.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203380      3.40%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83761      1.40%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47397      0.79%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33316      0.56%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 266      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  44      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  27      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5982369                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.057435                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                15283                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54849                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6481538                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         25365360                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1032384                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1707066                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 167620                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4442709                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 257305                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5836695                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1327525                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1719454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    211201                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    400                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                269539                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12382                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1783552                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          26136                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12752                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7307275                       # The number of ROB reads
system.cpu.rob.rob_writes                     2656701                       # The number of ROB writes
system.cpu.timesIdled                          214785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             189017                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            189018                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       355523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       128222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                483745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11376768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       243376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11620144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           241946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 241946    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             241946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147436755                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37683500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         266643000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              203352                       # Transaction distribution
system.membus.trans_dist::ReadResp             203352                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       359296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       115900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       483742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 530846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11381024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       233168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11620016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13127344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            274225                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  274225    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              274225                       # Request fanout histogram
system.membus.reqLayer6.occupancy           200279431                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6399482                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           197793933                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89030500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          964193500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89521500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     46506259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     72343069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           118849328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     72343069                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     46506259                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          118849328                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    118849328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    118849328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          237698657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21399                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21399                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3162                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5202500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6723000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11376640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11381024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11376640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11376640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       177760                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       179648                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    897021765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       345668                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      897367433                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    897021765                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    897021765                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    897021765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       345668                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     897367433                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       177761                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        64111                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       241872                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8994406498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    721457000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9715863498                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50598.311767                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 11253.248273                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40169.442920                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       177761                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        11256                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       189017                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8994406498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    721457000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9715863498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50598.311767                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 64095.326937                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51402.061709                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             944560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       72343069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2133303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74476373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      46506259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16251455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62757714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     118849328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18384758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137234086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5055                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44871                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3100                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1659430500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2260570500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55209.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75209.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8651                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23163                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5783                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.146056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   390.555009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.489350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           103      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          104      2.59%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          387      9.63%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           64      1.59%     16.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           42      1.05%     17.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           40      1.00%     18.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           34      0.85%     19.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          358      8.91%     28.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2887     71.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.475000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    539.652431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           351     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.736111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.319468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    317.502931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            351     97.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            2      0.56%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            7      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 961824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  803360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  944560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12682432500                       # Total gap between requests
system.mem_ctrls.avgGap                     155608.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7060                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       589344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26732                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 72343069.445889979601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 556664.679704920389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 46468412.039095841348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2107756.404797723982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2222520500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38050000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  26231649000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 278545491327                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77515.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      5908.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1423158.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5402565.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7177485                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3781075.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35347032                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23498280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         78996060                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     76234633.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     357919917.600010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582954483.300020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.964613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10877745500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    424710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1381340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       177761                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       177761                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11749877500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11749877500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66099.299059                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66099.299059                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       177761                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       177761                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11749877500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11749877500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66099.299059                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66099.299059                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        64111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        64111                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    862161500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    862161500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 13447.949650                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 13447.949650                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        11256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        11256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    862161500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    862161500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 76595.726724                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 76595.726724                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12683796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
