#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c0aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c0c30 .scope module, "tb" "tb" 3 71;
 .timescale -12 -12;
L_0x18b25a0 .functor NOT 1, L_0x18f6400, C4<0>, C4<0>, C4<0>;
L_0x18b9ea0 .functor XOR 2, L_0x18f5f70, L_0x18f6150, C4<00>, C4<00>;
L_0x18f62f0 .functor XOR 2, L_0x18b9ea0, L_0x18f6220, C4<00>, C4<00>;
v0x18f4e00_0 .net *"_ivl_10", 1 0, L_0x18f6220;  1 drivers
v0x18f4f00_0 .net *"_ivl_12", 1 0, L_0x18f62f0;  1 drivers
v0x18f4fe0_0 .net *"_ivl_2", 1 0, L_0x18f5ed0;  1 drivers
v0x18f50a0_0 .net *"_ivl_4", 1 0, L_0x18f5f70;  1 drivers
v0x18f5180_0 .net *"_ivl_6", 1 0, L_0x18f6150;  1 drivers
v0x18f52b0_0 .net *"_ivl_8", 1 0, L_0x18b9ea0;  1 drivers
v0x18f5390_0 .net "a", 0 0, v0x18f3d60_0;  1 drivers
v0x18f5430_0 .net "b", 0 0, v0x18f3e00_0;  1 drivers
v0x18f54d0_0 .var "clk", 0 0;
v0x18f5570_0 .net "q_dut", 0 0, v0x18f4810_0;  1 drivers
v0x18f5610_0 .net "q_ref", 0 0, L_0x18b2c20;  1 drivers
v0x18f56b0_0 .net "state_dut", 0 0, v0x18f4a80_0;  1 drivers
v0x18f5750_0 .net "state_ref", 0 0, L_0x18b2f60;  1 drivers
v0x18f5820_0 .var/2u "stats1", 223 0;
v0x18f58c0_0 .var/2u "strobe", 0 0;
v0x18f5960_0 .net "tb_match", 0 0, L_0x18f6400;  1 drivers
v0x18f5a00_0 .net "tb_mismatch", 0 0, L_0x18b25a0;  1 drivers
v0x18f5ac0_0 .net "wavedrom_enable", 0 0, v0x18f3f70_0;  1 drivers
v0x18f5b90_0 .net "wavedrom_title", 511 0, v0x18f4010_0;  1 drivers
L_0x18f5ed0 .concat [ 1 1 0 0], L_0x18b2f60, L_0x18b2c20;
L_0x18f5f70 .concat [ 1 1 0 0], L_0x18b2f60, L_0x18b2c20;
L_0x18f6150 .concat [ 1 1 0 0], v0x18f4a80_0, v0x18f4810_0;
L_0x18f6220 .concat [ 1 1 0 0], L_0x18b2f60, L_0x18b2c20;
L_0x18f6400 .cmp/eeq 2, L_0x18f5ed0, L_0x18f62f0;
S_0x18c78e0 .scope module, "good1" "reference_module" 3 116, 3 4 0, S_0x18c0c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_0x18b28c0 .functor XOR 1, v0x18f3d60_0, v0x18f3e00_0, C4<0>, C4<0>;
L_0x18b2c20 .functor XOR 1, L_0x18b28c0, v0x18b29d0_0, C4<0>, C4<0>;
L_0x18b2f60 .functor BUFZ 1, v0x18b29d0_0, C4<0>, C4<0>, C4<0>;
v0x18b2030_0 .net *"_ivl_0", 0 0, L_0x18b28c0;  1 drivers
v0x18b2370_0 .net "a", 0 0, v0x18f3d60_0;  alias, 1 drivers
v0x18b26b0_0 .net "b", 0 0, v0x18f3e00_0;  alias, 1 drivers
v0x18b29d0_0 .var "c", 0 0;
v0x18b2d30_0 .net "clk", 0 0, v0x18f54d0_0;  1 drivers
v0x18b3070_0 .net "q", 0 0, L_0x18b2c20;  alias, 1 drivers
v0x18b33b0_0 .net "state", 0 0, L_0x18b2f60;  alias, 1 drivers
E_0x18bf050 .event posedge, v0x18b2d30_0;
S_0x18f3570 .scope module, "stim1" "stimulus_gen" 3 111, 3 22 0, S_0x18c0c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x18f3d60_0 .var "a", 0 0;
v0x18f3e00_0 .var "b", 0 0;
v0x18f3ea0_0 .net "clk", 0 0, v0x18f54d0_0;  alias, 1 drivers
v0x18f3f70_0 .var "wavedrom_enable", 0 0;
v0x18f4010_0 .var "wavedrom_title", 511 0;
E_0x18bf740/0 .event negedge, v0x18b2d30_0;
E_0x18bf740/1 .event posedge, v0x18b2d30_0;
E_0x18bf740 .event/or E_0x18bf740/0, E_0x18bf740/1;
E_0x18bf990 .event negedge, v0x18b2d30_0;
S_0x18f3860 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0x18f3570;
 .timescale -12 -12;
v0x18f3a60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f3b60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0x18f3570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f4180 .scope module, "top_module1" "top_module" 3 123, 4 1 0, S_0x18c0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
v0x18f4460_0 .net "a", 0 0, v0x18f3d60_0;  alias, 1 drivers
v0x18f4570_0 .net "b", 0 0, v0x18f3e00_0;  alias, 1 drivers
v0x18f4680_0 .net "clk", 0 0, v0x18f54d0_0;  alias, 1 drivers
v0x18f4770_0 .net "q", 0 0, v0x18f4810_0;  alias, 1 drivers
v0x18f4810_0 .var "q_reg", 0 0;
v0x18f4900_0 .net "state", 0 0, v0x18f4a80_0;  alias, 1 drivers
v0x18f49c0_0 .var "state_next", 0 0;
v0x18f4a80_0 .var "state_reg", 0 0;
E_0x18a99f0 .event anyedge, v0x18b2370_0, v0x18b26b0_0;
S_0x18f4be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_0x18c0c30;
 .timescale -12 -12;
E_0x18d5ae0 .event anyedge, v0x18f58c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f58c0_0;
    %nor/r;
    %assign/vec4 v0x18f58c0_0, 0;
    %wait E_0x18d5ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f3570;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf990;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf990;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bf050;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf050;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x18f3e00_0, 0;
    %assign/vec4 v0x18f3d60_0, 0;
    %wait E_0x18bf990;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f3b60;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bf740;
    %vpi_func 3 65 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v0x18f3d60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18c78e0;
T_4 ;
    %wait E_0x18bf050;
    %load/vec4 v0x18b2370_0;
    %load/vec4 v0x18b26b0_0;
    %and;
    %load/vec4 v0x18b2370_0;
    %load/vec4 v0x18b29d0_0;
    %and;
    %or;
    %load/vec4 v0x18b26b0_0;
    %load/vec4 v0x18b29d0_0;
    %and;
    %or;
    %assign/vec4 v0x18b29d0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18f4180;
T_5 ;
    %wait E_0x18bf050;
    %load/vec4 v0x18f49c0_0;
    %assign/vec4 v0x18f4a80_0, 0;
    %load/vec4 v0x18f4810_0;
    %assign/vec4 v0x18f4810_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18f4180;
T_6 ;
    %wait E_0x18a99f0;
    %load/vec4 v0x18f4460_0;
    %load/vec4 v0x18f4570_0;
    %and;
    %store/vec4 v0x18f49c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x18c0c30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f54d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f58c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x18c0c30;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f54d0_0;
    %inv;
    %store/vec4 v0x18f54d0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x18c0c30;
T_9 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f3ea0_0, v0x18f5a00_0, v0x18f54d0_0, v0x18f5390_0, v0x18f5430_0, v0x18f5610_0, v0x18f5570_0, v0x18f5750_0, v0x18f56b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x18c0c30;
T_10 ;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_10.3 ;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x18c0c30;
T_11 ;
    %wait E_0x18bf740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
    %load/vec4 v0x18f5960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5820_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x18f5610_0;
    %load/vec4 v0x18f5610_0;
    %load/vec4 v0x18f5570_0;
    %xor;
    %load/vec4 v0x18f5610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x18f5750_0;
    %load/vec4 v0x18f5750_0;
    %load/vec4 v0x18f56b0_0;
    %xor;
    %load/vec4 v0x18f5750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x18f5820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5820_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit10/circuit10_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit10/iter7/response2/top_module.sv";
