--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11024 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.083ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X58Y72.A4), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.534 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X67Y59.A2      net (fanout=1)        0.881   XLXN_559<16>
    SLICE_X67Y59.A       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_17
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X67Y58.C1      net (fanout=3)        0.449   Data_in<16>
    SLICE_X67Y58.CMUX    Tilo                  0.244   U1/my_mips/ALU_A_Src/Mmux_y26
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X55Y68.C1      net (fanout=13)       0.988   Disp_num<16>
    SLICE_X55Y68.C       Tilo                  0.043   U6/XLXN_390<26>
                                                       U6/SM1/HTS3/MSEG/XLXI_7
    SLICE_X57Y69.B1      net (fanout=2)        0.541   U6/SM1/HTS3/MSEG/XLXN_27
    SLICE_X57Y69.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X58Y72.B2      net (fanout=1)        0.608   U6/XLXN_390<31>
    SLICE_X58Y72.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X58Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X58Y72.CLK     Tas                  -0.021   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (2.195ns logic, 3.711ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.805ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.534 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X63Y58.B2      net (fanout=1)        0.992   XLXN_559<18>
    SLICE_X63Y58.B       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_19
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X62Y58.C3      net (fanout=3)        0.386   Data_in<18>
    SLICE_X62Y58.CMUX    Tilo                  0.239   U1/my_mips/ALU_A_Src/Mmux_y32
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X55Y68.C4      net (fanout=13)       0.844   Disp_num<18>
    SLICE_X55Y68.C       Tilo                  0.043   U6/XLXN_390<26>
                                                       U6/SM1/HTS3/MSEG/XLXI_7
    SLICE_X57Y69.B1      net (fanout=2)        0.541   U6/SM1/HTS3/MSEG/XLXN_27
    SLICE_X57Y69.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X58Y72.B2      net (fanout=1)        0.608   U6/XLXN_390<31>
    SLICE_X58Y72.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X58Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X58Y72.CLK     Tas                  -0.021   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.805ns (2.190ns logic, 3.615ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.567ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.534 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X63Y58.B2      net (fanout=1)        0.992   XLXN_559<18>
    SLICE_X63Y58.B       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_19
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X62Y58.C3      net (fanout=3)        0.386   Data_in<18>
    SLICE_X62Y58.CMUX    Tilo                  0.239   U1/my_mips/ALU_A_Src/Mmux_y32
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X57Y70.C1      net (fanout=13)       0.968   Disp_num<18>
    SLICE_X57Y70.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X57Y69.B6      net (fanout=1)        0.179   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X57Y69.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X58Y72.B2      net (fanout=1)        0.608   U6/XLXN_390<31>
    SLICE_X58Y72.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X58Y72.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X58Y72.CLK     Tas                  -0.021   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (2.190ns logic, 3.377ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X54Y74.A4), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 6)
  Clock Path Skew:      -0.214ns (0.974 - 1.188)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X66Y61.A2      net (fanout=1)        0.891   XLXN_559<24>
    SLICE_X66Y61.A       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_25
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X58Y61.C1      net (fanout=4)        0.640   Data_in<24>
    SLICE_X58Y61.CMUX    Tilo                  0.239   U6/XLXN_390<50>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X56Y74.B2      net (fanout=13)       1.012   Disp_num<24>
    SLICE_X56Y74.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_8
    SLICE_X56Y73.B2      net (fanout=1)        0.434   U6/SM1/HTS1/MSEG/XLXN_28
    SLICE_X56Y73.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X54Y74.B4      net (fanout=1)        0.419   U6/XLXN_390<15>
    SLICE_X54Y74.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X54Y74.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X54Y74.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.190ns logic, 3.640ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.214ns (0.974 - 1.188)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X67Y61.B1      net (fanout=1)        0.930   XLXN_559<27>
    SLICE_X67Y61.B       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_27
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y63.C5      net (fanout=4)        0.717   Data_in<27>
    SLICE_X60Y63.CMUX    Tilo                  0.244   U1/my_mips/my_ctrl/Mmux_GND_82_o_GND_82_o_equal_273_o14
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X56Y74.B4      net (fanout=13)       0.883   Disp_num<27>
    SLICE_X56Y74.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_8
    SLICE_X56Y73.B2      net (fanout=1)        0.434   U6/SM1/HTS1/MSEG/XLXN_28
    SLICE_X56Y73.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X54Y74.B4      net (fanout=1)        0.419   U6/XLXN_390<15>
    SLICE_X54Y74.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X54Y74.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X54Y74.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (2.195ns logic, 3.627ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.776ns (Levels of Logic = 6)
  Clock Path Skew:      -0.214ns (0.974 - 1.188)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X66Y61.A2      net (fanout=1)        0.891   XLXN_559<24>
    SLICE_X66Y61.A       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_25
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X58Y61.C1      net (fanout=4)        0.640   Data_in<24>
    SLICE_X58Y61.CMUX    Tilo                  0.239   U6/XLXN_390<50>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X56Y76.A2      net (fanout=13)       0.966   Disp_num<24>
    SLICE_X56Y76.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X56Y73.B4      net (fanout=2)        0.426   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X56Y73.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X54Y74.B4      net (fanout=1)        0.419   U6/XLXN_390<15>
    SLICE_X54Y74.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X54Y74.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X54Y74.CLK     Tas                  -0.021   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.776ns (2.190ns logic, 3.586ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X58Y73.C5), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.533 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X67Y61.B1      net (fanout=1)        0.930   XLXN_559<27>
    SLICE_X67Y61.B       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_27
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y63.C5      net (fanout=4)        0.717   Data_in<27>
    SLICE_X60Y63.CMUX    Tilo                  0.244   U1/my_mips/my_ctrl/Mmux_GND_82_o_GND_82_o_equal_273_o14
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X56Y73.A1      net (fanout=13)       0.926   Disp_num<27>
    SLICE_X56Y73.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X56Y73.D1      net (fanout=2)        0.368   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X56Y73.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y73.C5      net (fanout=1)        0.159   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y73.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y73.D5      net (fanout=1)        0.247   U6/XLXN_390<12>
    SLICE_X58Y73.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y73.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.236ns logic, 3.511ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.533 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X66Y61.A2      net (fanout=1)        0.891   XLXN_559<24>
    SLICE_X66Y61.A       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_25
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X58Y61.C1      net (fanout=4)        0.640   Data_in<24>
    SLICE_X58Y61.CMUX    Tilo                  0.239   U6/XLXN_390<50>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X56Y76.A2      net (fanout=13)       0.966   Disp_num<24>
    SLICE_X56Y76.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X56Y73.D4      net (fanout=2)        0.428   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X56Y73.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y73.C5      net (fanout=1)        0.159   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y73.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y73.D5      net (fanout=1)        0.247   U6/XLXN_390<12>
    SLICE_X58Y73.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y73.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (2.231ns logic, 3.495ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.533 - 0.676)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X67Y61.B1      net (fanout=1)        0.930   XLXN_559<27>
    SLICE_X67Y61.B       Tilo                  0.043   U1/my_mips/my_LHANDLE/out_27
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y63.C5      net (fanout=4)        0.717   Data_in<27>
    SLICE_X60Y63.CMUX    Tilo                  0.244   U1/my_mips/my_ctrl/Mmux_GND_82_o_GND_82_o_equal_273_o14
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X56Y76.A4      net (fanout=13)       0.727   Disp_num<27>
    SLICE_X56Y76.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X56Y73.D4      net (fanout=2)        0.428   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X56Y73.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X56Y73.C5      net (fanout=1)        0.159   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X56Y73.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y73.D5      net (fanout=1)        0.247   U6/XLXN_390<12>
    SLICE_X58Y73.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y73.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y73.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.236ns logic, 3.372ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X54Y73.C5), 105 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_5 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.189ns (0.657 - 0.468)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_5 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.AQ      Tcko                  0.100   U6/M2/buffer<6>
                                                       U6/M2/buffer_5
    SLICE_X54Y73.D6      net (fanout=2)        0.204   U6/M2/buffer<5>
    SLICE_X54Y73.D       Tilo                  0.028   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X54Y73.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X54Y73.CLK     Tah         (-Th)     0.059   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.069ns logic, 0.286ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.304 - 0.289)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.AQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd1
    SLICE_X54Y73.D5      net (fanout=73)       0.503   U6/M2/state_FSM_FFd1
    SLICE_X54Y73.D       Tilo                  0.028   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X54Y73.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X54Y73.CLK     Tah         (-Th)     0.059   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.069ns logic, 0.585ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.304 - 0.289)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd2
    SLICE_X54Y73.D4      net (fanout=74)       0.545   U6/M2/state_FSM_FFd2
    SLICE_X54Y73.D       Tilo                  0.028   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X54Y73.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X54Y73.CLK     Tah         (-Th)     0.059   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.069ns logic, 0.627ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X36Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd2
    SLICE_X36Y71.A6      net (fanout=74)       0.117   U6/M2/state_FSM_FFd2
    SLICE_X36Y71.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.068ns logic, 0.117ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X36Y71.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/state_FSM_FFd2
    SLICE_X36Y71.B6      net (fanout=74)       0.117   U6/M2/state_FSM_FFd2
    SLICE_X36Y71.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.068ns logic, 0.117ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.083|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11024 paths, 0 nets, and 2206 connections

Design statistics:
   Minimum period:   6.083ns{1}   (Maximum frequency: 164.393MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 08 17:57:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 720 MB



