Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Aug 28 10:54:26 2017
| Host         : DESKTOP-1R4PJEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.360        0.000                      0                 4360        0.118        0.000                      0                 4360        4.500        0.000                       0                  1630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.856        0.000                      0                 2746        0.118        0.000                      0                 2746        4.500        0.000                       0                  1630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    3.360        0.000                      0                 1614        0.203        0.000                      0                 1614  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.580ns (9.535%)  route 5.503ns (90.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=124, routed)         5.503    11.100    IIC_NUM_00/o_rst_reg_rep
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.124    11.224 r  IIC_NUM_00/isQ_i_2/O
                         net (fo=1, routed)           0.000    11.224    IIC_NUM_00/U1/o_rst_reg_rep_0
    SLICE_X44Y77         FDCE                                         r  IIC_NUM_00/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.424    14.828    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X44Y77         FDCE                                         r  IIC_NUM_00/U1/isQ_reg/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)        0.029    15.080    IIC_NUM_00/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 IIC_NUM_11/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.058ns (18.505%)  route 4.659ns (81.495%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.559     5.143    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/isCall_reg[1]/Q
                         net (fo=71, routed)          2.634     8.233    IIC_NUM_11/U1/isCall_reg[1]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.150     8.383 r  IIC_NUM_11/U1/i[4]_i_16__10/O
                         net (fo=1, routed)           0.553     8.936    IIC_NUM_11/U1/i[4]_i_16__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.264 r  IIC_NUM_11/U1/i[4]_i_8__10/O
                         net (fo=1, routed)           0.661     9.925    IIC_NUM_11/U1/i[4]_i_8__10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.049 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.812    10.860    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X56Y51         FDCE                                         r  IIC_NUM_11/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.444    14.848    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  IIC_NUM_11/U1/i_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.902    IIC_NUM_11/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 IIC_NUM_11/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.058ns (19.049%)  route 4.496ns (80.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.559     5.143    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/isCall_reg[1]/Q
                         net (fo=71, routed)          2.634     8.233    IIC_NUM_11/U1/isCall_reg[1]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.150     8.383 r  IIC_NUM_11/U1/i[4]_i_16__10/O
                         net (fo=1, routed)           0.553     8.936    IIC_NUM_11/U1/i[4]_i_16__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.264 r  IIC_NUM_11/U1/i[4]_i_8__10/O
                         net (fo=1, routed)           0.661     9.925    IIC_NUM_11/U1/i[4]_i_8__10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.049 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.649    10.697    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.847    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X54Y50         FDCE (Setup_fdce_C_CE)      -0.169    14.915    IIC_NUM_11/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 IIC_NUM_11/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.058ns (19.049%)  route 4.496ns (80.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.559     5.143    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/isCall_reg[1]/Q
                         net (fo=71, routed)          2.634     8.233    IIC_NUM_11/U1/isCall_reg[1]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.150     8.383 r  IIC_NUM_11/U1/i[4]_i_16__10/O
                         net (fo=1, routed)           0.553     8.936    IIC_NUM_11/U1/i[4]_i_16__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.264 r  IIC_NUM_11/U1/i[4]_i_8__10/O
                         net (fo=1, routed)           0.661     9.925    IIC_NUM_11/U1/i[4]_i_8__10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.049 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.649    10.697    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.847    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_11/U1/i_reg[4]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X54Y50         FDCE (Setup_fdce_C_CE)      -0.169    14.915    IIC_NUM_11/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 IIC_NUM_11/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.058ns (19.077%)  route 4.488ns (80.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.559     5.143    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/isCall_reg[1]/Q
                         net (fo=71, routed)          2.634     8.233    IIC_NUM_11/U1/isCall_reg[1]
    SLICE_X54Y48         LUT5 (Prop_lut5_I3_O)        0.150     8.383 r  IIC_NUM_11/U1/i[4]_i_16__10/O
                         net (fo=1, routed)           0.553     8.936    IIC_NUM_11/U1/i[4]_i_16__10_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.264 r  IIC_NUM_11/U1/i[4]_i_8__10/O
                         net (fo=1, routed)           0.661     9.925    IIC_NUM_11/U1/i[4]_i_8__10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.049 r  IIC_NUM_11/U1/i[4]_i_1__10/O
                         net (fo=5, routed)           0.640    10.689    IIC_NUM_11/U1/i[4]_i_1__10_n_0
    SLICE_X54Y52         FDCE                                         r  IIC_NUM_11/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.847    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  IIC_NUM_11/U1/i_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X54Y52         FDCE (Setup_fdce_C_CE)      -0.169    14.915    IIC_NUM_11/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 IIC_NUM_11/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/rSCL_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.185ns (21.436%)  route 4.343ns (78.564%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.559     5.143    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  IIC_NUM_11/isCall_reg[1]/Q
                         net (fo=71, routed)          1.833     7.432    IIC_NUM_11/U1/isCall_reg[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  IIC_NUM_11/U1/C1[9]_i_10__10/O
                         net (fo=1, routed)           0.656     8.212    IIC_NUM_11/U1/C1[9]_i_10__10_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.154     8.366 r  IIC_NUM_11/U1/C1[9]_i_4__10/O
                         net (fo=2, routed)           0.474     8.841    IIC_NUM_11/U1/C1[9]_i_4__10_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.327     9.168 r  IIC_NUM_11/U1/rSCL_i_3__10/O
                         net (fo=1, routed)           0.811     9.979    IIC_NUM_11/U1/rSCL_i_3__10_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.103 r  IIC_NUM_11/U1/rSCL_i_1__10/O
                         net (fo=1, routed)           0.568    10.671    IIC_NUM_11/U1/rSCL_i_1__10_n_0
    SLICE_X56Y50         FDPE                                         r  IIC_NUM_11/U1/rSCL_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.444    14.848    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  IIC_NUM_11/U1/rSCL_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y50         FDPE (Setup_fdpe_C_CE)      -0.169    14.902    IIC_NUM_11/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 IIC_NUM_00/isCall_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/U1/rSCL_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.952ns (17.539%)  route 4.476ns (82.461%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.537     5.121    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X44Y73         FDCE                                         r  IIC_NUM_00/isCall_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDCE (Prop_fdce_C_Q)         0.456     5.577 r  IIC_NUM_00/isCall_reg[0]/Q
                         net (fo=29, routed)          1.604     7.181    IIC_NUM_00/U1/isCall_reg[0]
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  IIC_NUM_00/U1/C1[9]_i_9/O
                         net (fo=1, routed)           0.666     7.972    IIC_NUM_00/U1/C1[9]_i_9_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.096 r  IIC_NUM_00/U1/C1[9]_i_3/O
                         net (fo=2, routed)           0.896     8.991    IIC_NUM_00/U1/C1[9]_i_3_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.124     9.115 r  IIC_NUM_00/U1/rSCL_i_3/O
                         net (fo=1, routed)           0.835     9.951    IIC_NUM_00/U1/rSCL_i_3_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.075 r  IIC_NUM_00/U1/rSCL_i_1/O
                         net (fo=1, routed)           0.474    10.549    IIC_NUM_00/U1/rSCL_i_1_n_0
    SLICE_X40Y75         FDPE                                         r  IIC_NUM_00/U1/rSCL_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.420    14.824    IIC_NUM_00/U1/i_clk_IBUF_BUFG
    SLICE_X40Y75         FDPE                                         r  IIC_NUM_00/U1/rSCL_reg/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X40Y75         FDPE (Setup_fdpe_C_CE)      -0.205    14.842    IIC_NUM_00/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 IIC_NUM_14/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/U1/rSCL_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.182ns (21.848%)  route 4.228ns (78.152%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.630     5.214    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  IIC_NUM_14/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.456     5.670 f  IIC_NUM_14/isCall_reg[1]/Q
                         net (fo=71, routed)          1.516     7.186    IIC_NUM_14/U1/isCall_reg[1]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.310 r  IIC_NUM_14/U1/C1[9]_i_10__13/O
                         net (fo=1, routed)           0.846     8.155    IIC_NUM_14/U1/C1[9]_i_10__13_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.152     8.307 r  IIC_NUM_14/U1/C1[9]_i_4__13/O
                         net (fo=2, routed)           0.501     8.809    IIC_NUM_14/U1/C1[9]_i_4__13_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.326     9.135 r  IIC_NUM_14/U1/rSCL_i_3__13/O
                         net (fo=1, routed)           0.797     9.932    IIC_NUM_14/U1/rSCL_i_3__13_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  IIC_NUM_14/U1/rSCL_i_1__13/O
                         net (fo=1, routed)           0.568    10.624    IIC_NUM_14/U1/rSCL_i_1__13_n_0
    SLICE_X64Y32         FDPE                                         r  IIC_NUM_14/U1/rSCL_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.511    14.916    IIC_NUM_14/U1/i_clk_IBUF_BUFG
    SLICE_X64Y32         FDPE                                         r  IIC_NUM_14/U1/rSCL_reg/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X64Y32         FDPE (Setup_fdpe_C_CE)      -0.169    14.971    IIC_NUM_14/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.704ns (13.172%)  route 4.641ns (86.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.549     5.133    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.589 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          3.566     9.155    IIC_NUM_14/U1/iic_en
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.279 f  IIC_NUM_14/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.551     9.830    IIC_NUM_14/U1/i[4]_i_3__24_n_0
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     9.954 r  IIC_NUM_14/U1/i[4]_i_1__25/O
                         net (fo=5, routed)           0.524    10.478    IIC_NUM_14/i
    SLICE_X59Y35         FDCE                                         r  IIC_NUM_14/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.513    14.918    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  IIC_NUM_14/i_reg[1]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X59Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.857    IIC_NUM_14/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.704ns (13.172%)  route 4.641ns (86.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.549     5.133    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.589 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          3.566     9.155    IIC_NUM_14/U1/iic_en
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.279 f  IIC_NUM_14/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.551     9.830    IIC_NUM_14/U1/i[4]_i_3__24_n_0
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     9.954 r  IIC_NUM_14/U1/i[4]_i_1__25/O
                         net (fo=5, routed)           0.524    10.478    IIC_NUM_14/i
    SLICE_X59Y35         FDCE                                         r  IIC_NUM_14/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.513    14.918    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  IIC_NUM_14/i_reg[4]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X59Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.857    IIC_NUM_14/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.622%)  route 0.319ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.559     1.503    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X45Y62         FDCE                                         r  nolabel_line311/usb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  nolabel_line311/usb_data_reg[7]/Q
                         net (fo=1, routed)           0.319     1.963    USB_Handle/usb_data_reg[7][7]
    SLICE_X34Y64         FDCE                                         r  USB_Handle/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.823     2.013    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  USB_Handle/r_data_reg[7]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X34Y64         FDCE (Hold_fdce_C_D)         0.083     1.846    USB_Handle/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.641%)  route 0.335ns (70.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.558     1.502    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  nolabel_line311/usb_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  nolabel_line311/usb_data_reg[6]/Q
                         net (fo=1, routed)           0.335     1.977    USB_Handle/usb_data_reg[7][6]
    SLICE_X34Y63         FDCE                                         r  USB_Handle/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.823     2.013    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  USB_Handle/r_data_reg[6]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X34Y63         FDCE (Hold_fdce_C_D)         0.090     1.853    USB_Handle/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 IIC_NUM_11/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.123%)  route 0.312ns (59.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.567     1.511    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  IIC_NUM_11/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  IIC_NUM_11/U1/i_reg[2]/Q
                         net (fo=64, routed)          0.312     1.987    IIC_NUM_11/U1/i_reg_n_0_[2]
    SLICE_X56Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.032 r  IIC_NUM_11/U1/i[3]_i_1__10/O
                         net (fo=1, routed)           0.000     2.032    IIC_NUM_11/U1/i[3]_i_1__10_n_0
    SLICE_X56Y49         FDCE                                         r  IIC_NUM_11/U1/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X56Y49         FDCE                                         r  IIC_NUM_11/U1/i_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.121     1.903    IIC_NUM_11/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 IIC_NUM_20/U1/D1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.185ns (35.005%)  route 0.343ns (64.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  IIC_NUM_20/U1/D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  IIC_NUM_20/U1/D1_reg[4]/Q
                         net (fo=2, routed)           0.343     1.992    IIC_NUM_20/U1/r_data_wire[4]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.044     2.036 r  IIC_NUM_20/U1/r_data[4]_i_1__15/O
                         net (fo=1, routed)           0.000     2.036    IIC_NUM_20/U1_n_11
    SLICE_X42Y50         FDCE                                         r  IIC_NUM_20/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.832     2.021    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  IIC_NUM_20/r_data_reg[4]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.131     1.907    IIC_NUM_20/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 IIC_NUM_20/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.245%)  route 0.286ns (57.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.562     1.506    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  IIC_NUM_20/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  IIC_NUM_20/r_data_reg[3]/Q
                         net (fo=2, routed)           0.286     1.956    IIC_NUM_20/U1/r_data_reg[3][0]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  IIC_NUM_20/U1/i[1]_i_1__40/O
                         net (fo=1, routed)           0.000     2.001    IIC_NUM_20/U1_n_6
    SLICE_X43Y49         FDCE                                         r  IIC_NUM_20/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  IIC_NUM_20/i_reg[1]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.091     1.869    IIC_NUM_20/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 IIC_NUM_11/w_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  IIC_NUM_11/w_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  IIC_NUM_11/w_data_reg[0]/Q
                         net (fo=5, routed)           0.079     1.728    IIC_NUM_11/U1/w_data_reg[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  IIC_NUM_11/U1/D_NOT_OUT1[3]_i_1__10/O
                         net (fo=1, routed)           0.000     1.773    IIC_NUM_11/U1/D_NOT_OUT1[3]_i_1__10_n_0
    SLICE_X54Y55         FDCE                                         r  IIC_NUM_11/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  IIC_NUM_11/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120     1.641    IIC_NUM_11/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 IIC_NUM_22/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.561     1.505    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  IIC_NUM_22/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  IIC_NUM_22/j_reg[3]/Q
                         net (fo=1, routed)           0.057     1.703    IIC_NUM_22/j[3]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  IIC_NUM_22/i[3]_i_1__46/O
                         net (fo=1, routed)           0.000     1.748    IIC_NUM_22/i[3]_i_1__46_n_0
    SLICE_X44Y58         FDCE                                         r  IIC_NUM_22/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.831     2.020    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  IIC_NUM_22/i_reg[3]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.092     1.610    IIC_NUM_22/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.791%)  route 0.321ns (66.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.558     1.502    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  nolabel_line311/usb_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  nolabel_line311/usb_data_reg[5]/Q
                         net (fo=1, routed)           0.321     1.987    USB_Handle/usb_data_reg[7][5]
    SLICE_X34Y64         FDCE                                         r  USB_Handle/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.823     2.013    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X34Y64         FDCE                                         r  USB_Handle/r_data_reg[5]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X34Y64         FDCE (Hold_fdce_C_D)         0.086     1.849    USB_Handle/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC_NUM_18/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.567     1.511    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  IIC_NUM_18/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_18/j_reg[2]/Q
                         net (fo=1, routed)           0.087     1.739    IIC_NUM_18/j_reg_n_0_[2]
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  IIC_NUM_18/i[2]_i_1__30/O
                         net (fo=1, routed)           0.000     1.784    IIC_NUM_18/i[2]_i_1__30_n_0
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_18/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_18/i_reg[2]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.120     1.644    IIC_NUM_18/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC_NUM_02/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.551     1.495    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  IIC_NUM_02/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  IIC_NUM_02/j_reg[2]/Q
                         net (fo=1, routed)           0.087     1.723    IIC_NUM_02/j_reg_n_0_[2]
    SLICE_X50Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  IIC_NUM_02/i[2]_i_1__44/O
                         net (fo=1, routed)           0.000     1.768    IIC_NUM_02/i[2]_i_1__44_n_0
    SLICE_X50Y74         FDCE                                         r  IIC_NUM_02/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.818     2.008    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  IIC_NUM_02/i_reg[2]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X50Y74         FDCE (Hold_fdce_C_D)         0.120     1.628    IIC_NUM_02/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62   IIC_NUM_01/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y63   IIC_NUM_01/U1/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y63   IIC_NUM_01/U1/i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y63   IIC_NUM_01/U1/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y63   IIC_NUM_01/U1/i_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64   IIC_NUM_01/U1/isAck_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y64   IIC_NUM_01/U1/isDone_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y69   IIC_NUM_01/U1/isQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80   IIC_NUM_04/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   IIC_NUM_13/U1/isQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   IIC_NUM_21/U1/C1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y55   IIC_NUM_21/U1/C1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   IIC_NUM_21/U1/C1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   IIC_NUM_21/U1/C1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   IIC_NUM_21/U1/C1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   IIC_NUM_21/U1/C1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   IIC_NUM_21/U1/C1_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   IIC_NUM_22/U1/rSCL_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47   IIC_NUM_13/U1/rSCL_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69   IIC_NUM_01/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   IIC_NUM_04/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   IIC_NUM_04/U1/i_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y79   IIC_NUM_04/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   IIC_NUM_04/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   IIC_NUM_10/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58   IIC_NUM_10/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   IIC_NUM_13/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   IIC_NUM_21/U1/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y55   IIC_NUM_21/U1/C1_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/D_NOT_OUT1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.419ns (7.011%)  route 5.557ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.557    11.117    IIC_NUM_02/U1/o_rst_reg_rep__5[0]
    SLICE_X51Y76         FDCE                                         f  IIC_NUM_02/U1/D_NOT_OUT1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.427    14.831    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  IIC_NUM_02/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X51Y76         FDCE (Recov_fdce_C_CLR)     -0.577    14.477    IIC_NUM_02/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/D_NOT_OUT1_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.419ns (7.011%)  route 5.557ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.557    11.117    IIC_NUM_02/U1/o_rst_reg_rep__5[0]
    SLICE_X51Y76         FDCE                                         f  IIC_NUM_02/U1/D_NOT_OUT1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.427    14.831    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  IIC_NUM_02/U1/D_NOT_OUT1_reg[7]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X51Y76         FDCE (Recov_fdce_C_CLR)     -0.577    14.477    IIC_NUM_02/U1/D_NOT_OUT1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.419ns (6.975%)  route 5.588ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.588    11.148    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X58Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[0]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.419ns (6.975%)  route 5.588ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.588    11.148    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X58Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[1]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.419ns (6.975%)  route 5.588ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.588    11.148    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X58Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[2]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.419ns (6.975%)  route 5.588ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.588    11.148    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X58Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[6]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.419ns (6.980%)  route 5.584ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.584    11.144    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X59Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[3]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X59Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.419ns (6.980%)  route 5.584ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.584    11.144    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X59Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[4]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X59Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.419ns (6.980%)  route 5.584ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.584    11.144    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X59Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[5]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X59Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_05/U1/D1_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.419ns (6.980%)  route 5.584ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.557     5.141    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.584    11.144    IIC_NUM_05/U1/o_rst_reg_rep__5[0]
    SLICE_X59Y72         FDCE                                         f  IIC_NUM_05/U1/D1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.494    14.898    IIC_NUM_05/U1/i_clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  IIC_NUM_05/U1/D1_reg[7]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X59Y72         FDCE (Recov_fdce_C_CLR)     -0.577    14.544    IIC_NUM_05/U1/D1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/U1/D_NOT_OUT1_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.277%)  route 0.270ns (65.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.270     1.918    IIC_NUM_18/U1/o_rst_reg_rep__10[0]
    SLICE_X52Y47         FDCE                                         f  IIC_NUM_18/U1/D_NOT_OUT1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_18/U1/i_clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  IIC_NUM_18/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_18/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/U1/D_NOT_OUT1_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.277%)  route 0.270ns (65.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.270     1.918    IIC_NUM_18/U1/o_rst_reg_rep__10[0]
    SLICE_X52Y47         FDCE                                         f  IIC_NUM_18/U1/D_NOT_OUT1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_18/U1/i_clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  IIC_NUM_18/U1/D_NOT_OUT1_reg[4]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_18/U1/D_NOT_OUT1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/U1/D_NOT_OUT1_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.277%)  route 0.270ns (65.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.270     1.918    IIC_NUM_18/U1/o_rst_reg_rep__10[0]
    SLICE_X52Y47         FDCE                                         f  IIC_NUM_18/U1/D_NOT_OUT1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_18/U1/i_clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  IIC_NUM_18/U1/D_NOT_OUT1_reg[5]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_18/U1/D_NOT_OUT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/j_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.032%)  route 0.345ns (70.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=124, routed)         0.345     1.993    IIC_NUM_18/o_rst_reg_rep__0[0]
    SLICE_X49Y48         FDCE                                         f  IIC_NUM_18/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.837     2.027    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  IIC_NUM_18/j_reg[3]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.689    IIC_NUM_18/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/j_reg[1]/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.032%)  route 0.345ns (70.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=124, routed)         0.345     1.993    IIC_NUM_18/o_rst_reg_rep__0[0]
    SLICE_X49Y48         FDPE                                         f  IIC_NUM_18/j_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.837     2.027    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDPE                                         r  IIC_NUM_18/j_reg[1]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    IIC_NUM_18/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.774%)  route 0.349ns (71.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=124, routed)         0.349     1.998    IIC_NUM_18/o_rst_reg_rep__0[0]
    SLICE_X48Y48         FDCE                                         f  IIC_NUM_18/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.837     2.027    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X48Y48         FDCE                                         r  IIC_NUM_18/i_reg[1]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.689    IIC_NUM_18/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.896%)  route 0.383ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.383     2.032    IIC_NUM_17/U1/o_rst_reg_rep__10[0]
    SLICE_X50Y42         FDCE                                         f  IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.836     2.026    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X50Y42         FDCE                                         r  IIC_NUM_17/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    IIC_NUM_17/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/U1/Go_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.406%)  route 0.393ns (73.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y57         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.393     2.041    IIC_NUM_18/U1/o_rst_reg_rep__10[0]
    SLICE_X52Y46         FDCE                                         f  IIC_NUM_18/U1/Go_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.837     2.027    IIC_NUM_18/U1/i_clk_IBUF_BUFG
    SLICE_X52Y46         FDCE                                         r  IIC_NUM_18/U1/Go_reg[0]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X52Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.714    IIC_NUM_18/U1/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.281%)  route 0.396ns (73.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.396     2.044    IIC_NUM_17/U1/o_rst_reg_rep__10[0]
    SLICE_X53Y40         FDCE                                         f  IIC_NUM_17/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.836     2.026    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X53Y40         FDCE                                         r  IIC_NUM_17/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.688    IIC_NUM_17/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_18/i_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.919%)  route 0.425ns (75.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=124, routed)         0.425     2.074    IIC_NUM_18/o_rst_reg_rep__0[0]
    SLICE_X50Y48         FDCE                                         f  IIC_NUM_18/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.838     2.028    IIC_NUM_18/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_18/i_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_18/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.359    





