Version 4
SHEET 1 880 680
WIRE -144 -432 -320 -432
WIRE 192 -416 176 -416
WIRE 272 -416 192 -416
WIRE 368 -416 352 -416
WIRE 480 -400 464 -400
WIRE 192 -384 176 -384
WIRE 272 -384 192 -384
WIRE 368 -384 352 -384
WIRE -144 -368 -320 -368
WIRE 480 -368 480 -400
WIRE 496 -368 480 -368
WIRE 608 -352 592 -352
WIRE 784 -352 768 -352
WIRE 496 -336 480 -336
WIRE 192 -320 176 -320
WIRE 368 -320 192 -320
WIRE 1152 -320 1088 -320
WIRE 1248 -320 1152 -320
WIRE -144 -304 -320 -304
WIRE 480 -304 480 -336
WIRE 480 -304 464 -304
WIRE 192 -288 176 -288
WIRE 368 -288 192 -288
WIRE 1152 -288 1088 -288
WIRE 1248 -288 1152 -288
WIRE 1568 -288 1504 -288
WIRE 1584 -288 1568 -288
WIRE 1184 -256 1168 -256
WIRE 1248 -256 1184 -256
WIRE -144 -224 -320 -224
WIRE 1584 -192 1584 -288
WIRE 1664 -192 1584 -192
WIRE 192 -176 176 -176
WIRE 368 -176 192 -176
WIRE -144 -160 -320 -160
WIRE 480 -160 464 -160
WIRE 1664 -160 1584 -160
WIRE 2112 -160 1920 -160
WIRE 192 -144 176 -144
WIRE 272 -144 192 -144
WIRE 368 -144 352 -144
WIRE 480 -128 480 -160
WIRE 496 -128 480 -128
WIRE 1664 -128 1616 -128
WIRE 608 -112 592 -112
WIRE 784 -112 768 -112
WIRE -144 -96 -320 -96
WIRE 496 -96 480 -96
WIRE 1152 -96 1088 -96
WIRE 1248 -96 1152 -96
WIRE 192 -80 176 -80
WIRE 368 -80 192 -80
WIRE 480 -64 480 -96
WIRE 480 -64 464 -64
WIRE 1152 -64 1088 -64
WIRE 1248 -64 1152 -64
WIRE 1568 -64 1504 -64
WIRE 1584 -64 1584 -160
WIRE 1584 -64 1568 -64
WIRE 1616 -64 1616 -128
WIRE 192 -48 176 -48
WIRE 368 -48 192 -48
WIRE 1184 -32 1168 -32
WIRE 1248 -32 1184 -32
WIRE -448 64 -464 64
WIRE -400 64 -448 64
WIRE -96 64 -160 64
WIRE 0 64 -96 64
WIRE 192 64 176 64
WIRE 272 64 192 64
WIRE 368 64 352 64
WIRE 1152 64 1088 64
WIRE 1248 64 1152 64
WIRE 480 80 464 80
WIRE -400 96 -464 96
WIRE -96 96 -160 96
WIRE 0 96 -96 96
WIRE 192 96 176 96
WIRE 368 96 192 96
WIRE 1152 96 1088 96
WIRE 1248 96 1152 96
WIRE 1568 96 1504 96
WIRE 1584 96 1568 96
WIRE 480 112 480 80
WIRE 496 112 480 112
WIRE 608 128 592 128
WIRE 784 128 768 128
WIRE 1184 128 1168 128
WIRE 1248 128 1184 128
WIRE 496 144 480 144
WIRE 192 160 176 160
WIRE 368 160 192 160
WIRE -448 176 -464 176
WIRE -400 176 -448 176
WIRE -96 176 -160 176
WIRE 0 176 -96 176
WIRE 480 176 480 144
WIRE 480 176 464 176
WIRE 192 192 176 192
WIRE 368 192 192 192
WIRE 1584 192 1584 96
WIRE 1664 192 1584 192
WIRE -400 208 -464 208
WIRE -96 208 -160 208
WIRE 0 208 -96 208
WIRE 1664 224 1584 224
WIRE 2112 224 1920 224
WIRE 1664 256 1616 256
WIRE -448 288 -464 288
WIRE -400 288 -448 288
WIRE -96 288 -160 288
WIRE 0 288 -96 288
WIRE 1152 288 1088 288
WIRE 1248 288 1152 288
WIRE 192 304 176 304
WIRE 368 304 192 304
WIRE -400 320 -464 320
WIRE -96 320 -160 320
WIRE 0 320 -96 320
WIRE 480 320 464 320
WIRE 1152 320 1088 320
WIRE 1248 320 1152 320
WIRE 1568 320 1504 320
WIRE 1584 320 1584 224
WIRE 1584 320 1568 320
WIRE 1616 320 1616 256
WIRE 192 336 176 336
WIRE 368 336 192 336
WIRE 480 352 480 320
WIRE 496 352 480 352
WIRE 1184 352 1168 352
WIRE 1248 352 1184 352
WIRE 608 368 592 368
WIRE 784 368 768 368
WIRE 496 384 480 384
WIRE -448 400 -464 400
WIRE -400 400 -448 400
WIRE -96 400 -160 400
WIRE 0 400 -96 400
WIRE 192 400 176 400
WIRE 368 400 192 400
WIRE 480 416 480 384
WIRE 480 416 464 416
WIRE -400 432 -464 432
WIRE -96 432 -160 432
WIRE 0 432 -96 432
WIRE 192 432 176 432
WIRE 368 432 192 432
FLAG -96 64 Q0m[3:0]
FLAG -96 96 Qb0m[3:0]
FLAG -448 64 Clk0
FLAG -96 176 Q1m[3:0]
FLAG -96 208 Qb1m[3:0]
FLAG -448 176 Clk1
FLAG -96 288 Q2m[3:0]
FLAG -96 320 Qb2m[3:0]
FLAG -448 288 Clk2
FLAG -96 400 Q3m[3:0]
FLAG -96 432 Qb3m[3:0]
FLAG -448 400 Clk3
FLAG 2112 -160 A[3:0]
FLAG 2112 224 B[3:0]
FLAG -320 -160 WrAdd[1:0]
FLAG -320 -96 Clk
FLAG 1184 -256 SelA[0]
FLAG 1616 -64 SelA[1]
FLAG 1616 320 SelB[1]
FLAG -320 -432 D[3:0]
FLAG -464 96 D[3:0]
FLAG -464 208 D[3:0]
FLAG -464 320 D[3:0]
FLAG -464 432 D[3:0]
FLAG -320 -368 SelA[1:0]
FLAG 1184 -32 SelA[0]
FLAG 1184 128 SelB[0]
FLAG 1184 352 SelB[0]
FLAG 1152 -64 Q0m[3:0]
FLAG 1152 -96 Q1m[3:0]
FLAG 1152 -288 Q2m[3:0]
FLAG 1152 -320 Q3m[3:0]
FLAG 1152 96 Q2m[3:0]
FLAG 1152 64 Q3m[3:0]
FLAG 1152 320 Q0m[3:0]
FLAG 1152 288 Q1m[3:0]
FLAG -320 -304 SelB[1:0]
FLAG -320 -224 We
FLAG 784 -352 Clk0
FLAG 192 -320 We
FLAG 192 -416 WrAddr[0]
FLAG 192 -384 WrAddr[1]
FLAG 192 -288 Clk
FLAG 784 -112 Clk1
FLAG 192 -80 We
FLAG 192 -176 WrAddr[0]
FLAG 192 -144 WrAddr[1]
FLAG 192 -48 Clk
FLAG 784 128 Clk2
FLAG 192 160 We
FLAG 192 64 WrAddr[0]
FLAG 192 96 WrAddr[1]
FLAG 192 192 Clk
FLAG 784 368 Clk3
FLAG 192 400 We
FLAG 192 304 WrAddr[0]
FLAG 192 336 WrAddr[1]
FLAG 192 432 Clk
FLAG 1568 -288 Md0[3:0]
FLAG 1568 -64 Md1[3:0]
FLAG 1568 96 Md2[3:0]
FLAG 1568 320 Md3[3:0]
SYMBOL Register -288 192 R0
SYMATTR InstName X1
SYMBOL Register -288 304 R0
SYMATTR InstName X1
SYMBOL Register -288 416 R0
SYMATTR InstName X1
SYMBOL MUX4 1376 -288 R0
SYMATTR InstName X1
SYMBOL MUX4 1376 -64 R0
SYMATTR InstName X1
SYMBOL MUX4 1792 -160 R0
SYMATTR InstName X1
SYMBOL MUX4 1376 96 R0
SYMATTR InstName X1
SYMBOL MUX4 1376 320 R0
SYMATTR InstName X1
SYMBOL MUX4 1792 224 R0
SYMATTR InstName X1
SYMBOL NOR 544 -352 R0
SYMATTR InstName X1
SYMBOL NAND 416 -400 R0
SYMATTR InstName X1
SYMBOL NAND 416 -304 R0
SYMATTR InstName X1
SYMBOL NOR 544 -112 R0
SYMATTR InstName X1
SYMBOL NAND 416 -160 R0
SYMATTR InstName X1
SYMBOL NAND 416 -64 R0
SYMATTR InstName X1
SYMBOL NOR 544 128 R0
SYMATTR InstName X1
SYMBOL NAND 416 80 R0
SYMATTR InstName X1
SYMBOL NAND 416 176 R0
SYMATTR InstName X1
SYMBOL NOR 544 368 R0
SYMATTR InstName X1
SYMBOL NAND 416 320 R0
SYMATTR InstName X1
SYMBOL NAND 416 416 R0
SYMATTR InstName X1
SYMBOL INVERT 304 -416 R0
SYMATTR InstName X1
SYMBOL INVERT 304 -384 R0
SYMATTR InstName X1
SYMBOL INVERT 304 -144 R0
SYMATTR InstName X1
SYMBOL INVERT 304 64 R0
SYMATTR InstName X1
SYMBOL Register -288 80 R0
SYMATTR InstName X1
SYMBOL Buffer 688 -352 R0
SYMATTR InstName X1
SYMBOL Buffer 688 -112 R0
SYMATTR InstName X1
SYMBOL Buffer 688 128 R0
SYMATTR InstName X1
SYMBOL Buffer 688 368 R0
SYMATTR InstName X1
TEXT -1240 -264 Left 2 !.param clkmult = 1\nVclk Clk 0 PULSE(0 5 0 1n 1n {clkmult*0.5m} {clkmult*1m})\nVSa0 SelA[0] 0 PULSE(0 5 0 1n 1n {clkmult*0.5m} {clkmult*1m})\nVSa1 SelA[1] 0 PULSE(0 5 0 1n 1n {clkmult*1m} {clkmult*2m})\nVSb0 SelB[0] 0 PULSE(0 5 0 1n 1n {clkmult*0.5m} {clkmult*1m})\nVSb1 SelB[1] 0 PULSE(0 5 0 1n 1n {clkmult*1m} {clkmult*2m})\nVWe We 0 PULSE(0 5 4m 1n 1n {clkmult*20m} {clkmult*40m})\nVWrAdd0 WrAddr[0] 0 PULSE(0 5 0.2m 1n 1n {clkmult*2m} {clkmult*4m})\nVWrAdd1 WrAddr[1] 0 PULSE(0 5 0.2m 1n 1n {clkmult*4m} {clkmult*8m})\nVD3 D[3] 0 5\nVD2 D[2] 0 5\nVD1 D[1] 0 0\nVD0 D[0] 0 5
TEXT -896 -504 Left 2 !.inc C:\\Users\\tsmil\\bzrestore_2022_07_01\\C\\Users\\tsmilkst\\tsmilkRestore\\C\\Users\\tsmilkst\\Cuesta\\ClassStuff\\CIS240\\Labs\\LogicLibrary\\ModelSp2025.txt
TEXT -1088 496 Left 2 !.tran 80m
