{"Source Block": ["zipcpu/rtl/peripherals/ziptimer.v@152:173@HdlStmProcess", "\t\tend\n\n\t// Set the interrupt on our last tick, as we transition from one to\n\t// zero.\n\treg\tr_zero  = 1'b1;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\tr_zero = 1'b1;\n\t\telse if (wb_write)\n\t\t\tr_zero <= (i_wb_data[(VW-1):0] == 0);\n\t\telse if ((r_running)&&(i_ce))\n\t\tbegin\n\t\t\tif (r_value == {{(VW-1){1'b0}}, 1'b1 })\n\t\t\t\tr_zero <= 1'b1;\n\t\t\telse if ((r_zero)&&(auto_reload))\n\t\t\t\tr_zero <= 1'b0;\n\t\tend\n\n\tinitial\to_int   = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||(wb_write))\n\t\t\to_int <= 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/ziptimer.v@166:183", "\t\t\telse if ((r_zero)&&(auto_reload))\n\t\t\t\tr_zero <= 1'b0;\n\t\tend\n\n\tinitial\to_int   = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||(wb_write))\n\t\t\to_int <= 1'b0;\n\t\telse if (i_ce)\n\t\t\to_int <= (!o_int)&&(r_running)\n\t\t\t\t&&(r_value == { {(VW-1){1'b0}}, 1'b1 });\n\t\telse\n\t\t\to_int <= 1'b0;\n\n\tinitial\to_wb_ack = 1'b0;\n\talways @(posedge i_clk)\n\t\to_wb_ack <= (!i_reset)&&(i_wb_stb);\n\tassign\to_wb_stall = 1'b0;\n"]], "Diff Content": {"Delete": [[159, "\t\t\tr_zero = 1'b1;\n"]], "Add": [[159, "\t\t\tr_zero <= 1'b1;\n"]]}}