

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Apr  8 20:32:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        has-deadlock-hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    6|    6|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     64|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     529|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |data_fifo_U      |        0|  99|   0|    -|     2|   32|       64|
    |feedback_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 198|   0|    0|     4|   64|      128|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |data_din           |         -|   0|  0|  39|          32|          32|
    |icmp_ln9_fu_98_p2  |      icmp|   0|  0|  18|          32|          12|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6    |        or|   0|  0|   2|           1|           1|
    |feedback_din       |    select|   0|  0|  32|           1|          12|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  93|          67|          58|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  37|          7|    1|          7|
    |coef_i_V_blk_n  |   9|          2|    1|          2|
    |data_i_V_blk_n  |   9|          2|    1|          2|
    |data_o_V_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  64|         13|    4|         13|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   6|   0|    6|          0|
    |mul_ln4_reg_138  |  32|   0|   32|          0|
    |tmp_1_reg_128    |  32|   0|   32|          0|
    |tmp_2_reg_133    |  32|   0|   32|          0|
    |tmp_4_reg_143    |  32|   0|   32|          0|
    |tmp_reg_123      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 166|   0|  166|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|           top|  return value|
|data_i_V_dout     |   in|   32|     ap_fifo|      data_i_V|       pointer|
|data_i_V_empty_n  |   in|    1|     ap_fifo|      data_i_V|       pointer|
|data_i_V_read     |  out|    1|     ap_fifo|      data_i_V|       pointer|
|coef_i_V_dout     |   in|   32|     ap_fifo|      coef_i_V|       pointer|
|coef_i_V_empty_n  |   in|    1|     ap_fifo|      coef_i_V|       pointer|
|coef_i_V_read     |  out|    1|     ap_fifo|      coef_i_V|       pointer|
|data_o_V_din      |  out|   32|     ap_fifo|      data_o_V|       pointer|
|data_o_V_full_n   |   in|    1|     ap_fifo|      data_o_V|       pointer|
|data_o_V_write    |  out|    1|     ap_fifo|      data_o_V|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

