{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[6886,4578,76,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[555,5381,0,0],"details":[{"text":"Global interconnect for 0 global loads and 1 global store.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"global_id","total_kernel_resources":[2999,5215,16,0],"type":"function","total_percent":[4.92225,2.73701,2.37971,3.11284,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[0,0,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"/home/ogura/OpenCL-samples/gemm_accel/kernel.cl:3","debug":[[{"filename":"/home/ogura/OpenCL-samples/gemm_accel/kernel.cl","line":3}]],"replace_name":"true","type":"resource","data":[1425,3710,16,0],"children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/ogura/OpenCL-samples/gemm_accel/kernel.cl","line":3}]],"type":"resource","data":[1425,3710,16,0]}]}],"data":[2999,5215,16,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[10440,15174,92,0],"total_percent":[15.6392,9.52798,6.92421,17.8988,0],"total":[10440,15174,92,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}