
SLMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1ac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800d350  0800d350  0001d350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8e8  0800d8e8  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8e8  0800d8e8  0001d8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8f0  0800d8f0  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800d8f0  0800d8f0  0001d8f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800d8f8  0800d8f8  0001d8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800d900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004318  20000204  0800db04  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000451c  0800db04  0002451c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039cb1  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000066bc  00000000  00000000  00059ee5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ed8  00000000  00000000  000605a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001cc0  00000000  00000000  00062480  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001fb58  00000000  00000000  00064140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018836  00000000  00000000  00083c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ab00e  00000000  00000000  0009c4ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001474dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a114  00000000  00000000  00147558  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d334 	.word	0x0800d334

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	0800d334 	.word	0x0800d334

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b972 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4688      	mov	r8, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14b      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4615      	mov	r5, r2
 8000bfa:	d967      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0720 	rsb	r7, r2, #32
 8000c06:	fa01 f302 	lsl.w	r3, r1, r2
 8000c0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c0e:	4095      	lsls	r5, r2
 8000c10:	ea47 0803 	orr.w	r8, r7, r3
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c20:	fa1f fc85 	uxth.w	ip, r5
 8000c24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18eb      	adds	r3, r5, r3
 8000c36:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c3a:	f080 811b 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8118 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c44:	3f02      	subs	r7, #2
 8000c46:	442b      	add	r3, r5
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	192c      	adds	r4, r5, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c66:	f080 8107 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c6a:	45a4      	cmp	ip, r4
 8000c6c:	f240 8104 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c70:	3802      	subs	r0, #2
 8000c72:	442c      	add	r4, r5
 8000c74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c78:	eba4 040c 	sub.w	r4, r4, ip
 8000c7c:	2700      	movs	r7, #0
 8000c7e:	b11e      	cbz	r6, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c6 4300 	strd	r4, r3, [r6]
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0xbe>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80eb 	beq.w	8000e6e <__udivmoddi4+0x286>
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	fab3 f783 	clz	r7, r3
 8000caa:	2f00      	cmp	r7, #0
 8000cac:	d147      	bne.n	8000d3e <__udivmoddi4+0x156>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xd0>
 8000cb2:	4282      	cmp	r2, r0
 8000cb4:	f200 80fa 	bhi.w	8000eac <__udivmoddi4+0x2c4>
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0303 	sbc.w	r3, r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	4698      	mov	r8, r3
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d0e0      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000cc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cca:	e7dd      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000ccc:	b902      	cbnz	r2, 8000cd0 <__udivmoddi4+0xe8>
 8000cce:	deff      	udf	#255	; 0xff
 8000cd0:	fab2 f282 	clz	r2, r2
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f040 808f 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cda:	1b49      	subs	r1, r1, r5
 8000cdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ce0:	fa1f f885 	uxth.w	r8, r5
 8000ce4:	2701      	movs	r7, #1
 8000ce6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfc:	18eb      	adds	r3, r5, r3
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4299      	cmp	r1, r3
 8000d06:	f200 80cd 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x14c>
 8000d24:	192c      	adds	r4, r5, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x14a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80b6 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e79f      	b.n	8000c7e <__udivmoddi4+0x96>
 8000d3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d42:	40bb      	lsls	r3, r7
 8000d44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d5c:	4325      	orrs	r5, r4
 8000d5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d62:	0c2c      	lsrs	r4, r5, #16
 8000d64:	fb08 3319 	mls	r3, r8, r9, r3
 8000d68:	fa1f fa8e 	uxth.w	sl, lr
 8000d6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d70:	fb09 f40a 	mul.w	r4, r9, sl
 8000d74:	429c      	cmp	r4, r3
 8000d76:	fa02 f207 	lsl.w	r2, r2, r7
 8000d7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1e 0303 	adds.w	r3, lr, r3
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a9 0902 	sub.w	r9, r9, #2
 8000d96:	4473      	add	r3, lr
 8000d98:	1b1b      	subs	r3, r3, r4
 8000d9a:	b2ad      	uxth	r5, r5
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dac:	45a2      	cmp	sl, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1e 0404 	adds.w	r4, lr, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a2      	cmp	sl, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4474      	add	r4, lr
 8000dc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dca:	eba4 040a 	sub.w	r4, r4, sl
 8000dce:	454c      	cmp	r4, r9
 8000dd0:	46c2      	mov	sl, r8
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	d354      	bcc.n	8000e80 <__udivmoddi4+0x298>
 8000dd6:	d051      	beq.n	8000e7c <__udivmoddi4+0x294>
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d069      	beq.n	8000eb0 <__udivmoddi4+0x2c8>
 8000ddc:	ebb1 050a 	subs.w	r5, r1, sl
 8000de0:	eb64 0403 	sbc.w	r4, r4, r3
 8000de4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	40fc      	lsrs	r4, r7
 8000dec:	ea4c 0505 	orr.w	r5, ip, r5
 8000df0:	e9c6 5400 	strd	r5, r4, [r6]
 8000df4:	2700      	movs	r7, #0
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000df8:	f1c2 0320 	rsb	r3, r2, #32
 8000dfc:	fa20 f703 	lsr.w	r7, r0, r3
 8000e00:	4095      	lsls	r5, r2
 8000e02:	fa01 f002 	lsl.w	r0, r1, r2
 8000e06:	fa21 f303 	lsr.w	r3, r1, r3
 8000e0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e0e:	4338      	orrs	r0, r7
 8000e10:	0c01      	lsrs	r1, r0, #16
 8000e12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e16:	fa1f f885 	uxth.w	r8, r5
 8000e1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb07 f308 	mul.w	r3, r7, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2e:	1869      	adds	r1, r5, r1
 8000e30:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3f02      	subs	r7, #2
 8000e3c:	4429      	add	r1, r5
 8000e3e:	1acb      	subs	r3, r1, r3
 8000e40:	b281      	uxth	r1, r0
 8000e42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4e:	fb00 f308 	mul.w	r3, r0, r8
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x27e>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e5c:	d217      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d915      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e6c:	e73b      	b.n	8000ce6 <__udivmoddi4+0xfe>
 8000e6e:	4637      	mov	r7, r6
 8000e70:	4630      	mov	r0, r6
 8000e72:	e709      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e74:	4607      	mov	r7, r0
 8000e76:	e6e7      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6fb      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e7c:	4541      	cmp	r1, r8
 8000e7e:	d2ab      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e84:	eb69 020e 	sbc.w	r2, r9, lr
 8000e88:	3801      	subs	r0, #1
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4660      	mov	r0, ip
 8000e90:	e7e9      	b.n	8000e66 <__udivmoddi4+0x27e>
 8000e92:	4618      	mov	r0, r3
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4667      	mov	r7, ip
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	4681      	mov	r9, r0
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	442c      	add	r4, r5
 8000ea2:	e747      	b.n	8000d34 <__udivmoddi4+0x14c>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	442b      	add	r3, r5
 8000eaa:	e72f      	b.n	8000d0c <__udivmoddi4+0x124>
 8000eac:	4638      	mov	r0, r7
 8000eae:	e708      	b.n	8000cc2 <__udivmoddi4+0xda>
 8000eb0:	4637      	mov	r7, r6
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0xa0>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_Init+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <HAL_Init+0x40>)
 8000ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_Init+0x40>)
 8000ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <HAL_Init+0x40>)
 8000eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f8fa 	bl	80010da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f009 fd2a 	bl	800a940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eec:	f009 fb76 	bl	800a5dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40023c00 	.word	0x40023c00

08000efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <HAL_IncTick+0x20>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <HAL_IncTick+0x24>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <HAL_IncTick+0x24>)
 8000f0e:	6013      	str	r3, [r2, #0]
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20004378 	.word	0x20004378

08000f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <HAL_GetTick+0x14>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	20004378 	.word	0x20004378

08000f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f44:	f7ff ffee 	bl	8000f24 <HAL_GetTick>
 8000f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f54:	d005      	beq.n	8000f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f56:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <HAL_Delay+0x40>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4413      	add	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f62:	bf00      	nop
 8000f64:	f7ff ffde 	bl	8000f24 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	68fa      	ldr	r2, [r7, #12]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d8f7      	bhi.n	8000f64 <HAL_Delay+0x28>
  {
  }
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000000 	.word	0x20000000

08000f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb2:	4a04      	ldr	r2, [pc, #16]	; (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	60d3      	str	r3, [r2, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	0a1b      	lsrs	r3, r3, #8
 8000fd2:	f003 0307 	and.w	r3, r3, #7
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	db0b      	blt.n	800100e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f003 021f 	and.w	r2, r3, #31
 8000ffc:	4907      	ldr	r1, [pc, #28]	; (800101c <__NVIC_EnableIRQ+0x38>)
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	095b      	lsrs	r3, r3, #5
 8001004:	2001      	movs	r0, #1
 8001006:	fa00 f202 	lsl.w	r2, r0, r2
 800100a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000e100 	.word	0xe000e100

08001020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001030:	2b00      	cmp	r3, #0
 8001032:	db0a      	blt.n	800104a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	b2da      	uxtb	r2, r3
 8001038:	490c      	ldr	r1, [pc, #48]	; (800106c <__NVIC_SetPriority+0x4c>)
 800103a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103e:	0112      	lsls	r2, r2, #4
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	440b      	add	r3, r1
 8001044:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001048:	e00a      	b.n	8001060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4908      	ldr	r1, [pc, #32]	; (8001070 <__NVIC_SetPriority+0x50>)
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	f003 030f 	and.w	r3, r3, #15
 8001056:	3b04      	subs	r3, #4
 8001058:	0112      	lsls	r2, r2, #4
 800105a:	b2d2      	uxtb	r2, r2
 800105c:	440b      	add	r3, r1
 800105e:	761a      	strb	r2, [r3, #24]
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000e100 	.word	0xe000e100
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	; 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f1c3 0307 	rsb	r3, r3, #7
 800108e:	2b04      	cmp	r3, #4
 8001090:	bf28      	it	cs
 8001092:	2304      	movcs	r3, #4
 8001094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3304      	adds	r3, #4
 800109a:	2b06      	cmp	r3, #6
 800109c:	d902      	bls.n	80010a4 <NVIC_EncodePriority+0x30>
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3b03      	subs	r3, #3
 80010a2:	e000      	b.n	80010a6 <NVIC_EncodePriority+0x32>
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43da      	mvns	r2, r3
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	401a      	ands	r2, r3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	43d9      	mvns	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010cc:	4313      	orrs	r3, r2
         );
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3724      	adds	r7, #36	; 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff ff4c 	bl	8000f80 <__NVIC_SetPriorityGrouping>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001102:	f7ff ff61 	bl	8000fc8 <__NVIC_GetPriorityGrouping>
 8001106:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	68b9      	ldr	r1, [r7, #8]
 800110c:	6978      	ldr	r0, [r7, #20]
 800110e:	f7ff ffb1 	bl	8001074 <NVIC_EncodePriority>
 8001112:	4602      	mov	r2, r0
 8001114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001118:	4611      	mov	r1, r2
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff80 	bl	8001020 <__NVIC_SetPriority>
}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff54 	bl	8000fe4 <__NVIC_EnableIRQ>
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b089      	sub	sp, #36	; 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	e159      	b.n	8001414 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001160:	2201      	movs	r2, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	429a      	cmp	r2, r3
 800117a:	f040 8148 	bne.w	800140e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b02      	cmp	r3, #2
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x4a>
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b12      	cmp	r3, #18
 800118c:	d123      	bne.n	80011d6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	08da      	lsrs	r2, r3, #3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	3208      	adds	r2, #8
 8001196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	220f      	movs	r2, #15
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4013      	ands	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	f003 0307 	and.w	r3, r3, #7
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	08da      	lsrs	r2, r3, #3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3208      	adds	r2, #8
 80011d0:	69b9      	ldr	r1, [r7, #24]
 80011d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 0203 	and.w	r2, r3, #3
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d00b      	beq.n	800122a <HAL_GPIO_Init+0xe6>
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d007      	beq.n	800122a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800121e:	2b11      	cmp	r3, #17
 8001220:	d003      	beq.n	800122a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b12      	cmp	r3, #18
 8001228:	d130      	bne.n	800128c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	2203      	movs	r2, #3
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	68da      	ldr	r2, [r3, #12]
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4313      	orrs	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001260:	2201      	movs	r2, #1
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	091b      	lsrs	r3, r3, #4
 8001276:	f003 0201 	and.w	r2, r3, #1
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	2203      	movs	r2, #3
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 80a2 	beq.w	800140e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b56      	ldr	r3, [pc, #344]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	4a55      	ldr	r2, [pc, #340]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d8:	6453      	str	r3, [r2, #68]	; 0x44
 80012da:	4b53      	ldr	r3, [pc, #332]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012e6:	4a51      	ldr	r2, [pc, #324]	; (800142c <HAL_GPIO_Init+0x2e8>)
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	089b      	lsrs	r3, r3, #2
 80012ec:	3302      	adds	r3, #2
 80012ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	220f      	movs	r2, #15
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a48      	ldr	r2, [pc, #288]	; (8001430 <HAL_GPIO_Init+0x2ec>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d019      	beq.n	8001346 <HAL_GPIO_Init+0x202>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a47      	ldr	r2, [pc, #284]	; (8001434 <HAL_GPIO_Init+0x2f0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x1fe>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a46      	ldr	r2, [pc, #280]	; (8001438 <HAL_GPIO_Init+0x2f4>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x1fa>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a45      	ldr	r2, [pc, #276]	; (800143c <HAL_GPIO_Init+0x2f8>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x1f6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a44      	ldr	r2, [pc, #272]	; (8001440 <HAL_GPIO_Init+0x2fc>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x1f2>
 8001332:	2304      	movs	r3, #4
 8001334:	e008      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001336:	2307      	movs	r3, #7
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133a:	2303      	movs	r3, #3
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001346:	2300      	movs	r3, #0
 8001348:	69fa      	ldr	r2, [r7, #28]
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	4934      	ldr	r1, [pc, #208]	; (800142c <HAL_GPIO_Init+0x2e8>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001366:	4b37      	ldr	r3, [pc, #220]	; (8001444 <HAL_GPIO_Init+0x300>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800138a:	4a2e      	ldr	r2, [pc, #184]	; (8001444 <HAL_GPIO_Init+0x300>)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001390:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <HAL_GPIO_Init+0x300>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013b4:	4a23      	ldr	r2, [pc, #140]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ba:	4b22      	ldr	r3, [pc, #136]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013de:	4a19      	ldr	r2, [pc, #100]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <HAL_GPIO_Init+0x300>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001408:	4a0e      	ldr	r2, [pc, #56]	; (8001444 <HAL_GPIO_Init+0x300>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3301      	adds	r3, #1
 8001412:	61fb      	str	r3, [r7, #28]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	f67f aea2 	bls.w	8001160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800141c:	bf00      	nop
 800141e:	3724      	adds	r7, #36	; 0x24
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	40023800 	.word	0x40023800
 800142c:	40013800 	.word	0x40013800
 8001430:	40020000 	.word	0x40020000
 8001434:	40020400 	.word	0x40020400
 8001438:	40020800 	.word	0x40020800
 800143c:	40020c00 	.word	0x40020c00
 8001440:	40021000 	.word	0x40021000
 8001444:	40013c00 	.word	0x40013c00

08001448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	460b      	mov	r3, r1
 8001452:	807b      	strh	r3, [r7, #2]
 8001454:	4613      	mov	r3, r2
 8001456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001458:	787b      	ldrb	r3, [r7, #1]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001464:	e003      	b.n	800146e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001466:	887b      	ldrh	r3, [r7, #2]
 8001468:	041a      	lsls	r2, r3, #16
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	619a      	str	r2, [r3, #24]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001488:	695a      	ldr	r2, [r3, #20]
 800148a:	88fb      	ldrh	r3, [r7, #6]
 800148c:	4013      	ands	r3, r2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d006      	beq.n	80014a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001492:	4a05      	ldr	r2, [pc, #20]	; (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001498:	88fb      	ldrh	r3, [r7, #6]
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f806 	bl	80014ac <HAL_GPIO_EXTI_Callback>
  }
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40013c00 	.word	0x40013c00

080014ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e22d      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d075      	beq.n	80015ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014e2:	4ba3      	ldr	r3, [pc, #652]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f003 030c 	and.w	r3, r3, #12
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d00c      	beq.n	8001508 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ee:	4ba0      	ldr	r3, [pc, #640]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d112      	bne.n	8001520 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014fa:	4b9d      	ldr	r3, [pc, #628]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001502:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001506:	d10b      	bne.n	8001520 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001508:	4b99      	ldr	r3, [pc, #612]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d05b      	beq.n	80015cc <HAL_RCC_OscConfig+0x108>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d157      	bne.n	80015cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e208      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001528:	d106      	bne.n	8001538 <HAL_RCC_OscConfig+0x74>
 800152a:	4b91      	ldr	r3, [pc, #580]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a90      	ldr	r2, [pc, #576]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e01d      	b.n	8001574 <HAL_RCC_OscConfig+0xb0>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001540:	d10c      	bne.n	800155c <HAL_RCC_OscConfig+0x98>
 8001542:	4b8b      	ldr	r3, [pc, #556]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a8a      	ldr	r2, [pc, #552]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001548:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	4b88      	ldr	r3, [pc, #544]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a87      	ldr	r2, [pc, #540]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	e00b      	b.n	8001574 <HAL_RCC_OscConfig+0xb0>
 800155c:	4b84      	ldr	r3, [pc, #528]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a83      	ldr	r2, [pc, #524]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b81      	ldr	r3, [pc, #516]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a80      	ldr	r2, [pc, #512]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 800156e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d013      	beq.n	80015a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fcd2 	bl	8000f24 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001584:	f7ff fcce 	bl	8000f24 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e1cd      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001596:	4b76      	ldr	r3, [pc, #472]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCC_OscConfig+0xc0>
 80015a2:	e014      	b.n	80015ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7ff fcbe 	bl	8000f24 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015ac:	f7ff fcba 	bl	8000f24 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b64      	cmp	r3, #100	; 0x64
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e1b9      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015be:	4b6c      	ldr	r3, [pc, #432]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0xe8>
 80015ca:	e000      	b.n	80015ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d063      	beq.n	80016a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015da:	4b65      	ldr	r3, [pc, #404]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d00b      	beq.n	80015fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015e6:	4b62      	ldr	r3, [pc, #392]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ee:	2b08      	cmp	r3, #8
 80015f0:	d11c      	bne.n	800162c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015f2:	4b5f      	ldr	r3, [pc, #380]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d116      	bne.n	800162c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015fe:	4b5c      	ldr	r3, [pc, #368]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <HAL_RCC_OscConfig+0x152>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d001      	beq.n	8001616 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e18d      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001616:	4b56      	ldr	r3, [pc, #344]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	4952      	ldr	r1, [pc, #328]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800162a:	e03a      	b.n	80016a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d020      	beq.n	8001676 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001634:	4b4f      	ldr	r3, [pc, #316]	; (8001774 <HAL_RCC_OscConfig+0x2b0>)
 8001636:	2201      	movs	r2, #1
 8001638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163a:	f7ff fc73 	bl	8000f24 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001642:	f7ff fc6f 	bl	8000f24 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e16e      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001654:	4b46      	ldr	r3, [pc, #280]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d0f0      	beq.n	8001642 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001660:	4b43      	ldr	r3, [pc, #268]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4940      	ldr	r1, [pc, #256]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	4313      	orrs	r3, r2
 8001672:	600b      	str	r3, [r1, #0]
 8001674:	e015      	b.n	80016a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001676:	4b3f      	ldr	r3, [pc, #252]	; (8001774 <HAL_RCC_OscConfig+0x2b0>)
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167c:	f7ff fc52 	bl	8000f24 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001684:	f7ff fc4e 	bl	8000f24 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e14d      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001696:	4b36      	ldr	r3, [pc, #216]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d030      	beq.n	8001710 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d016      	beq.n	80016e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016b6:	4b30      	ldr	r3, [pc, #192]	; (8001778 <HAL_RCC_OscConfig+0x2b4>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016bc:	f7ff fc32 	bl	8000f24 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016c4:	f7ff fc2e 	bl	8000f24 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e12d      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 80016d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d0f0      	beq.n	80016c4 <HAL_RCC_OscConfig+0x200>
 80016e2:	e015      	b.n	8001710 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016e4:	4b24      	ldr	r3, [pc, #144]	; (8001778 <HAL_RCC_OscConfig+0x2b4>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ea:	f7ff fc1b 	bl	8000f24 <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f2:	f7ff fc17 	bl	8000f24 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e116      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f0      	bne.n	80016f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 80a0 	beq.w	800185e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001722:	4b13      	ldr	r3, [pc, #76]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10f      	bne.n	800174e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	4a0e      	ldr	r2, [pc, #56]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173c:	6413      	str	r3, [r2, #64]	; 0x40
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <HAL_RCC_OscConfig+0x2ac>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800174a:	2301      	movs	r3, #1
 800174c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174e:	4b0b      	ldr	r3, [pc, #44]	; (800177c <HAL_RCC_OscConfig+0x2b8>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001756:	2b00      	cmp	r3, #0
 8001758:	d121      	bne.n	800179e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800175a:	4b08      	ldr	r3, [pc, #32]	; (800177c <HAL_RCC_OscConfig+0x2b8>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_RCC_OscConfig+0x2b8>)
 8001760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001766:	f7ff fbdd 	bl	8000f24 <HAL_GetTick>
 800176a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176c:	e011      	b.n	8001792 <HAL_RCC_OscConfig+0x2ce>
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800
 8001774:	42470000 	.word	0x42470000
 8001778:	42470e80 	.word	0x42470e80
 800177c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001780:	f7ff fbd0 	bl	8000f24 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e0cf      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001792:	4b6a      	ldr	r3, [pc, #424]	; (800193c <HAL_RCC_OscConfig+0x478>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f0      	beq.n	8001780 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d106      	bne.n	80017b4 <HAL_RCC_OscConfig+0x2f0>
 80017a6:	4b66      	ldr	r3, [pc, #408]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017aa:	4a65      	ldr	r2, [pc, #404]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6713      	str	r3, [r2, #112]	; 0x70
 80017b2:	e01c      	b.n	80017ee <HAL_RCC_OscConfig+0x32a>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b05      	cmp	r3, #5
 80017ba:	d10c      	bne.n	80017d6 <HAL_RCC_OscConfig+0x312>
 80017bc:	4b60      	ldr	r3, [pc, #384]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c0:	4a5f      	ldr	r2, [pc, #380]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6713      	str	r3, [r2, #112]	; 0x70
 80017c8:	4b5d      	ldr	r3, [pc, #372]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017cc:	4a5c      	ldr	r2, [pc, #368]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	6713      	str	r3, [r2, #112]	; 0x70
 80017d4:	e00b      	b.n	80017ee <HAL_RCC_OscConfig+0x32a>
 80017d6:	4b5a      	ldr	r3, [pc, #360]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017da:	4a59      	ldr	r2, [pc, #356]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017dc:	f023 0301 	bic.w	r3, r3, #1
 80017e0:	6713      	str	r3, [r2, #112]	; 0x70
 80017e2:	4b57      	ldr	r3, [pc, #348]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e6:	4a56      	ldr	r2, [pc, #344]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80017e8:	f023 0304 	bic.w	r3, r3, #4
 80017ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d015      	beq.n	8001822 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f6:	f7ff fb95 	bl	8000f24 <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017fc:	e00a      	b.n	8001814 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017fe:	f7ff fb91 	bl	8000f24 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	f241 3288 	movw	r2, #5000	; 0x1388
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e08e      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001814:	4b4a      	ldr	r3, [pc, #296]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0ee      	beq.n	80017fe <HAL_RCC_OscConfig+0x33a>
 8001820:	e014      	b.n	800184c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001822:	f7ff fb7f 	bl	8000f24 <HAL_GetTick>
 8001826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001828:	e00a      	b.n	8001840 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800182a:	f7ff fb7b 	bl	8000f24 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	f241 3288 	movw	r2, #5000	; 0x1388
 8001838:	4293      	cmp	r3, r2
 800183a:	d901      	bls.n	8001840 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e078      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001840:	4b3f      	ldr	r3, [pc, #252]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1ee      	bne.n	800182a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800184c:	7dfb      	ldrb	r3, [r7, #23]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d105      	bne.n	800185e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001852:	4b3b      	ldr	r3, [pc, #236]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	4a3a      	ldr	r2, [pc, #232]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800185c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d064      	beq.n	8001930 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 030c 	and.w	r3, r3, #12
 800186e:	2b08      	cmp	r3, #8
 8001870:	d05c      	beq.n	800192c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d141      	bne.n	80018fe <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800187a:	4b32      	ldr	r3, [pc, #200]	; (8001944 <HAL_RCC_OscConfig+0x480>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff fb50 	bl	8000f24 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff fb4c 	bl	8000f24 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e04b      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189a:	4b29      	ldr	r3, [pc, #164]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69da      	ldr	r2, [r3, #28]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b4:	019b      	lsls	r3, r3, #6
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018bc:	085b      	lsrs	r3, r3, #1
 80018be:	3b01      	subs	r3, #1
 80018c0:	041b      	lsls	r3, r3, #16
 80018c2:	431a      	orrs	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c8:	061b      	lsls	r3, r3, #24
 80018ca:	491d      	ldr	r1, [pc, #116]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <HAL_RCC_OscConfig+0x480>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff fb25 	bl	8000f24 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff fb21 	bl	8000f24 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e020      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f0:	4b13      	ldr	r3, [pc, #76]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x41a>
 80018fc:	e018      	b.n	8001930 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b11      	ldr	r3, [pc, #68]	; (8001944 <HAL_RCC_OscConfig+0x480>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7ff fb0e 	bl	8000f24 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff fb0a 	bl	8000f24 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e009      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191e:	4b08      	ldr	r3, [pc, #32]	; (8001940 <HAL_RCC_OscConfig+0x47c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x448>
 800192a:	e001      	b.n	8001930 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e000      	b.n	8001932 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40007000 	.word	0x40007000
 8001940:	40023800 	.word	0x40023800
 8001944:	42470060 	.word	0x42470060

08001948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d101      	bne.n	800195c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e0ca      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800195c:	4b67      	ldr	r3, [pc, #412]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 030f 	and.w	r3, r3, #15
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	429a      	cmp	r2, r3
 8001968:	d90c      	bls.n	8001984 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196a:	4b64      	ldr	r3, [pc, #400]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001972:	4b62      	ldr	r3, [pc, #392]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	d001      	beq.n	8001984 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e0b6      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d020      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800199c:	4b58      	ldr	r3, [pc, #352]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	4a57      	ldr	r2, [pc, #348]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0308 	and.w	r3, r3, #8
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d005      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019b4:	4b52      	ldr	r3, [pc, #328]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4a51      	ldr	r2, [pc, #324]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c0:	4b4f      	ldr	r3, [pc, #316]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	494c      	ldr	r1, [pc, #304]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d044      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d107      	bne.n	80019f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e6:	4b46      	ldr	r3, [pc, #280]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d119      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e07d      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d003      	beq.n	8001a06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d107      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a06:	4b3e      	ldr	r3, [pc, #248]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d109      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e06d      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a16:	4b3a      	ldr	r3, [pc, #232]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e065      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a26:	4b36      	ldr	r3, [pc, #216]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f023 0203 	bic.w	r2, r3, #3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	4933      	ldr	r1, [pc, #204]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a38:	f7ff fa74 	bl	8000f24 <HAL_GetTick>
 8001a3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3e:	e00a      	b.n	8001a56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a40:	f7ff fa70 	bl	8000f24 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e04d      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a56:	4b2a      	ldr	r3, [pc, #168]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f003 020c 	and.w	r2, r3, #12
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d1eb      	bne.n	8001a40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a68:	4b24      	ldr	r3, [pc, #144]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 030f 	and.w	r3, r3, #15
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d20c      	bcs.n	8001a90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a76:	4b21      	ldr	r3, [pc, #132]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 8001a78:	683a      	ldr	r2, [r7, #0]
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <HAL_RCC_ClockConfig+0x1b4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d001      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e030      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d008      	beq.n	8001aae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	4915      	ldr	r1, [pc, #84]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0308 	and.w	r3, r3, #8
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d009      	beq.n	8001ace <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	490d      	ldr	r1, [pc, #52]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ace:	f000 f81d 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001ad2:	4601      	mov	r1, r0
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	091b      	lsrs	r3, r3, #4
 8001ada:	f003 030f 	and.w	r3, r3, #15
 8001ade:	4a09      	ldr	r2, [pc, #36]	; (8001b04 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	5cd3      	ldrb	r3, [r2, r3]
 8001ae2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ae6:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <HAL_RCC_ClockConfig+0x1c0>)
 8001ae8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001aea:	2000      	movs	r0, #0
 8001aec:	f008 ff28 	bl	800a940 <HAL_InitTick>

  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023c00 	.word	0x40023c00
 8001b00:	40023800 	.word	0x40023800
 8001b04:	0800d570 	.word	0x0800d570
 8001b08:	20000030 	.word	0x20000030

08001b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b22:	4b63      	ldr	r3, [pc, #396]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f003 030c 	and.w	r3, r3, #12
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d007      	beq.n	8001b3e <HAL_RCC_GetSysClockFreq+0x32>
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d008      	beq.n	8001b44 <HAL_RCC_GetSysClockFreq+0x38>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f040 80b4 	bne.w	8001ca0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b5e      	ldr	r3, [pc, #376]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b3a:	60bb      	str	r3, [r7, #8]
       break;
 8001b3c:	e0b3      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b3e:	4b5e      	ldr	r3, [pc, #376]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001b40:	60bb      	str	r3, [r7, #8]
      break;
 8001b42:	e0b0      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b44:	4b5a      	ldr	r3, [pc, #360]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b4e:	4b58      	ldr	r3, [pc, #352]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d04a      	beq.n	8001bf0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b5a:	4b55      	ldr	r3, [pc, #340]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	099b      	lsrs	r3, r3, #6
 8001b60:	f04f 0400 	mov.w	r4, #0
 8001b64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	ea03 0501 	and.w	r5, r3, r1
 8001b70:	ea04 0602 	and.w	r6, r4, r2
 8001b74:	4629      	mov	r1, r5
 8001b76:	4632      	mov	r2, r6
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	f04f 0400 	mov.w	r4, #0
 8001b80:	0154      	lsls	r4, r2, #5
 8001b82:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b86:	014b      	lsls	r3, r1, #5
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4622      	mov	r2, r4
 8001b8c:	1b49      	subs	r1, r1, r5
 8001b8e:	eb62 0206 	sbc.w	r2, r2, r6
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	f04f 0400 	mov.w	r4, #0
 8001b9a:	0194      	lsls	r4, r2, #6
 8001b9c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001ba0:	018b      	lsls	r3, r1, #6
 8001ba2:	1a5b      	subs	r3, r3, r1
 8001ba4:	eb64 0402 	sbc.w	r4, r4, r2
 8001ba8:	f04f 0100 	mov.w	r1, #0
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	00e2      	lsls	r2, r4, #3
 8001bb2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001bb6:	00d9      	lsls	r1, r3, #3
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4614      	mov	r4, r2
 8001bbc:	195b      	adds	r3, r3, r5
 8001bbe:	eb44 0406 	adc.w	r4, r4, r6
 8001bc2:	f04f 0100 	mov.w	r1, #0
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	0262      	lsls	r2, r4, #9
 8001bcc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001bd0:	0259      	lsls	r1, r3, #9
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4614      	mov	r4, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	4621      	mov	r1, r4
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f04f 0400 	mov.w	r4, #0
 8001be0:	461a      	mov	r2, r3
 8001be2:	4623      	mov	r3, r4
 8001be4:	f7fe ffe8 	bl	8000bb8 <__aeabi_uldivmod>
 8001be8:	4603      	mov	r3, r0
 8001bea:	460c      	mov	r4, r1
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	e049      	b.n	8001c84 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf0:	4b2f      	ldr	r3, [pc, #188]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	099b      	lsrs	r3, r3, #6
 8001bf6:	f04f 0400 	mov.w	r4, #0
 8001bfa:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	ea03 0501 	and.w	r5, r3, r1
 8001c06:	ea04 0602 	and.w	r6, r4, r2
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	4632      	mov	r2, r6
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	f04f 0400 	mov.w	r4, #0
 8001c16:	0154      	lsls	r4, r2, #5
 8001c18:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c1c:	014b      	lsls	r3, r1, #5
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4622      	mov	r2, r4
 8001c22:	1b49      	subs	r1, r1, r5
 8001c24:	eb62 0206 	sbc.w	r2, r2, r6
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	f04f 0400 	mov.w	r4, #0
 8001c30:	0194      	lsls	r4, r2, #6
 8001c32:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c36:	018b      	lsls	r3, r1, #6
 8001c38:	1a5b      	subs	r3, r3, r1
 8001c3a:	eb64 0402 	sbc.w	r4, r4, r2
 8001c3e:	f04f 0100 	mov.w	r1, #0
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	00e2      	lsls	r2, r4, #3
 8001c48:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c4c:	00d9      	lsls	r1, r3, #3
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4614      	mov	r4, r2
 8001c52:	195b      	adds	r3, r3, r5
 8001c54:	eb44 0406 	adc.w	r4, r4, r6
 8001c58:	f04f 0100 	mov.w	r1, #0
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	02a2      	lsls	r2, r4, #10
 8001c62:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001c66:	0299      	lsls	r1, r3, #10
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4614      	mov	r4, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	4621      	mov	r1, r4
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f04f 0400 	mov.w	r4, #0
 8001c76:	461a      	mov	r2, r3
 8001c78:	4623      	mov	r3, r4
 8001c7a:	f7fe ff9d 	bl	8000bb8 <__aeabi_uldivmod>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460c      	mov	r4, r1
 8001c82:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c84:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	3301      	adds	r3, #1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9c:	60bb      	str	r3, [r7, #8]
      break;
 8001c9e:	e002      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ca0:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001ca2:	60bb      	str	r3, [r7, #8]
      break;
 8001ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca6:	68bb      	ldr	r3, [r7, #8]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	00f42400 	.word	0x00f42400
 8001cb8:	007a1200 	.word	0x007a1200

08001cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000030 	.word	0x20000030

08001cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cd8:	f7ff fff0 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001cdc:	4601      	mov	r1, r0
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	0a9b      	lsrs	r3, r3, #10
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	4a03      	ldr	r2, [pc, #12]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	0800d580 	.word	0x0800d580

08001cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d00:	f7ff ffdc 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001d04:	4601      	mov	r1, r0
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	0b5b      	lsrs	r3, r3, #13
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	4a03      	ldr	r2, [pc, #12]	; (8001d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d12:	5cd3      	ldrb	r3, [r2, r3]
 8001d14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	0800d580 	.word	0x0800d580

08001d24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	220f      	movs	r2, #15
 8001d32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0203 	and.w	r2, r3, #3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	08db      	lsrs	r3, r3, #3
 8001d5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d66:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <HAL_RCC_GetClockConfig+0x60>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 020f 	and.w	r2, r3, #15
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	601a      	str	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40023c00 	.word	0x40023c00

08001d88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e056      	b.n	8001e48 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d106      	bne.n	8001dba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f008 fc3d 	bl	800a634 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dd0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	431a      	orrs	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	ea42 0103 	orr.w	r1, r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	0c1b      	lsrs	r3, r3, #16
 8001e18:	f003 0104 	and.w	r1, r3, #4
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	69da      	ldr	r2, [r3, #28]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e36:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b088      	sub	sp, #32
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d101      	bne.n	8001e72 <HAL_SPI_Transmit+0x22>
 8001e6e:	2302      	movs	r3, #2
 8001e70:	e11e      	b.n	80020b0 <HAL_SPI_Transmit+0x260>
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e7a:	f7ff f853 	bl	8000f24 <HAL_GetTick>
 8001e7e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001e80:	88fb      	ldrh	r3, [r7, #6]
 8001e82:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d002      	beq.n	8001e96 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001e90:	2302      	movs	r3, #2
 8001e92:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e94:	e103      	b.n	800209e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <HAL_SPI_Transmit+0x52>
 8001e9c:	88fb      	ldrh	r3, [r7, #6]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d102      	bne.n	8001ea8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001ea6:	e0fa      	b.n	800209e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2203      	movs	r2, #3
 8001eac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	68ba      	ldr	r2, [r7, #8]
 8001eba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	88fa      	ldrh	r2, [r7, #6]
 8001ec0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	88fa      	ldrh	r2, [r7, #6]
 8001ec6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001eee:	d107      	bne.n	8001f00 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001efe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0a:	2b40      	cmp	r3, #64	; 0x40
 8001f0c:	d007      	beq.n	8001f1e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f26:	d14b      	bne.n	8001fc0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d002      	beq.n	8001f36 <HAL_SPI_Transmit+0xe6>
 8001f30:	8afb      	ldrh	r3, [r7, #22]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d13e      	bne.n	8001fb4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	881a      	ldrh	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	1c9a      	adds	r2, r3, #2
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001f5a:	e02b      	b.n	8001fb4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d112      	bne.n	8001f90 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	881a      	ldrh	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	1c9a      	adds	r2, r3, #2
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3b01      	subs	r3, #1
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	86da      	strh	r2, [r3, #54]	; 0x36
 8001f8e:	e011      	b.n	8001fb4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f90:	f7fe ffc8 	bl	8000f24 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d803      	bhi.n	8001fa8 <HAL_SPI_Transmit+0x158>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fa6:	d102      	bne.n	8001fae <HAL_SPI_Transmit+0x15e>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d102      	bne.n	8001fb4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001fb2:	e074      	b.n	800209e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1ce      	bne.n	8001f5c <HAL_SPI_Transmit+0x10c>
 8001fbe:	e04c      	b.n	800205a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <HAL_SPI_Transmit+0x17e>
 8001fc8:	8afb      	ldrh	r3, [r7, #22]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d140      	bne.n	8002050 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	330c      	adds	r3, #12
 8001fd8:	7812      	ldrb	r2, [r2, #0]
 8001fda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	3b01      	subs	r3, #1
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001ff4:	e02c      	b.n	8002050 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b02      	cmp	r3, #2
 8002002:	d113      	bne.n	800202c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	330c      	adds	r3, #12
 800200e:	7812      	ldrb	r2, [r2, #0]
 8002010:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002020:	b29b      	uxth	r3, r3
 8002022:	3b01      	subs	r3, #1
 8002024:	b29a      	uxth	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	86da      	strh	r2, [r3, #54]	; 0x36
 800202a:	e011      	b.n	8002050 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800202c:	f7fe ff7a 	bl	8000f24 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d803      	bhi.n	8002044 <HAL_SPI_Transmit+0x1f4>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002042:	d102      	bne.n	800204a <HAL_SPI_Transmit+0x1fa>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800204e:	e026      	b.n	800209e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002054:	b29b      	uxth	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1cd      	bne.n	8001ff6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	6839      	ldr	r1, [r7, #0]
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 fba4 	bl	80027ac <SPI_EndRxTxTransaction>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2220      	movs	r2, #32
 800206e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d10a      	bne.n	800208e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002078:	2300      	movs	r3, #0
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	2b00      	cmp	r3, #0
 8002094:	d002      	beq.n	800209c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	77fb      	strb	r3, [r7, #31]
 800209a:	e000      	b.n	800209e <HAL_SPI_Transmit+0x24e>
  }

error:
 800209c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80020ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3720      	adds	r7, #32
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af02      	add	r7, sp, #8
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	603b      	str	r3, [r7, #0]
 80020c4:	4613      	mov	r3, r2
 80020c6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020d4:	d112      	bne.n	80020fc <HAL_SPI_Receive+0x44>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10e      	bne.n	80020fc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2204      	movs	r2, #4
 80020e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80020e6:	88fa      	ldrh	r2, [r7, #6]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	4613      	mov	r3, r2
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f8e9 	bl	80022ca <HAL_SPI_TransmitReceive>
 80020f8:	4603      	mov	r3, r0
 80020fa:	e0e2      	b.n	80022c2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_SPI_Receive+0x52>
 8002106:	2302      	movs	r3, #2
 8002108:	e0db      	b.n	80022c2 <HAL_SPI_Receive+0x20a>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002112:	f7fe ff07 	bl	8000f24 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b01      	cmp	r3, #1
 8002122:	d002      	beq.n	800212a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002124:	2302      	movs	r3, #2
 8002126:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002128:	e0c2      	b.n	80022b0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d002      	beq.n	8002136 <HAL_SPI_Receive+0x7e>
 8002130:	88fb      	ldrh	r3, [r7, #6]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d102      	bne.n	800213c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	75fb      	strb	r3, [r7, #23]
    goto error;
 800213a:	e0b9      	b.n	80022b0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2204      	movs	r2, #4
 8002140:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	88fa      	ldrh	r2, [r7, #6]
 8002154:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	88fa      	ldrh	r2, [r7, #6]
 800215a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2200      	movs	r2, #0
 8002160:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002182:	d107      	bne.n	8002194 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002192:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219e:	2b40      	cmp	r3, #64	; 0x40
 80021a0:	d007      	beq.n	80021b2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021b0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d162      	bne.n	8002280 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80021ba:	e02e      	b.n	800221a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d115      	bne.n	80021f6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f103 020c 	add.w	r2, r3, #12
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021d6:	7812      	ldrb	r2, [r2, #0]
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80021f4:	e011      	b.n	800221a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021f6:	f7fe fe95 	bl	8000f24 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d803      	bhi.n	800220e <HAL_SPI_Receive+0x156>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800220c:	d102      	bne.n	8002214 <HAL_SPI_Receive+0x15c>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002218:	e04a      	b.n	80022b0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800221e:	b29b      	uxth	r3, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1cb      	bne.n	80021bc <HAL_SPI_Receive+0x104>
 8002224:	e031      	b.n	800228a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b01      	cmp	r3, #1
 8002232:	d113      	bne.n	800225c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223e:	b292      	uxth	r2, r2
 8002240:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002246:	1c9a      	adds	r2, r3, #2
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002250:	b29b      	uxth	r3, r3
 8002252:	3b01      	subs	r3, #1
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	87da      	strh	r2, [r3, #62]	; 0x3e
 800225a:	e011      	b.n	8002280 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800225c:	f7fe fe62 	bl	8000f24 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	429a      	cmp	r2, r3
 800226a:	d803      	bhi.n	8002274 <HAL_SPI_Receive+0x1bc>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002272:	d102      	bne.n	800227a <HAL_SPI_Receive+0x1c2>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d102      	bne.n	8002280 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800227e:	e017      	b.n	80022b0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002284:	b29b      	uxth	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1cd      	bne.n	8002226 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	6839      	ldr	r1, [r7, #0]
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 fa27 	bl	80026e2 <SPI_EndRxTransaction>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d002      	beq.n	80022a0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2220      	movs	r2, #32
 800229e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	75fb      	strb	r3, [r7, #23]
 80022ac:	e000      	b.n	80022b0 <HAL_SPI_Receive+0x1f8>
  }

error :
 80022ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80022c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b08c      	sub	sp, #48	; 0x30
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80022d8:	2301      	movs	r3, #1
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_SPI_TransmitReceive+0x26>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e18a      	b.n	8002606 <HAL_SPI_TransmitReceive+0x33c>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022f8:	f7fe fe14 	bl	8000f24 <HAL_GetTick>
 80022fc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800230e:	887b      	ldrh	r3, [r7, #2]
 8002310:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002312:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002316:	2b01      	cmp	r3, #1
 8002318:	d00f      	beq.n	800233a <HAL_SPI_TransmitReceive+0x70>
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002320:	d107      	bne.n	8002332 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d103      	bne.n	8002332 <HAL_SPI_TransmitReceive+0x68>
 800232a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800232e:	2b04      	cmp	r3, #4
 8002330:	d003      	beq.n	800233a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002332:	2302      	movs	r3, #2
 8002334:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002338:	e15b      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_SPI_TransmitReceive+0x82>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d002      	beq.n	800234c <HAL_SPI_TransmitReceive+0x82>
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d103      	bne.n	8002354 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002352:	e14e      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b04      	cmp	r3, #4
 800235e:	d003      	beq.n	8002368 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2205      	movs	r2, #5
 8002364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	887a      	ldrh	r2, [r7, #2]
 800237e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	887a      	ldrh	r2, [r7, #2]
 800238a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a8:	2b40      	cmp	r3, #64	; 0x40
 80023aa:	d007      	beq.n	80023bc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023c4:	d178      	bne.n	80024b8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <HAL_SPI_TransmitReceive+0x10a>
 80023ce:	8b7b      	ldrh	r3, [r7, #26]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d166      	bne.n	80024a2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d8:	881a      	ldrh	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e4:	1c9a      	adds	r2, r3, #2
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023f8:	e053      	b.n	80024a2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b02      	cmp	r3, #2
 8002406:	d11b      	bne.n	8002440 <HAL_SPI_TransmitReceive+0x176>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800240c:	b29b      	uxth	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d016      	beq.n	8002440 <HAL_SPI_TransmitReceive+0x176>
 8002412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002414:	2b01      	cmp	r3, #1
 8002416:	d113      	bne.n	8002440 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	881a      	ldrh	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002428:	1c9a      	adds	r2, r3, #2
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002432:	b29b      	uxth	r3, r3
 8002434:	3b01      	subs	r3, #1
 8002436:	b29a      	uxth	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d119      	bne.n	8002482 <HAL_SPI_TransmitReceive+0x1b8>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002452:	b29b      	uxth	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d014      	beq.n	8002482 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68da      	ldr	r2, [r3, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	b292      	uxth	r2, r2
 8002464:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246a:	1c9a      	adds	r2, r3, #2
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002474:	b29b      	uxth	r3, r3
 8002476:	3b01      	subs	r3, #1
 8002478:	b29a      	uxth	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800247e:	2301      	movs	r3, #1
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002482:	f7fe fd4f 	bl	8000f24 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800248e:	429a      	cmp	r2, r3
 8002490:	d807      	bhi.n	80024a2 <HAL_SPI_TransmitReceive+0x1d8>
 8002492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002498:	d003      	beq.n	80024a2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80024a0:	e0a7      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1a6      	bne.n	80023fa <HAL_SPI_TransmitReceive+0x130>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1a1      	bne.n	80023fa <HAL_SPI_TransmitReceive+0x130>
 80024b6:	e07c      	b.n	80025b2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <HAL_SPI_TransmitReceive+0x1fc>
 80024c0:	8b7b      	ldrh	r3, [r7, #26]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d16b      	bne.n	800259e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	330c      	adds	r3, #12
 80024d0:	7812      	ldrb	r2, [r2, #0]
 80024d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	3b01      	subs	r3, #1
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024ec:	e057      	b.n	800259e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d11c      	bne.n	8002536 <HAL_SPI_TransmitReceive+0x26c>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002500:	b29b      	uxth	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d017      	beq.n	8002536 <HAL_SPI_TransmitReceive+0x26c>
 8002506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002508:	2b01      	cmp	r3, #1
 800250a:	d114      	bne.n	8002536 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	330c      	adds	r3, #12
 8002516:	7812      	ldrb	r2, [r2, #0]
 8002518:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002528:	b29b      	uxth	r3, r3
 800252a:	3b01      	subs	r3, #1
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b01      	cmp	r3, #1
 8002542:	d119      	bne.n	8002578 <HAL_SPI_TransmitReceive+0x2ae>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d014      	beq.n	8002578 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	1c5a      	adds	r2, r3, #1
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800256a:	b29b      	uxth	r3, r3
 800256c:	3b01      	subs	r3, #1
 800256e:	b29a      	uxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002574:	2301      	movs	r3, #1
 8002576:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002578:	f7fe fcd4 	bl	8000f24 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002584:	429a      	cmp	r2, r3
 8002586:	d803      	bhi.n	8002590 <HAL_SPI_TransmitReceive+0x2c6>
 8002588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800258a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800258e:	d102      	bne.n	8002596 <HAL_SPI_TransmitReceive+0x2cc>
 8002590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002592:	2b00      	cmp	r3, #0
 8002594:	d103      	bne.n	800259e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800259c:	e029      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1a2      	bne.n	80024ee <HAL_SPI_TransmitReceive+0x224>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d19d      	bne.n	80024ee <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f8f8 	bl	80027ac <SPI_EndRxTxTransaction>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2220      	movs	r2, #32
 80025cc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80025ce:	e010      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10b      	bne.n	80025f0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	e000      	b.n	80025f2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80025f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002602:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002606:	4618      	mov	r0, r3
 8002608:	3730      	adds	r7, #48	; 0x30
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	60f8      	str	r0, [r7, #12]
 8002616:	60b9      	str	r1, [r7, #8]
 8002618:	603b      	str	r3, [r7, #0]
 800261a:	4613      	mov	r3, r2
 800261c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800261e:	e04c      	b.n	80026ba <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002626:	d048      	beq.n	80026ba <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002628:	f7fe fc7c 	bl	8000f24 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d902      	bls.n	800263e <SPI_WaitFlagStateUntilTimeout+0x30>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d13d      	bne.n	80026ba <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800264c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002656:	d111      	bne.n	800267c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002660:	d004      	beq.n	800266c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266a:	d107      	bne.n	800267c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800267a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002684:	d10f      	bne.n	80026a6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e00f      	b.n	80026da <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	4013      	ands	r3, r2
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	bf0c      	ite	eq
 80026ca:	2301      	moveq	r3, #1
 80026cc:	2300      	movne	r3, #0
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	461a      	mov	r2, r3
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d1a3      	bne.n	8002620 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af02      	add	r7, sp, #8
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026f6:	d111      	bne.n	800271c <SPI_EndRxTransaction+0x3a>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002700:	d004      	beq.n	800270c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800270a:	d107      	bne.n	800271c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800271a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002724:	d12a      	bne.n	800277c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800272e:	d012      	beq.n	8002756 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	2200      	movs	r2, #0
 8002738:	2180      	movs	r1, #128	; 0x80
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f7ff ff67 	bl	800260e <SPI_WaitFlagStateUntilTimeout>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d02d      	beq.n	80027a2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274a:	f043 0220 	orr.w	r2, r3, #32
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e026      	b.n	80027a4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2200      	movs	r2, #0
 800275e:	2101      	movs	r1, #1
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f7ff ff54 	bl	800260e <SPI_WaitFlagStateUntilTimeout>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d01a      	beq.n	80027a2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002770:	f043 0220 	orr.w	r2, r3, #32
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e013      	b.n	80027a4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2200      	movs	r2, #0
 8002784:	2101      	movs	r1, #1
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f7ff ff41 	bl	800260e <SPI_WaitFlagStateUntilTimeout>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d007      	beq.n	80027a2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002796:	f043 0220 	orr.w	r2, r3, #32
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e000      	b.n	80027a4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80027b8:	4b1b      	ldr	r3, [pc, #108]	; (8002828 <SPI_EndRxTxTransaction+0x7c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a1b      	ldr	r2, [pc, #108]	; (800282c <SPI_EndRxTxTransaction+0x80>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	0d5b      	lsrs	r3, r3, #21
 80027c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027c8:	fb02 f303 	mul.w	r3, r2, r3
 80027cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027d6:	d112      	bne.n	80027fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2200      	movs	r2, #0
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f7ff ff13 	bl	800260e <SPI_WaitFlagStateUntilTimeout>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d016      	beq.n	800281c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f2:	f043 0220 	orr.w	r2, r3, #32
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e00f      	b.n	800281e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00a      	beq.n	800281a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3b01      	subs	r3, #1
 8002808:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002814:	2b80      	cmp	r3, #128	; 0x80
 8002816:	d0f2      	beq.n	80027fe <SPI_EndRxTxTransaction+0x52>
 8002818:	e000      	b.n	800281c <SPI_EndRxTxTransaction+0x70>
        break;
 800281a:	bf00      	nop
  }

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000030 	.word	0x20000030
 800282c:	165e9f81 	.word	0x165e9f81

08002830 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e01d      	b.n	800287e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d106      	bne.n	800285c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f007 ffae 	bl	800a7b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2202      	movs	r2, #2
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3304      	adds	r3, #4
 800286c:	4619      	mov	r1, r3
 800286e:	4610      	mov	r0, r2
 8002870:	f000 fba2 	bl	8002fb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002886:	b480      	push	{r7}
 8002888:	b085      	sub	sp, #20
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b06      	cmp	r3, #6
 80028ae:	d007      	beq.n	80028c0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e01d      	b.n	800291c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d106      	bne.n	80028fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f815 	bl	8002924 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2202      	movs	r2, #2
 80028fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3304      	adds	r3, #4
 800290a:	4619      	mov	r1, r3
 800290c:	4610      	mov	r0, r2
 800290e:	f000 fb53 	bl	8002fb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e083      	b.n	8002a54 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	d106      	bne.n	8002966 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f007 feaf 	bl	800a6c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2202      	movs	r2, #2
 800296a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6812      	ldr	r2, [r2, #0]
 8002978:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800297c:	f023 0307 	bic.w	r3, r3, #7
 8002980:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3304      	adds	r3, #4
 800298a:	4619      	mov	r1, r3
 800298c:	4610      	mov	r0, r2
 800298e:	f000 fb13 	bl	8002fb8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ba:	f023 0303 	bic.w	r3, r3, #3
 80029be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	021b      	lsls	r3, r3, #8
 80029ca:	4313      	orrs	r3, r2
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80029d8:	f023 030c 	bic.w	r3, r3, #12
 80029dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	4313      	orrs	r3, r2
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	011a      	lsls	r2, r3, #4
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	031b      	lsls	r3, r3, #12
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002a16:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002a1e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d122      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d11b      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0202 	mvn.w	r2, #2
 8002a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fa6b 	bl	8002f7a <HAL_TIM_IC_CaptureCallback>
 8002aa4:	e005      	b.n	8002ab2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 fa5d 	bl	8002f66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 fa6e 	bl	8002f8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	d122      	bne.n	8002b0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b04      	cmp	r3, #4
 8002ad2:	d11b      	bne.n	8002b0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f06f 0204 	mvn.w	r2, #4
 8002adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2202      	movs	r2, #2
 8002ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 fa41 	bl	8002f7a <HAL_TIM_IC_CaptureCallback>
 8002af8:	e005      	b.n	8002b06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 fa33 	bl	8002f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 fa44 	bl	8002f8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d122      	bne.n	8002b60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d11b      	bne.n	8002b60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f06f 0208 	mvn.w	r2, #8
 8002b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2204      	movs	r2, #4
 8002b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 fa17 	bl	8002f7a <HAL_TIM_IC_CaptureCallback>
 8002b4c:	e005      	b.n	8002b5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fa09 	bl	8002f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 fa1a 	bl	8002f8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b10      	cmp	r3, #16
 8002b6c:	d122      	bne.n	8002bb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b10      	cmp	r3, #16
 8002b7a:	d11b      	bne.n	8002bb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f06f 0210 	mvn.w	r2, #16
 8002b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2208      	movs	r2, #8
 8002b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f9ed 	bl	8002f7a <HAL_TIM_IC_CaptureCallback>
 8002ba0:	e005      	b.n	8002bae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f9df 	bl	8002f66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f9f0 	bl	8002f8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d10e      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d107      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f06f 0201 	mvn.w	r2, #1
 8002bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f006 fd6c 	bl	80096b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bea:	2b80      	cmp	r3, #128	; 0x80
 8002bec:	d10e      	bne.n	8002c0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bf8:	2b80      	cmp	r3, #128	; 0x80
 8002bfa:	d107      	bne.n	8002c0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 fccb 	bl	80035a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c16:	2b40      	cmp	r3, #64	; 0x40
 8002c18:	d10e      	bne.n	8002c38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c24:	2b40      	cmp	r3, #64	; 0x40
 8002c26:	d107      	bne.n	8002c38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 f9b5 	bl	8002fa2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b20      	cmp	r3, #32
 8002c44:	d10e      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0320 	and.w	r3, r3, #32
 8002c50:	2b20      	cmp	r3, #32
 8002c52:	d107      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f06f 0220 	mvn.w	r2, #32
 8002c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fc95 	bl	800358e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e0b4      	b.n	8002df0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2202      	movs	r2, #2
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b0c      	cmp	r3, #12
 8002c9a:	f200 809f 	bhi.w	8002ddc <HAL_TIM_PWM_ConfigChannel+0x170>
 8002c9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca4:	08002cd9 	.word	0x08002cd9
 8002ca8:	08002ddd 	.word	0x08002ddd
 8002cac:	08002ddd 	.word	0x08002ddd
 8002cb0:	08002ddd 	.word	0x08002ddd
 8002cb4:	08002d19 	.word	0x08002d19
 8002cb8:	08002ddd 	.word	0x08002ddd
 8002cbc:	08002ddd 	.word	0x08002ddd
 8002cc0:	08002ddd 	.word	0x08002ddd
 8002cc4:	08002d5b 	.word	0x08002d5b
 8002cc8:	08002ddd 	.word	0x08002ddd
 8002ccc:	08002ddd 	.word	0x08002ddd
 8002cd0:	08002ddd 	.word	0x08002ddd
 8002cd4:	08002d9b 	.word	0x08002d9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f9ea 	bl	80030b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f042 0208 	orr.w	r2, r2, #8
 8002cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699a      	ldr	r2, [r3, #24]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0204 	bic.w	r2, r2, #4
 8002d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6999      	ldr	r1, [r3, #24]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	619a      	str	r2, [r3, #24]
      break;
 8002d16:	e062      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fa30 	bl	8003184 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699a      	ldr	r2, [r3, #24]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6999      	ldr	r1, [r3, #24]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	021a      	lsls	r2, r3, #8
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	619a      	str	r2, [r3, #24]
      break;
 8002d58:	e041      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fa7b 	bl	800325c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	69da      	ldr	r2, [r3, #28]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0208 	orr.w	r2, r2, #8
 8002d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69da      	ldr	r2, [r3, #28]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0204 	bic.w	r2, r2, #4
 8002d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69d9      	ldr	r1, [r3, #28]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	61da      	str	r2, [r3, #28]
      break;
 8002d98:	e021      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68b9      	ldr	r1, [r7, #8]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 fac5 	bl	8003330 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69d9      	ldr	r1, [r3, #28]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	021a      	lsls	r2, r3, #8
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	61da      	str	r2, [r3, #28]
      break;
 8002dda:	e000      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002ddc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_TIM_ConfigClockSource+0x18>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	e0a6      	b.n	8002f5e <HAL_TIM_ConfigClockSource+0x166>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b40      	cmp	r3, #64	; 0x40
 8002e46:	d067      	beq.n	8002f18 <HAL_TIM_ConfigClockSource+0x120>
 8002e48:	2b40      	cmp	r3, #64	; 0x40
 8002e4a:	d80b      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x6c>
 8002e4c:	2b10      	cmp	r3, #16
 8002e4e:	d073      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0x140>
 8002e50:	2b10      	cmp	r3, #16
 8002e52:	d802      	bhi.n	8002e5a <HAL_TIM_ConfigClockSource+0x62>
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d06f      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002e58:	e078      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d06c      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0x140>
 8002e5e:	2b30      	cmp	r3, #48	; 0x30
 8002e60:	d06a      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002e62:	e073      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e64:	2b70      	cmp	r3, #112	; 0x70
 8002e66:	d00d      	beq.n	8002e84 <HAL_TIM_ConfigClockSource+0x8c>
 8002e68:	2b70      	cmp	r3, #112	; 0x70
 8002e6a:	d804      	bhi.n	8002e76 <HAL_TIM_ConfigClockSource+0x7e>
 8002e6c:	2b50      	cmp	r3, #80	; 0x50
 8002e6e:	d033      	beq.n	8002ed8 <HAL_TIM_ConfigClockSource+0xe0>
 8002e70:	2b60      	cmp	r3, #96	; 0x60
 8002e72:	d041      	beq.n	8002ef8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002e74:	e06a      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e7a:	d066      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x152>
 8002e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e80:	d017      	beq.n	8002eb2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002e82:	e063      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6818      	ldr	r0, [r3, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	6899      	ldr	r1, [r3, #8]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	f000 fb16 	bl	80034c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ea6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	609a      	str	r2, [r3, #8]
      break;
 8002eb0:	e04c      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6899      	ldr	r1, [r3, #8]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	f000 faff 	bl	80034c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ed4:	609a      	str	r2, [r3, #8]
      break;
 8002ed6:	e039      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f000 fa73 	bl	80033d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2150      	movs	r1, #80	; 0x50
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f000 facc 	bl	800348e <TIM_ITRx_SetConfig>
      break;
 8002ef6:	e029      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	461a      	mov	r2, r3
 8002f06:	f000 fa92 	bl	800342e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2160      	movs	r1, #96	; 0x60
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 fabc 	bl	800348e <TIM_ITRx_SetConfig>
      break;
 8002f16:	e019      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	461a      	mov	r2, r3
 8002f26:	f000 fa53 	bl	80033d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2140      	movs	r1, #64	; 0x40
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 faac 	bl	800348e <TIM_ITRx_SetConfig>
      break;
 8002f36:	e009      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4619      	mov	r1, r3
 8002f42:	4610      	mov	r0, r2
 8002f44:	f000 faa3 	bl	800348e <TIM_ITRx_SetConfig>
      break;
 8002f48:	e000      	b.n	8002f4c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002f4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f66:	b480      	push	{r7}
 8002f68:	b083      	sub	sp, #12
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
	...

08002fb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a34      	ldr	r2, [pc, #208]	; (800309c <TIM_Base_SetConfig+0xe4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00f      	beq.n	8002ff0 <TIM_Base_SetConfig+0x38>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd6:	d00b      	beq.n	8002ff0 <TIM_Base_SetConfig+0x38>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a31      	ldr	r2, [pc, #196]	; (80030a0 <TIM_Base_SetConfig+0xe8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d007      	beq.n	8002ff0 <TIM_Base_SetConfig+0x38>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a30      	ldr	r2, [pc, #192]	; (80030a4 <TIM_Base_SetConfig+0xec>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d003      	beq.n	8002ff0 <TIM_Base_SetConfig+0x38>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a2f      	ldr	r2, [pc, #188]	; (80030a8 <TIM_Base_SetConfig+0xf0>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d108      	bne.n	8003002 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a25      	ldr	r2, [pc, #148]	; (800309c <TIM_Base_SetConfig+0xe4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01b      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003010:	d017      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a22      	ldr	r2, [pc, #136]	; (80030a0 <TIM_Base_SetConfig+0xe8>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d013      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a21      	ldr	r2, [pc, #132]	; (80030a4 <TIM_Base_SetConfig+0xec>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d00f      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <TIM_Base_SetConfig+0xf0>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d00b      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a1f      	ldr	r2, [pc, #124]	; (80030ac <TIM_Base_SetConfig+0xf4>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d007      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a1e      	ldr	r2, [pc, #120]	; (80030b0 <TIM_Base_SetConfig+0xf8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d003      	beq.n	8003042 <TIM_Base_SetConfig+0x8a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a1d      	ldr	r2, [pc, #116]	; (80030b4 <TIM_Base_SetConfig+0xfc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d108      	bne.n	8003054 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	4313      	orrs	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a08      	ldr	r2, [pc, #32]	; (800309c <TIM_Base_SetConfig+0xe4>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d103      	bne.n	8003088 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	691a      	ldr	r2, [r3, #16]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	615a      	str	r2, [r3, #20]
}
 800308e:	bf00      	nop
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40010000 	.word	0x40010000
 80030a0:	40000400 	.word	0x40000400
 80030a4:	40000800 	.word	0x40000800
 80030a8:	40000c00 	.word	0x40000c00
 80030ac:	40014000 	.word	0x40014000
 80030b0:	40014400 	.word	0x40014400
 80030b4:	40014800 	.word	0x40014800

080030b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	f023 0201 	bic.w	r2, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f023 0303 	bic.w	r3, r3, #3
 80030ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f023 0302 	bic.w	r3, r3, #2
 8003100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	4313      	orrs	r3, r2
 800310a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <TIM_OC1_SetConfig+0xc8>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d10c      	bne.n	800312e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f023 0308 	bic.w	r3, r3, #8
 800311a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f023 0304 	bic.w	r3, r3, #4
 800312c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a13      	ldr	r2, [pc, #76]	; (8003180 <TIM_OC1_SetConfig+0xc8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d111      	bne.n	800315a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800313c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003144:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	621a      	str	r2, [r3, #32]
}
 8003174:	bf00      	nop
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40010000 	.word	0x40010000

08003184 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003184:	b480      	push	{r7}
 8003186:	b087      	sub	sp, #28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	f023 0210 	bic.w	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f023 0320 	bic.w	r3, r3, #32
 80031ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a1e      	ldr	r2, [pc, #120]	; (8003258 <TIM_OC2_SetConfig+0xd4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d10d      	bne.n	8003200 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a15      	ldr	r2, [pc, #84]	; (8003258 <TIM_OC2_SetConfig+0xd4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d113      	bne.n	8003230 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800320e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003216:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	621a      	str	r2, [r3, #32]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40010000 	.word	0x40010000

0800325c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800328a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0303 	bic.w	r3, r3, #3
 8003292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4313      	orrs	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	021b      	lsls	r3, r3, #8
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a1d      	ldr	r2, [pc, #116]	; (800332c <TIM_OC3_SetConfig+0xd0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10d      	bne.n	80032d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a14      	ldr	r2, [pc, #80]	; (800332c <TIM_OC3_SetConfig+0xd0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d113      	bne.n	8003306 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	621a      	str	r2, [r3, #32]
}
 8003320:	bf00      	nop
 8003322:	371c      	adds	r7, #28
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	40010000 	.word	0x40010000

08003330 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003330:	b480      	push	{r7}
 8003332:	b087      	sub	sp, #28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800335e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003366:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4313      	orrs	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800337a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	031b      	lsls	r3, r3, #12
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	4313      	orrs	r3, r2
 8003386:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a10      	ldr	r2, [pc, #64]	; (80033cc <TIM_OC4_SetConfig+0x9c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d109      	bne.n	80033a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	019b      	lsls	r3, r3, #6
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	621a      	str	r2, [r3, #32]
}
 80033be:	bf00      	nop
 80033c0:	371c      	adds	r7, #28
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40010000 	.word	0x40010000

080033d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b087      	sub	sp, #28
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	f023 0201 	bic.w	r2, r3, #1
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 030a 	bic.w	r3, r3, #10
 800340c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	4313      	orrs	r3, r2
 8003414:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	621a      	str	r2, [r3, #32]
}
 8003422:	bf00      	nop
 8003424:	371c      	adds	r7, #28
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800342e:	b480      	push	{r7}
 8003430:	b087      	sub	sp, #28
 8003432:	af00      	add	r7, sp, #0
 8003434:	60f8      	str	r0, [r7, #12]
 8003436:	60b9      	str	r1, [r7, #8]
 8003438:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	f023 0210 	bic.w	r2, r3, #16
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003458:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	031b      	lsls	r3, r3, #12
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800346a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	4313      	orrs	r3, r2
 8003474:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	621a      	str	r2, [r3, #32]
}
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr

0800348e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800348e:	b480      	push	{r7}
 8003490:	b085      	sub	sp, #20
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
 8003496:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f043 0307 	orr.w	r3, r3, #7
 80034b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	609a      	str	r2, [r3, #8]
}
 80034b8:	bf00      	nop
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b087      	sub	sp, #28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
 80034d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	021a      	lsls	r2, r3, #8
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	609a      	str	r2, [r3, #8]
}
 80034f8:	bf00      	nop
 80034fa:	371c      	adds	r7, #28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003514:	2b01      	cmp	r3, #1
 8003516:	d101      	bne.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003518:	2302      	movs	r3, #2
 800351a:	e032      	b.n	8003582 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2202      	movs	r2, #2
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	4313      	orrs	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003554:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4313      	orrs	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68ba      	ldr	r2, [r7, #8]
 800356e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr

0800358e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800358e:	b480      	push	{r7}
 8003590:	b083      	sub	sp, #12
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e03f      	b.n	8003648 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d106      	bne.n	80035e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f007 f967 	bl	800a8b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2224      	movs	r2, #36	; 0x24
 80035e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f90c 	bl	8003818 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800360e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695a      	ldr	r2, [r3, #20]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800361e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800362e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2220      	movs	r2, #32
 800363a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3708      	adds	r7, #8
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b088      	sub	sp, #32
 8003654:	af02      	add	r7, sp, #8
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b20      	cmp	r3, #32
 800366e:	f040 8083 	bne.w	8003778 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_UART_Transmit+0x2e>
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e07b      	b.n	800377a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_UART_Transmit+0x40>
 800368c:	2302      	movs	r3, #2
 800368e:	e074      	b.n	800377a <HAL_UART_Transmit+0x12a>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2221      	movs	r2, #33	; 0x21
 80036a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80036a6:	f7fd fc3d 	bl	8000f24 <HAL_GetTick>
 80036aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	88fa      	ldrh	r2, [r7, #6]
 80036b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	88fa      	ldrh	r2, [r7, #6]
 80036b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80036b8:	e042      	b.n	8003740 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d0:	d122      	bne.n	8003718 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2200      	movs	r2, #0
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f850 	bl	8003782 <UART_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e046      	b.n	800377a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	881b      	ldrh	r3, [r3, #0]
 80036f4:	461a      	mov	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036fe:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d103      	bne.n	8003710 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	3302      	adds	r3, #2
 800370c:	60bb      	str	r3, [r7, #8]
 800370e:	e017      	b.n	8003740 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	3301      	adds	r3, #1
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	e013      	b.n	8003740 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2200      	movs	r2, #0
 8003720:	2180      	movs	r1, #128	; 0x80
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f82d 	bl	8003782 <UART_WaitOnFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e023      	b.n	800377a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	60ba      	str	r2, [r7, #8]
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1b7      	bne.n	80036ba <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2200      	movs	r2, #0
 8003752:	2140      	movs	r1, #64	; 0x40
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 f814 	bl	8003782 <UART_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e00a      	b.n	800377a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	e000      	b.n	800377a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003778:	2302      	movs	r3, #2
  }
}
 800377a:	4618      	mov	r0, r3
 800377c:	3718      	adds	r7, #24
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b084      	sub	sp, #16
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	603b      	str	r3, [r7, #0]
 800378e:	4613      	mov	r3, r2
 8003790:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003792:	e02c      	b.n	80037ee <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379a:	d028      	beq.n	80037ee <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d007      	beq.n	80037b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80037a2:	f7fd fbbf 	bl	8000f24 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d21d      	bcs.n	80037ee <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037c0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0201 	bic.w	r2, r2, #1
 80037d0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2220      	movs	r2, #32
 80037de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e00f      	b.n	800380e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	4013      	ands	r3, r2
 80037f8:	68ba      	ldr	r2, [r7, #8]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	bf0c      	ite	eq
 80037fe:	2301      	moveq	r3, #1
 8003800:	2300      	movne	r3, #0
 8003802:	b2db      	uxtb	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	79fb      	ldrb	r3, [r7, #7]
 8003808:	429a      	cmp	r2, r3
 800380a:	d0c3      	beq.n	8003794 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003818:	b5b0      	push	{r4, r5, r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68da      	ldr	r2, [r3, #12]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003858:	f023 030c 	bic.w	r3, r3, #12
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	6812      	ldr	r2, [r2, #0]
 8003860:	68f9      	ldr	r1, [r7, #12]
 8003862:	430b      	orrs	r3, r1
 8003864:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	699a      	ldr	r2, [r3, #24]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003884:	f040 80e4 	bne.w	8003a50 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4aab      	ldr	r2, [pc, #684]	; (8003b3c <UART_SetConfig+0x324>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d004      	beq.n	800389c <UART_SetConfig+0x84>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4aaa      	ldr	r2, [pc, #680]	; (8003b40 <UART_SetConfig+0x328>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d16c      	bne.n	8003976 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800389c:	f7fe fa2e 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80038a0:	4602      	mov	r2, r0
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	009a      	lsls	r2, r3, #2
 80038aa:	441a      	add	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b6:	4aa3      	ldr	r2, [pc, #652]	; (8003b44 <UART_SetConfig+0x32c>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	095b      	lsrs	r3, r3, #5
 80038be:	011c      	lsls	r4, r3, #4
 80038c0:	f7fe fa1c 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80038c4:	4602      	mov	r2, r0
 80038c6:	4613      	mov	r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	009a      	lsls	r2, r3, #2
 80038ce:	441a      	add	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	fbb2 f5f3 	udiv	r5, r2, r3
 80038da:	f7fe fa0f 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80038de:	4602      	mov	r2, r0
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	009a      	lsls	r2, r3, #2
 80038e8:	441a      	add	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f4:	4a93      	ldr	r2, [pc, #588]	; (8003b44 <UART_SetConfig+0x32c>)
 80038f6:	fba2 2303 	umull	r2, r3, r2, r3
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	2264      	movs	r2, #100	; 0x64
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	1aeb      	subs	r3, r5, r3
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	3332      	adds	r3, #50	; 0x32
 8003908:	4a8e      	ldr	r2, [pc, #568]	; (8003b44 <UART_SetConfig+0x32c>)
 800390a:	fba2 2303 	umull	r2, r3, r2, r3
 800390e:	095b      	lsrs	r3, r3, #5
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003916:	441c      	add	r4, r3
 8003918:	f7fe f9f0 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 800391c:	4602      	mov	r2, r0
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	009a      	lsls	r2, r3, #2
 8003926:	441a      	add	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003932:	f7fe f9e3 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003936:	4602      	mov	r2, r0
 8003938:	4613      	mov	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4413      	add	r3, r2
 800393e:	009a      	lsls	r2, r3, #2
 8003940:	441a      	add	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	4a7d      	ldr	r2, [pc, #500]	; (8003b44 <UART_SetConfig+0x32c>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2264      	movs	r2, #100	; 0x64
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	1aeb      	subs	r3, r5, r3
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	3332      	adds	r3, #50	; 0x32
 8003960:	4a78      	ldr	r2, [pc, #480]	; (8003b44 <UART_SetConfig+0x32c>)
 8003962:	fba2 2303 	umull	r2, r3, r2, r3
 8003966:	095b      	lsrs	r3, r3, #5
 8003968:	f003 0207 	and.w	r2, r3, #7
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4422      	add	r2, r4
 8003972:	609a      	str	r2, [r3, #8]
 8003974:	e154      	b.n	8003c20 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003976:	f7fe f9ad 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 800397a:	4602      	mov	r2, r0
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	009a      	lsls	r2, r3, #2
 8003984:	441a      	add	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003990:	4a6c      	ldr	r2, [pc, #432]	; (8003b44 <UART_SetConfig+0x32c>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	011c      	lsls	r4, r3, #4
 800399a:	f7fe f99b 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 800399e:	4602      	mov	r2, r0
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	009a      	lsls	r2, r3, #2
 80039a8:	441a      	add	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fbb2 f5f3 	udiv	r5, r2, r3
 80039b4:	f7fe f98e 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 80039b8:	4602      	mov	r2, r0
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009a      	lsls	r2, r3, #2
 80039c2:	441a      	add	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ce:	4a5d      	ldr	r2, [pc, #372]	; (8003b44 <UART_SetConfig+0x32c>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	2264      	movs	r2, #100	; 0x64
 80039d8:	fb02 f303 	mul.w	r3, r2, r3
 80039dc:	1aeb      	subs	r3, r5, r3
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	3332      	adds	r3, #50	; 0x32
 80039e2:	4a58      	ldr	r2, [pc, #352]	; (8003b44 <UART_SetConfig+0x32c>)
 80039e4:	fba2 2303 	umull	r2, r3, r2, r3
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039f0:	441c      	add	r4, r3
 80039f2:	f7fe f96f 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 80039f6:	4602      	mov	r2, r0
 80039f8:	4613      	mov	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	009a      	lsls	r2, r3, #2
 8003a00:	441a      	add	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a0c:	f7fe f962 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003a10:	4602      	mov	r2, r0
 8003a12:	4613      	mov	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	009a      	lsls	r2, r3, #2
 8003a1a:	441a      	add	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a26:	4a47      	ldr	r2, [pc, #284]	; (8003b44 <UART_SetConfig+0x32c>)
 8003a28:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	2264      	movs	r2, #100	; 0x64
 8003a30:	fb02 f303 	mul.w	r3, r2, r3
 8003a34:	1aeb      	subs	r3, r5, r3
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	3332      	adds	r3, #50	; 0x32
 8003a3a:	4a42      	ldr	r2, [pc, #264]	; (8003b44 <UART_SetConfig+0x32c>)
 8003a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	f003 0207 	and.w	r2, r3, #7
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4422      	add	r2, r4
 8003a4c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003a4e:	e0e7      	b.n	8003c20 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a39      	ldr	r2, [pc, #228]	; (8003b3c <UART_SetConfig+0x324>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d004      	beq.n	8003a64 <UART_SetConfig+0x24c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a38      	ldr	r2, [pc, #224]	; (8003b40 <UART_SetConfig+0x328>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d171      	bne.n	8003b48 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a64:	f7fe f94a 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4413      	add	r3, r2
 8003a70:	009a      	lsls	r2, r3, #2
 8003a72:	441a      	add	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a7e:	4a31      	ldr	r2, [pc, #196]	; (8003b44 <UART_SetConfig+0x32c>)
 8003a80:	fba2 2303 	umull	r2, r3, r2, r3
 8003a84:	095b      	lsrs	r3, r3, #5
 8003a86:	011c      	lsls	r4, r3, #4
 8003a88:	f7fe f938 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4613      	mov	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	009a      	lsls	r2, r3, #2
 8003a96:	441a      	add	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003aa2:	f7fe f92b 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	009a      	lsls	r2, r3, #2
 8003ab0:	441a      	add	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abc:	4a21      	ldr	r2, [pc, #132]	; (8003b44 <UART_SetConfig+0x32c>)
 8003abe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac2:	095b      	lsrs	r3, r3, #5
 8003ac4:	2264      	movs	r2, #100	; 0x64
 8003ac6:	fb02 f303 	mul.w	r3, r2, r3
 8003aca:	1aeb      	subs	r3, r5, r3
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	3332      	adds	r3, #50	; 0x32
 8003ad0:	4a1c      	ldr	r2, [pc, #112]	; (8003b44 <UART_SetConfig+0x32c>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003adc:	441c      	add	r4, r3
 8003ade:	f7fe f90d 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	009a      	lsls	r2, r3, #2
 8003aec:	441a      	add	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	fbb2 f5f3 	udiv	r5, r2, r3
 8003af8:	f7fe f900 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4613      	mov	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	009a      	lsls	r2, r3, #2
 8003b06:	441a      	add	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b12:	4a0c      	ldr	r2, [pc, #48]	; (8003b44 <UART_SetConfig+0x32c>)
 8003b14:	fba2 2303 	umull	r2, r3, r2, r3
 8003b18:	095b      	lsrs	r3, r3, #5
 8003b1a:	2264      	movs	r2, #100	; 0x64
 8003b1c:	fb02 f303 	mul.w	r3, r2, r3
 8003b20:	1aeb      	subs	r3, r5, r3
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	3332      	adds	r3, #50	; 0x32
 8003b26:	4a07      	ldr	r2, [pc, #28]	; (8003b44 <UART_SetConfig+0x32c>)
 8003b28:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2c:	095b      	lsrs	r3, r3, #5
 8003b2e:	f003 020f 	and.w	r2, r3, #15
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4422      	add	r2, r4
 8003b38:	609a      	str	r2, [r3, #8]
 8003b3a:	e071      	b.n	8003c20 <UART_SetConfig+0x408>
 8003b3c:	40011000 	.word	0x40011000
 8003b40:	40011400 	.word	0x40011400
 8003b44:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003b48:	f7fe f8c4 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009a      	lsls	r2, r3, #2
 8003b56:	441a      	add	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b62:	4a31      	ldr	r2, [pc, #196]	; (8003c28 <UART_SetConfig+0x410>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	095b      	lsrs	r3, r3, #5
 8003b6a:	011c      	lsls	r4, r3, #4
 8003b6c:	f7fe f8b2 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003b70:	4602      	mov	r2, r0
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	009a      	lsls	r2, r3, #2
 8003b7a:	441a      	add	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	fbb2 f5f3 	udiv	r5, r2, r3
 8003b86:	f7fe f8a5 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	009a      	lsls	r2, r3, #2
 8003b94:	441a      	add	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba0:	4a21      	ldr	r2, [pc, #132]	; (8003c28 <UART_SetConfig+0x410>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	2264      	movs	r2, #100	; 0x64
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	1aeb      	subs	r3, r5, r3
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	3332      	adds	r3, #50	; 0x32
 8003bb4:	4a1c      	ldr	r2, [pc, #112]	; (8003c28 <UART_SetConfig+0x410>)
 8003bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc0:	441c      	add	r4, r3
 8003bc2:	f7fe f887 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	009a      	lsls	r2, r3, #2
 8003bd0:	441a      	add	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	fbb2 f5f3 	udiv	r5, r2, r3
 8003bdc:	f7fe f87a 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4613      	mov	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	4413      	add	r3, r2
 8003be8:	009a      	lsls	r2, r3, #2
 8003bea:	441a      	add	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf6:	4a0c      	ldr	r2, [pc, #48]	; (8003c28 <UART_SetConfig+0x410>)
 8003bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	2264      	movs	r2, #100	; 0x64
 8003c00:	fb02 f303 	mul.w	r3, r2, r3
 8003c04:	1aeb      	subs	r3, r5, r3
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	3332      	adds	r3, #50	; 0x32
 8003c0a:	4a07      	ldr	r2, [pc, #28]	; (8003c28 <UART_SetConfig+0x410>)
 8003c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c10:	095b      	lsrs	r3, r3, #5
 8003c12:	f003 020f 	and.w	r2, r3, #15
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4422      	add	r2, r4
 8003c1c:	609a      	str	r2, [r3, #8]
}
 8003c1e:	e7ff      	b.n	8003c20 <UART_SetConfig+0x408>
 8003c20:	bf00      	nop
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bdb0      	pop	{r4, r5, r7, pc}
 8003c28:	51eb851f 	.word	0x51eb851f

08003c2c <_ZN10ValueField9putInDumpEPh>:
	std::vector<unsigned char> value;
	bool exist;
public:
	ValueField(std::vector<unsigned char> value): value(value) {}
	ValueField() {}
	void putInDump(unsigned char * begin) {std::copy(value.begin(), value.end(), begin);}
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 f99b 	bl	8003f74 <_ZNSt6vectorIhSaIhEE5beginEv>
 8003c3e:	4604      	mov	r4, r0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 f9a6 	bl	8003f94 <_ZNSt6vectorIhSaIhEE3endEv>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4620      	mov	r0, r4
 8003c50:	f000 f9b1 	bl	8003fb6 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEES2_ET0_T_S8_S7_>
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd90      	pop	{r4, r7, pc}

08003c5c <_ZN10ValueField7getSizeEv>:
//		value.resize(content_len);
//		int size = value.size();
//		std::copy(begin, begin + value.size(), value.begin());
	}
	void setValue(std::vector<unsigned char> value) {this->value = value;}
	unsigned short getSize() {return value.size();}
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f9bd 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <_Z12buildRequestP10SLMPPacketPh>:
// Created by data-scientist on 07->02->2020->
//

#include "SLMPRequestBuilder.h"

void buildRequest(SLMPPacket *packet, unsigned char *msg) {
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
	unsigned char *slider = msg;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	60fb      	str	r3, [r7, #12]

	if (packet->is_serial_no.exist) {
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	789b      	ldrb	r3, [r3, #2]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <_Z12buildRequestP10SLMPPacketPh+0x26>
		packet->is_serial_no.putInDump(slider);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68f9      	ldr	r1, [r7, #12]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 f9b7 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3302      	adds	r3, #2
 8003c9c:	60fb      	str	r3, [r7, #12]
	}

	if (packet->is_serial_no.getValue() != 0x0050) {
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 f9c8 	bl	8004036 <_ZN5FieldItLj2EE8getValueEv>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b50      	cmp	r3, #80	; 0x50
 8003caa:	bf14      	ite	ne
 8003cac:	2301      	movne	r3, #1
 8003cae:	2300      	moveq	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d018      	beq.n	8003ce8 <_Z12buildRequestP10SLMPPacketPh+0x70>
			packet->serial_no.putInDump(slider);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	68f9      	ldr	r1, [r7, #12]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 f9a2 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
			packet->serial_no.exist = true;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	719a      	strb	r2, [r3, #6]
			slider += 2;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	3302      	adds	r3, #2
 8003ccc:	60fb      	str	r3, [r7, #12]

			packet->field_If_serial_no.putInDump(slider);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3348      	adds	r3, #72	; 0x48
 8003cd2:	68f9      	ldr	r1, [r7, #12]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f996 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
			packet->field_If_serial_no.exist = true;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
			slider += 2;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	3302      	adds	r3, #2
 8003ce6:	60fb      	str	r3, [r7, #12]
	}

	if (packet->request_dest_net_no.exist) {
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	7a5b      	ldrb	r3, [r3, #9]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <_Z12buildRequestP10SLMPPacketPh+0x8a>
		packet->request_dest_net_no.putInDump(slider);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3308      	adds	r3, #8
 8003cf4:	68f9      	ldr	r1, [r7, #12]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f9ab 	bl	8004052 <_ZN5FieldIhLj1EE9putInDumpEPh>
		slider += 1;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	60fb      	str	r3, [r7, #12]
	}
	if (packet->request_dest_station_no.exist) {
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	7adb      	ldrb	r3, [r3, #11]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <_Z12buildRequestP10SLMPPacketPh+0xa4>
		packet->request_dest_station_no.putInDump(slider);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	330a      	adds	r3, #10
 8003d0e:	68f9      	ldr	r1, [r7, #12]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 f99e 	bl	8004052 <_ZN5FieldIhLj1EE9putInDumpEPh>
		slider += 1;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
	}
	if (packet->request_processor.exist) {
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7b9b      	ldrb	r3, [r3, #14]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d008      	beq.n	8003d36 <_Z12buildRequestP10SLMPPacketPh+0xbe>
		packet->request_processor.putInDump(slider);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	330c      	adds	r3, #12
 8003d28:	68f9      	ldr	r1, [r7, #12]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f96b 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	3302      	adds	r3, #2
 8003d34:	60fb      	str	r3, [r7, #12]
	}
	if (packet->request_reserved.exist) {
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	7c5b      	ldrb	r3, [r3, #17]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d008      	beq.n	8003d50 <_Z12buildRequestP10SLMPPacketPh+0xd8>
		packet->request_reserved.putInDump(slider);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	3310      	adds	r3, #16
 8003d42:	68f9      	ldr	r1, [r7, #12]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 f984 	bl	8004052 <_ZN5FieldIhLj1EE9putInDumpEPh>
		slider += 1;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	60fb      	str	r3, [r7, #12]
	}

	packet->data_length = Field<unsigned short, 2>(0xc + ((packet->value.exist) ? packet->value.getSize(): 0));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d008      	beq.n	8003d6c <_Z12buildRequestP10SLMPPacketPh+0xf4>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	3334      	adds	r3, #52	; 0x34
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff7c 	bl	8003c5c <_ZN10ValueField7getSizeEv>
 8003d64:	4603      	mov	r3, r0
 8003d66:	330c      	adds	r3, #12
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	e000      	b.n	8003d6e <_Z12buildRequestP10SLMPPacketPh+0xf6>
 8003d6c:	230c      	movs	r3, #12
 8003d6e:	f107 0208 	add.w	r2, r7, #8
 8003d72:	4619      	mov	r1, r3
 8003d74:	4610      	mov	r0, r2
 8003d76:	f000 f984 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3344      	adds	r3, #68	; 0x44
 8003d7e:	f107 0208 	add.w	r2, r7, #8
 8003d82:	8811      	ldrh	r1, [r2, #0]
 8003d84:	7892      	ldrb	r2, [r2, #2]
 8003d86:	8019      	strh	r1, [r3, #0]
 8003d88:	709a      	strb	r2, [r3, #2]
	//packet->data_length.setValue(12 + ((packet->value.exist) ? packet->value.getSize(): 0));

	packet->data_length.putInDump(slider);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3344      	adds	r3, #68	; 0x44
 8003d8e:	68f9      	ldr	r1, [r7, #12]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 f938 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
	slider += 2;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	3302      	adds	r3, #2
 8003d9a:	60fb      	str	r3, [r7, #12]

	if (packet->monitoring_time.exist) {
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	7d1b      	ldrb	r3, [r3, #20]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d008      	beq.n	8003db6 <_Z12buildRequestP10SLMPPacketPh+0x13e>
		packet->monitoring_time.putInDump(slider);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3312      	adds	r3, #18
 8003da8:	68f9      	ldr	r1, [r7, #12]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f92b 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	3302      	adds	r3, #2
 8003db4:	60fb      	str	r3, [r7, #12]
	}
	if (packet->command.exist) {
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	7e1b      	ldrb	r3, [r3, #24]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <_Z12buildRequestP10SLMPPacketPh+0x158>
		packet->command.putInDump(slider);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3316      	adds	r3, #22
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 f91e 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	3302      	adds	r3, #2
 8003dce:	60fb      	str	r3, [r7, #12]
	}
	if (packet->subcommand.exist) {
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	7f1b      	ldrb	r3, [r3, #28]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d008      	beq.n	8003dea <_Z12buildRequestP10SLMPPacketPh+0x172>
		packet->subcommand.putInDump(slider);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	331a      	adds	r3, #26
 8003ddc:	68f9      	ldr	r1, [r7, #12]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 f911 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	3302      	adds	r3, #2
 8003de8:	60fb      	str	r3, [r7, #12]
	}
	if (packet->head_device_no.exist) {
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <_Z12buildRequestP10SLMPPacketPh+0x18e>
		packet->head_device_no.putInDump(slider);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3320      	adds	r3, #32
 8003df8:	68f9      	ldr	r1, [r7, #12]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f000 f954 	bl	80040a8 <_ZN5FieldIjLj3EE9putInDumpEPh>
		slider += 3;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	3303      	adds	r3, #3
 8003e04:	60fb      	str	r3, [r7, #12]
	}
	if (packet->device_code.exist) {
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d008      	beq.n	8003e22 <_Z12buildRequestP10SLMPPacketPh+0x1aa>
		packet->device_code.putInDump(slider);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3328      	adds	r3, #40	; 0x28
 8003e14:	68f9      	ldr	r1, [r7, #12]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 f91b 	bl	8004052 <_ZN5FieldIhLj1EE9putInDumpEPh>
		slider += 1;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	60fb      	str	r3, [r7, #12]
	}
	if (packet->no_of_device_points.exist) {
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d008      	beq.n	8003e3e <_Z12buildRequestP10SLMPPacketPh+0x1c6>
		packet->no_of_device_points.putInDump(slider);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	332a      	adds	r3, #42	; 0x2a
 8003e30:	68f9      	ldr	r1, [r7, #12]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 f8e7 	bl	8004006 <_ZN5FieldItLj2EE9putInDumpEPh>
		slider += 2;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	3302      	adds	r3, #2
 8003e3c:	60fb      	str	r3, [r7, #12]
	}

	if (packet->value.exist) {
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <_Z12buildRequestP10SLMPPacketPh+0x1e2>
		packet->value.putInDump(slider);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3334      	adds	r3, #52	; 0x34
 8003e4c:	68f9      	ldr	r1, [r7, #12]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff feec 	bl	8003c2c <_ZN10ValueField9putInDumpEPh>
		slider += 2;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3302      	adds	r3, #2
 8003e58:	60fb      	str	r3, [r7, #12]
	}
}
 8003e5a:	bf00      	nop
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <_Z9getMsgLenP10SLMPPacket>:

unsigned short getMsgLen(SLMPPacket* packet) {
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b084      	sub	sp, #16
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
	unsigned short len = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	81fb      	strh	r3, [r7, #14]

	if (packet->is_serial_no.exist) {len += 2;}
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	789b      	ldrb	r3, [r3, #2]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <_Z9getMsgLenP10SLMPPacket+0x1a>
 8003e76:	89fb      	ldrh	r3, [r7, #14]
 8003e78:	3302      	adds	r3, #2
 8003e7a:	81fb      	strh	r3, [r7, #14]
	if (packet->serial_no.exist) {len += 2;}
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	799b      	ldrb	r3, [r3, #6]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <_Z9getMsgLenP10SLMPPacket+0x28>
 8003e84:	89fb      	ldrh	r3, [r7, #14]
 8003e86:	3302      	adds	r3, #2
 8003e88:	81fb      	strh	r3, [r7, #14]
	if (packet->field_If_serial_no.exist) {len += 2;}
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <_Z9getMsgLenP10SLMPPacket+0x38>
 8003e94:	89fb      	ldrh	r3, [r7, #14]
 8003e96:	3302      	adds	r3, #2
 8003e98:	81fb      	strh	r3, [r7, #14]
	if (packet->request_dest_net_no.exist) {len += 1;}
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	7a5b      	ldrb	r3, [r3, #9]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <_Z9getMsgLenP10SLMPPacket+0x46>
 8003ea2:	89fb      	ldrh	r3, [r7, #14]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	81fb      	strh	r3, [r7, #14]
	if (packet->request_dest_station_no.exist) {len += 1;}
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	7adb      	ldrb	r3, [r3, #11]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <_Z9getMsgLenP10SLMPPacket+0x54>
 8003eb0:	89fb      	ldrh	r3, [r7, #14]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	81fb      	strh	r3, [r7, #14]
	if (packet->request_processor.exist) {len += 2;}
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	7b9b      	ldrb	r3, [r3, #14]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <_Z9getMsgLenP10SLMPPacket+0x62>
 8003ebe:	89fb      	ldrh	r3, [r7, #14]
 8003ec0:	3302      	adds	r3, #2
 8003ec2:	81fb      	strh	r3, [r7, #14]
	if (packet->request_reserved.exist) {len += 1;}
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	7c5b      	ldrb	r3, [r3, #17]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <_Z9getMsgLenP10SLMPPacket+0x70>
 8003ecc:	89fb      	ldrh	r3, [r7, #14]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	81fb      	strh	r3, [r7, #14]
	if (packet->data_length.exist) {len += 2;}
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d002      	beq.n	8003ee2 <_Z9getMsgLenP10SLMPPacket+0x80>
 8003edc:	89fb      	ldrh	r3, [r7, #14]
 8003ede:	3302      	adds	r3, #2
 8003ee0:	81fb      	strh	r3, [r7, #14]
	if (packet->monitoring_time.exist) {len += 2;}
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	7d1b      	ldrb	r3, [r3, #20]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <_Z9getMsgLenP10SLMPPacket+0x8e>
 8003eea:	89fb      	ldrh	r3, [r7, #14]
 8003eec:	3302      	adds	r3, #2
 8003eee:	81fb      	strh	r3, [r7, #14]
	if (packet->command.exist) {len += 2;}
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	7e1b      	ldrb	r3, [r3, #24]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <_Z9getMsgLenP10SLMPPacket+0x9c>
 8003ef8:	89fb      	ldrh	r3, [r7, #14]
 8003efa:	3302      	adds	r3, #2
 8003efc:	81fb      	strh	r3, [r7, #14]
	if (packet->subcommand.exist) {len += 2;}
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	7f1b      	ldrb	r3, [r3, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <_Z9getMsgLenP10SLMPPacket+0xaa>
 8003f06:	89fb      	ldrh	r3, [r7, #14]
 8003f08:	3302      	adds	r3, #2
 8003f0a:	81fb      	strh	r3, [r7, #14]
	if (packet->head_device_no.exist) {len += 3;}
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d002      	beq.n	8003f1c <_Z9getMsgLenP10SLMPPacket+0xba>
 8003f16:	89fb      	ldrh	r3, [r7, #14]
 8003f18:	3303      	adds	r3, #3
 8003f1a:	81fb      	strh	r3, [r7, #14]
	if (packet->device_code.exist) {len += 1;}
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <_Z9getMsgLenP10SLMPPacket+0xca>
 8003f26:	89fb      	ldrh	r3, [r7, #14]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	81fb      	strh	r3, [r7, #14]
	if (packet->no_of_device_points.exist) {len += 2;}
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <_Z9getMsgLenP10SLMPPacket+0xda>
 8003f36:	89fb      	ldrh	r3, [r7, #14]
 8003f38:	3302      	adds	r3, #2
 8003f3a:	81fb      	strh	r3, [r7, #14]
	if (packet->end_code.exist) {len += 2;}
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <_Z9getMsgLenP10SLMPPacket+0xea>
 8003f46:	89fb      	ldrh	r3, [r7, #14]
 8003f48:	3302      	adds	r3, #2
 8003f4a:	81fb      	strh	r3, [r7, #14]
	if (packet->value.exist) {len += packet->value.getSize();}
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d009      	beq.n	8003f6a <_Z9getMsgLenP10SLMPPacket+0x108>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3334      	adds	r3, #52	; 0x34
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fe7e 	bl	8003c5c <_ZN10ValueField7getSizeEv>
 8003f60:	4603      	mov	r3, r0
 8003f62:	461a      	mov	r2, r3
 8003f64:	89fb      	ldrh	r3, [r7, #14]
 8003f66:	4413      	add	r3, r2
 8003f68:	81fb      	strh	r3, [r7, #14]

	return len;
 8003f6a:	89fb      	ldrh	r3, [r7, #14]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <_ZNSt6vectorIhSaIhEE5beginEv>:
       *  Returns a read/write iterator that points to the first
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	f107 030c 	add.w	r3, r7, #12
 8003f82:	4611      	mov	r1, r2
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 f8a7 	bl	80040d8 <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <_ZNSt6vectorIhSaIhEE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	1d1a      	adds	r2, r3, #4
 8003fa0:	f107 030c 	add.w	r3, r7, #12
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 f896 	bl	80040d8 <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEES2_ET0_T_S8_S7_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8003fb6:	b590      	push	{r4, r7, lr}
 8003fb8:	b085      	sub	sp, #20
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 f898 	bl	80040f8 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEEET_S7_>
 8003fc8:	4604      	mov	r4, r0
 8003fca:	68b8      	ldr	r0, [r7, #8]
 8003fcc:	f000 f894 	bl	80040f8 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEEET_S7_>
 8003fd0:	4603      	mov	r3, r0
	       __result));
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4620      	mov	r0, r4
 8003fd8:	f000 f899 	bl	800410e <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEES2_ET1_T0_S8_S7_>
 8003fdc:	4603      	mov	r3, r0
    }
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3714      	adds	r7, #20
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd90      	pop	{r4, r7, pc}

08003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
#endif

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <_ZN5FieldItLj2EE9putInDumpEPh>:
	void putInDump(unsigned char * begin) {std::copy(data.raw.begin(), data.raw.end(), begin);}
 8004006:	b590      	push	{r4, r7, lr}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
 800400e:	6039      	str	r1, [r7, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4618      	mov	r0, r3
 8004014:	f000 f8af 	bl	8004176 <_ZNSt5arrayIhLj2EE5beginEv>
 8004018:	4604      	mov	r4, r0
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 f8b6 	bl	800418e <_ZNSt5arrayIhLj2EE3endEv>
 8004022:	4603      	mov	r3, r0
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	4619      	mov	r1, r3
 8004028:	4620      	mov	r0, r4
 800402a:	f000 f88c 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	bd90      	pop	{r4, r7, pc}

08004036 <_ZN5FieldItLj2EE8getValueEv>:
	ValueType getValue() {
 8004036:	b480      	push	{r7}
 8004038:	b085      	sub	sp, #20
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
		ValueType tmp = this->data.value;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	81fb      	strh	r3, [r7, #14]
		return tmp;
 8004044:	89fb      	ldrh	r3, [r7, #14]
	}
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <_ZN5FieldIhLj1EE9putInDumpEPh>:
	void putInDump(unsigned char * begin) {std::copy(data.raw.begin(), data.raw.end(), begin);}
 8004052:	b590      	push	{r4, r7, lr}
 8004054:	b083      	sub	sp, #12
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4618      	mov	r0, r3
 8004060:	f000 f8a2 	bl	80041a8 <_ZNSt5arrayIhLj1EE5beginEv>
 8004064:	4604      	mov	r4, r0
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4618      	mov	r0, r3
 800406a:	f000 f8a9 	bl	80041c0 <_ZNSt5arrayIhLj1EE3endEv>
 800406e:	4603      	mov	r3, r0
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	4619      	mov	r1, r3
 8004074:	4620      	mov	r0, r4
 8004076:	f000 f866 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	bd90      	pop	{r4, r7, pc}

08004082 <_ZN5FieldItLj2EEC1Et>:
	Field(ValueType value) {
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	460b      	mov	r3, r1
 800408c:	807b      	strh	r3, [r7, #2]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	709a      	strb	r2, [r3, #2]
		data.value = value;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	887a      	ldrh	r2, [r7, #2]
 8004098:	801a      	strh	r2, [r3, #0]
	}
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <_ZN5FieldIjLj3EE9putInDumpEPh>:
	void putInDump(unsigned char * begin) {std::copy(data.raw.begin(), data.raw.end(), begin);}
 80040a8:	b590      	push	{r4, r7, lr}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 f890 	bl	80041da <_ZNSt5arrayIhLj3EE5beginEv>
 80040ba:	4604      	mov	r4, r0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f897 	bl	80041f2 <_ZNSt5arrayIhLj3EE3endEv>
 80040c4:	4603      	mov	r3, r0
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	4619      	mov	r1, r3
 80040ca:	4620      	mov	r0, r4
 80040cc:	f000 f83b 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd90      	pop	{r4, r7, pc}

080040d8 <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4618      	mov	r0, r3
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEEET_S7_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4618      	mov	r0, r3
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEES2_ET1_T0_S8_S7_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800410e:	b5b0      	push	{r4, r5, r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 f876 	bl	800420c <_ZSt12__niter_baseIPhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>
 8004120:	4604      	mov	r4, r0
 8004122:	68b8      	ldr	r0, [r7, #8]
 8004124:	f000 f872 	bl	800420c <_ZSt12__niter_baseIPhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>
 8004128:	4605      	mov	r5, r0
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f87c 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 8004130:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8004132:	461a      	mov	r2, r3
 8004134:	4629      	mov	r1, r5
 8004136:	4620      	mov	r0, r4
 8004138:	f000 f881 	bl	800423e <_ZSt13__copy_move_aILb0EPhS0_ET1_T0_S2_S1_>
 800413c:	4603      	mov	r3, r0
    }
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bdb0      	pop	{r4, r5, r7, pc}

08004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>:
    copy(_II __first, _II __last, _OI __result)
 8004146:	b590      	push	{r4, r7, lr}
 8004148:	b085      	sub	sp, #20
 800414a:	af00      	add	r7, sp, #0
 800414c:	60f8      	str	r0, [r7, #12]
 800414e:	60b9      	str	r1, [r7, #8]
 8004150:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f000 f890 	bl	8004278 <_ZSt12__miter_baseIPhET_S1_>
 8004158:	4604      	mov	r4, r0
 800415a:	68b8      	ldr	r0, [r7, #8]
 800415c:	f000 f88c 	bl	8004278 <_ZSt12__miter_baseIPhET_S1_>
 8004160:	4603      	mov	r3, r0
	       __result));
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	4619      	mov	r1, r3
 8004166:	4620      	mov	r0, r4
 8004168:	f000 f891 	bl	800428e <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_>
 800416c:	4603      	mov	r3, r0
    }
 800416e:	4618      	mov	r0, r3
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	bd90      	pop	{r4, r7, pc}

08004176 <_ZNSt5arrayIhLj2EE5beginEv>:
      noexcept(_AT_Type::_Is_nothrow_swappable::value)
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f8a1 	bl	80042c6 <_ZNSt5arrayIhLj2EE4dataEv>
 8004184:	4603      	mov	r3, r0
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <_ZNSt5arrayIhLj2EE3endEv>:
      _GLIBCXX17_CONSTEXPR const_iterator
      begin() const noexcept
      { return const_iterator(data()); }

      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f895 	bl	80042c6 <_ZNSt5arrayIhLj2EE4dataEv>
 800419c:	4603      	mov	r3, r0
 800419e:	3302      	adds	r3, #2
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <_ZNSt5arrayIhLj1EE5beginEv>:
      begin() noexcept
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f895 	bl	80042e0 <_ZNSt5arrayIhLj1EE4dataEv>
 80041b6:	4603      	mov	r3, r0
 80041b8:	4618      	mov	r0, r3
 80041ba:	3708      	adds	r7, #8
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <_ZNSt5arrayIhLj1EE3endEv>:
      end() noexcept
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f889 	bl	80042e0 <_ZNSt5arrayIhLj1EE4dataEv>
 80041ce:	4603      	mov	r3, r0
 80041d0:	3301      	adds	r3, #1
 80041d2:	4618      	mov	r0, r3
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <_ZNSt5arrayIhLj3EE5beginEv>:
      begin() noexcept
 80041da:	b580      	push	{r7, lr}
 80041dc:	b082      	sub	sp, #8
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f889 	bl	80042fa <_ZNSt5arrayIhLj3EE4dataEv>
 80041e8:	4603      	mov	r3, r0
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <_ZNSt5arrayIhLj3EE3endEv>:
      end() noexcept
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b082      	sub	sp, #8
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f87d 	bl	80042fa <_ZNSt5arrayIhLj3EE4dataEv>
 8004200:	4603      	mov	r3, r0
 8004202:	3303      	adds	r3, #3
 8004204:	4618      	mov	r0, r3
 8004206:	3708      	adds	r7, #8
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <_ZSt12__niter_baseIPhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>:
{
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 8004214:	1d3b      	adds	r3, r7, #4
 8004216:	4618      	mov	r0, r3
 8004218:	f000 f823 	bl	8004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 800421c:	4603      	mov	r3, r0
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	3708      	adds	r7, #8
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4618      	mov	r0, r3
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr

0800423e <_ZSt13__copy_move_aILb0EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800423e:	b580      	push	{r7, lr}
 8004240:	b086      	sub	sp, #24
 8004242:	af00      	add	r7, sp, #0
 8004244:	60f8      	str	r0, [r7, #12]
 8004246:	60b9      	str	r1, [r7, #8]
 8004248:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 800424a:	2301      	movs	r3, #1
 800424c:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68b9      	ldr	r1, [r7, #8]
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f000 f85e 	bl	8004314 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 8004258:	4603      	mov	r3, r0
    }
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4618      	mov	r0, r3
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <_ZSt12__miter_baseIPhET_S1_>:
    __miter_base(_Iterator __it)
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4618      	mov	r0, r3
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <_ZSt14__copy_move_a2ILb0EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800428e:	b5b0      	push	{r4, r5, r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f7ff ffc4 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 80042a0:	4604      	mov	r4, r0
 80042a2:	68b8      	ldr	r0, [r7, #8]
 80042a4:	f7ff ffc0 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 80042a8:	4605      	mov	r5, r0
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff ffbc 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 80042b0:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 80042b2:	461a      	mov	r2, r3
 80042b4:	4629      	mov	r1, r5
 80042b6:	4620      	mov	r0, r4
 80042b8:	f7ff ffc1 	bl	800423e <_ZSt13__copy_move_aILb0EPhS0_ET1_T0_S2_S1_>
 80042bc:	4603      	mov	r3, r0
    }
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bdb0      	pop	{r4, r5, r7, pc}

080042c6 <_ZNSt5arrayIhLj2EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b082      	sub	sp, #8
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 f839 	bl	8004348 <_ZNSt14__array_traitsIhLj2EE6_S_ptrERA2_Kh>
 80042d6:	4603      	mov	r3, r0
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <_ZNSt5arrayIhLj1EE4dataEv>:
      data() noexcept
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f000 f837 	bl	800435e <_ZNSt14__array_traitsIhLj1EE6_S_ptrERA1_Kh>
 80042f0:	4603      	mov	r3, r0
 80042f2:	4618      	mov	r0, r3
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <_ZNSt5arrayIhLj3EE4dataEv>:
      data() noexcept
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b082      	sub	sp, #8
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f835 	bl	8004374 <_ZNSt14__array_traitsIhLj3EE6_S_ptrERA3_Kh>
 800430a:	4603      	mov	r3, r0
 800430c:	4618      	mov	r0, r3
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	461a      	mov	r2, r3
 8004332:	68f9      	ldr	r1, [r7, #12]
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f006 ff08 	bl	800b14a <memmove>
	  return __result + _Num;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	4413      	add	r3, r2
	}
 8004340:	4618      	mov	r0, r3
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <_ZNSt14__array_traitsIhLj2EE6_S_ptrERA2_Kh>:
      _S_ptr(const _Type& __t) noexcept
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4618      	mov	r0, r3
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <_ZNSt14__array_traitsIhLj1EE6_S_ptrERA1_Kh>:
      _S_ptr(const _Type& __t) noexcept
 800435e:	b480      	push	{r7}
 8004360:	b083      	sub	sp, #12
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <_ZNSt14__array_traitsIhLj3EE6_S_ptrERA3_Kh>:
      _S_ptr(const _Type& __t) noexcept
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4618      	mov	r0, r3
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	6039      	str	r1, [r7, #0]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <_ZN10ValueField11getFromDumpEPhj>:
	void getFromDump(unsigned char * begin, unsigned content_len) {
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
		while(value.size()) {
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff fe18 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d004      	beq.n	80043d0 <_ZN10ValueField11getFromDumpEPhj+0x2e>
			value.pop_back();
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 f8bc 	bl	8004546 <_ZNSt6vectorIhSaIhEE8pop_backEv>
		while(value.size()) {
 80043ce:	e7ee      	b.n	80043ae <_ZN10ValueField11getFromDumpEPhj+0xc>
		for(int i = 0; i < content_len; i++) {
 80043d0:	2300      	movs	r3, #0
 80043d2:	617b      	str	r3, [r7, #20]
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d90a      	bls.n	80043f2 <_ZN10ValueField11getFromDumpEPhj+0x50>
			value.push_back(begin[i]);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	4413      	add	r3, r2
 80043e4:	4619      	mov	r1, r3
 80043e6:	f000 f8c2 	bl	800456e <_ZNSt6vectorIhSaIhEE9push_backERKh>
		for(int i = 0; i < content_len; i++) {
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	3301      	adds	r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	e7f0      	b.n	80043d4 <_ZN10ValueField11getFromDumpEPhj+0x32>
	}
 80043f2:	bf00      	nop
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <_Z13parseResponseP10SLMPPacketPh>:
// Created by data-scientist on 07.02.2020.
//

#include "SLMPResponseParser.h"

void parseResponse(SLMPPacket *packet, unsigned char * msg) {
 80043fa:	b590      	push	{r4, r7, lr}
 80043fc:	b085      	sub	sp, #20
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	6039      	str	r1, [r7, #0]
	unsigned char *slider = msg;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	60fb      	str	r3, [r7, #12]

	packet->is_serial_no.getFromDump(slider);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68f9      	ldr	r1, [r7, #12]
 800440c:	4618      	mov	r0, r3
 800440e:	f000 f8d3 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
	packet->is_serial_no.exist = true;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	709a      	strb	r2, [r3, #2]
	slider += 2;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	3302      	adds	r3, #2
 800441c:	60fb      	str	r3, [r7, #12]

	if (packet->is_serial_no.getValue() == 0x0050) {
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff fe08 	bl	8004036 <_ZN5FieldItLj2EE8getValueEv>
 8004426:	4603      	mov	r3, r0
 8004428:	2b50      	cmp	r3, #80	; 0x50
 800442a:	bf0c      	ite	eq
 800442c:	2301      	moveq	r3, #1
 800442e:	2300      	movne	r3, #0
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d011      	beq.n	800445a <_Z13parseResponseP10SLMPPacketPh+0x60>
		packet->serial_no.getFromDump(slider);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3304      	adds	r3, #4
 800443a:	68f9      	ldr	r1, [r7, #12]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 f8bb 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
		slider += 2;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	3302      	adds	r3, #2
 8004446:	60fb      	str	r3, [r7, #12]

		packet->field_If_serial_no.getFromDump(slider);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3348      	adds	r3, #72	; 0x48
 800444c:	68f9      	ldr	r1, [r7, #12]
 800444e:	4618      	mov	r0, r3
 8004450:	f000 f8b2 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
		slider += 2;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	3302      	adds	r3, #2
 8004458:	60fb      	str	r3, [r7, #12]
	}

	packet->request_dest_net_no.getFromDump(slider);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3308      	adds	r3, #8
 800445e:	68f9      	ldr	r1, [r7, #12]
 8004460:	4618      	mov	r0, r3
 8004462:	f000 f8be 	bl	80045e2 <_ZN5FieldIhLj1EE11getFromDumpEPh>
	packet->request_dest_net_no.exist = true;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	725a      	strb	r2, [r3, #9]
	slider += 1;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3301      	adds	r3, #1
 8004470:	60fb      	str	r3, [r7, #12]

	packet->request_dest_station_no.getFromDump(slider);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	330a      	adds	r3, #10
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	4618      	mov	r0, r3
 800447a:	f000 f8b2 	bl	80045e2 <_ZN5FieldIhLj1EE11getFromDumpEPh>
	packet->request_dest_station_no.exist = true;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	72da      	strb	r2, [r3, #11]
	slider += 1;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3301      	adds	r3, #1
 8004488:	60fb      	str	r3, [r7, #12]

	packet->request_processor.getFromDump(slider);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	330c      	adds	r3, #12
 800448e:	68f9      	ldr	r1, [r7, #12]
 8004490:	4618      	mov	r0, r3
 8004492:	f000 f891 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
	packet->request_processor.exist = true;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	739a      	strb	r2, [r3, #14]
	slider += 2;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	3302      	adds	r3, #2
 80044a0:	60fb      	str	r3, [r7, #12]

	packet->request_reserved.getFromDump(slider);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3310      	adds	r3, #16
 80044a6:	68f9      	ldr	r1, [r7, #12]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f000 f89a 	bl	80045e2 <_ZN5FieldIhLj1EE11getFromDumpEPh>
	packet->request_reserved.exist = true;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	745a      	strb	r2, [r3, #17]
	slider += 1;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]

	packet->data_length.getFromDump(slider);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3344      	adds	r3, #68	; 0x44
 80044be:	68f9      	ldr	r1, [r7, #12]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f000 f879 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
	packet->data_length.exist = true;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	slider += 2;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	3302      	adds	r3, #2
 80044d2:	60fb      	str	r3, [r7, #12]

	packet->end_code.getFromDump(slider);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	332e      	adds	r3, #46	; 0x2e
 80044d8:	68f9      	ldr	r1, [r7, #12]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f86c 	bl	80045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>
	packet->end_code.exist = true;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	slider += 2;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	3302      	adds	r3, #2
 80044ec:	60fb      	str	r3, [r7, #12]


	if ((packet->data_length.getValue() > 2) && !packet->end_code.getValue()) {
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	3344      	adds	r3, #68	; 0x44
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7ff fd9f 	bl	8004036 <_ZN5FieldItLj2EE8getValueEv>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d909      	bls.n	8004512 <_Z13parseResponseP10SLMPPacketPh+0x118>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	332e      	adds	r3, #46	; 0x2e
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff fd97 	bl	8004036 <_ZN5FieldItLj2EE8getValueEv>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <_Z13parseResponseP10SLMPPacketPh+0x118>
 800450e:	2301      	movs	r3, #1
 8004510:	e000      	b.n	8004514 <_Z13parseResponseP10SLMPPacketPh+0x11a>
 8004512:	2300      	movs	r3, #0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d012      	beq.n	800453e <_Z13parseResponseP10SLMPPacketPh+0x144>
		packet->value.exist = true;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		packet->value.getFromDump(slider, packet->data_length.getValue() - 2);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f103 0434 	add.w	r4, r3, #52	; 0x34
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3344      	adds	r3, #68	; 0x44
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff fd83 	bl	8004036 <_ZN5FieldItLj2EE8getValueEv>
 8004530:	4603      	mov	r3, r0
 8004532:	3b02      	subs	r3, #2
 8004534:	461a      	mov	r2, r3
 8004536:	68f9      	ldr	r1, [r7, #12]
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff ff32 	bl	80043a2 <_ZN10ValueField11getFromDumpEPhj>
	}
}
 800453e:	bf00      	nop
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	bd90      	pop	{r4, r7, pc}

08004546 <_ZNSt6vectorIhSaIhEE8pop_backEv>:
       *  Note that no data is returned, and if the last element's
       *  data is needed, it should be retrieved before pop_back() is
       *  called.
       */
      void
      pop_back() _GLIBCXX_NOEXCEPT
 8004546:	b580      	push	{r7, lr}
 8004548:	b082      	sub	sp, #8
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	--this->_M_impl._M_finish;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	1e5a      	subs	r2, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	605a      	str	r2, [r3, #4]
	_Alloc_traits::destroy(this->_M_impl, this->_M_impl._M_finish);
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	4619      	mov	r1, r3
 8004560:	4610      	mov	r0, r2
 8004562:	f000 f877 	bl	8004654 <_ZNSt16allocator_traitsISaIhEE7destroyIhEEvRS0_PT_>
      }
 8004566:	bf00      	nop
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <_ZNSt6vectorIhSaIhEE9push_backERKh>:
      push_back(const value_type& __x)
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
 8004576:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	429a      	cmp	r2, r3
 8004582:	d00c      	beq.n	800459e <_ZNSt6vectorIhSaIhEE9push_backERKh+0x30>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	4619      	mov	r1, r3
 800458e:	f000 f879 	bl	8004684 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	605a      	str	r2, [r3, #4]
      }
 800459c:	e008      	b.n	80045b0 <_ZNSt6vectorIhSaIhEE9push_backERKh+0x42>
	  _M_realloc_insert(end(), __x);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff fcf8 	bl	8003f94 <_ZNSt6vectorIhSaIhEE3endEv>
 80045a4:	4603      	mov	r3, r0
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	4619      	mov	r1, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f87e 	bl	80046ac <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
      }
 80045b0:	bf00      	nop
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <_ZN5FieldItLj2EE11getFromDumpEPh>:
	void getFromDump(unsigned char * begin) {std::copy(begin, begin + DumpSize, data.raw.begin());}
 80045b8:	b590      	push	{r4, r7, lr}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	1c9c      	adds	r4, r3, #2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fdd4 	bl	8004176 <_ZNSt5arrayIhLj2EE5beginEv>
 80045ce:	4603      	mov	r3, r0
 80045d0:	461a      	mov	r2, r3
 80045d2:	4621      	mov	r1, r4
 80045d4:	6838      	ldr	r0, [r7, #0]
 80045d6:	f7ff fdb6 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd90      	pop	{r4, r7, pc}

080045e2 <_ZN5FieldIhLj1EE11getFromDumpEPh>:
 80045e2:	b590      	push	{r4, r7, lr}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
 80045ea:	6039      	str	r1, [r7, #0]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	1c5c      	adds	r4, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff fdd8 	bl	80041a8 <_ZNSt5arrayIhLj1EE5beginEv>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	4621      	mov	r1, r4
 80045fe:	6838      	ldr	r0, [r7, #0]
 8004600:	f7ff fda1 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	bd90      	pop	{r4, r7, pc}

0800460c <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4618      	mov	r0, r3
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8004622:	b480      	push	{r7}
 8004624:	b083      	sub	sp, #12
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4618      	mov	r0, r3
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8004644:	68b9      	ldr	r1, [r7, #8]
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 f8cb 	bl	80047e2 <_ZSt8_DestroyIPhEvT_S1_>
    }
 800464c:	bf00      	nop
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <_ZNSt16allocator_traitsISaIhEE7destroyIhEEvRS0_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static void
	destroy(allocator_type& __a, _Up* __p)
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
	{ __a.destroy(__p); }
 800465e:	6839      	ldr	r1, [r7, #0]
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f8cb 	bl	80047fc <_ZN9__gnu_cxx13new_allocatorIhE7destroyIhEEvPT_>
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800466e:	b480      	push	{r7}
 8004670:	b083      	sub	sp, #12
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4618      	mov	r0, r3
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff ffec 	bl	800466e <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 8004696:	4603      	mov	r3, r0
 8004698:	461a      	mov	r2, r3
 800469a:	68b9      	ldr	r1, [r7, #8]
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 f8b8 	bl	8004812 <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJRKhEEEvPT_DpOT0_>
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 80046ac:	b5b0      	push	{r4, r5, r7, lr}
 80046ae:	b08a      	sub	sp, #40	; 0x28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
    void
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
 80046b8:	4a3f      	ldr	r2, [pc, #252]	; (80047b8 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x10c>)
 80046ba:	2101      	movs	r1, #1
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 f8c1 	bl	8004844 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>
 80046c2:	6278      	str	r0, [r7, #36]	; 0x24
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
      const size_type __elems_before = __position - begin();
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f7ff fc55 	bl	8003f74 <_ZNSt6vectorIhSaIhEE5beginEv>
 80046ca:	4603      	mov	r3, r0
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	f107 0214 	add.w	r2, r7, #20
 80046d2:	f107 0308 	add.w	r3, r7, #8
 80046d6:	4611      	mov	r1, r2
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 f8fb 	bl	80048d4 <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 80046de:	4603      	mov	r3, r0
 80046e0:	623b      	str	r3, [r7, #32]
      pointer __new_start(this->_M_allocate(__len));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 f909 	bl	80048fe <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 80046ec:	61f8      	str	r0, [r7, #28]
      pointer __new_finish(__new_start);
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	61bb      	str	r3, [r7, #24]
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 80046f2:	68fc      	ldr	r4, [r7, #12]
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	6a3b      	ldr	r3, [r7, #32]
 80046f8:	18d5      	adds	r5, r2, r3
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff ffb7 	bl	800466e <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 8004700:	4603      	mov	r3, r0
 8004702:	461a      	mov	r2, r3
 8004704:	4629      	mov	r1, r5
 8004706:	4620      	mov	r0, r4
 8004708:	f7ff ffbc 	bl	8004684 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 800470c:	2300      	movs	r3, #0
 800470e:	61bb      	str	r3, [r7, #24]

	  __new_finish
	    = std::__uninitialized_move_if_noexcept_a
	    (this->_M_impl._M_start, __position.base(),
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681c      	ldr	r4, [r3, #0]
 8004714:	f107 0308 	add.w	r3, r7, #8
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fda2 	bl	8004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 800471e:	4603      	mov	r3, r0
 8004720:	681d      	ldr	r5, [r3, #0]
	     __new_start, _M_get_Tp_allocator());
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff ff7c 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800472a:	4603      	mov	r3, r0
	  __new_finish
 800472c:	69fa      	ldr	r2, [r7, #28]
 800472e:	4629      	mov	r1, r5
 8004730:	4620      	mov	r0, r4
 8004732:	f000 f8f8 	bl	8004926 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 8004736:	61b8      	str	r0, [r7, #24]

	  ++__new_finish;
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	3301      	adds	r3, #1
 800473c:	61bb      	str	r3, [r7, #24]

	  __new_finish
	    = std::__uninitialized_move_if_noexcept_a
	    (__position.base(), this->_M_impl._M_finish,
 800473e:	f107 0308 	add.w	r3, r7, #8
 8004742:	4618      	mov	r0, r3
 8004744:	f7ff fd8d 	bl	8004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8004748:	4603      	mov	r3, r0
 800474a:	681c      	ldr	r4, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685d      	ldr	r5, [r3, #4]
	     __new_finish, _M_get_Tp_allocator());
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff ff65 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8004758:	4603      	mov	r3, r0
	  __new_finish
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	4629      	mov	r1, r5
 800475e:	4620      	mov	r0, r4
 8004760:	f000 f8e1 	bl	8004926 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 8004764:	61b8      	str	r0, [r7, #24]
	  else
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681c      	ldr	r4, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	685d      	ldr	r5, [r3, #4]
		    _M_get_Tp_allocator());
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff ff56 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8004776:	4603      	mov	r3, r0
      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004778:	461a      	mov	r2, r3
 800477a:	4629      	mov	r1, r5
 800477c:	4620      	mov	r0, r4
 800477e:	f7ff ff5b 	bl	8004638 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
      _M_deallocate(this->_M_impl._M_start,
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6819      	ldr	r1, [r3, #0]
		    this->_M_impl._M_end_of_storage
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	689b      	ldr	r3, [r3, #8]
		    - this->_M_impl._M_start);
 800478c:	461a      	mov	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	1ad3      	subs	r3, r2, r3
      _M_deallocate(this->_M_impl._M_start,
 8004794:	461a      	mov	r2, r3
 8004796:	f000 f811 	bl	80047bc <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      this->_M_impl._M_start = __new_start;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	69fa      	ldr	r2, [r7, #28]
 800479e:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	441a      	add	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	609a      	str	r2, [r3, #8]
    }
 80047b0:	bf00      	nop
 80047b2:	3728      	adds	r7, #40	; 0x28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bdb0      	pop	{r4, r5, r7, pc}
 80047b8:	0800d350 	.word	0x0800d350

080047bc <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
	if (__p)
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 f8bf 	bl	8004958 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 80047da:	bf00      	nop
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b082      	sub	sp, #8
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80047ec:	6839      	ldr	r1, [r7, #0]
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 f8c1 	bl	8004976 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 80047f4:	bf00      	nop
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <_ZN9__gnu_cxx13new_allocatorIhE7destroyIhEEvPT_>:
	construct(_Up* __p, _Args&&... __args)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p) { __p->~_Up(); }
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
 8004806:	bf00      	nop
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJRKhEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8004812:	b590      	push	{r4, r7, lr}
 8004814:	b085      	sub	sp, #20
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7ff ff25 	bl	800466e <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 8004824:	4603      	mov	r3, r0
 8004826:	781c      	ldrb	r4, [r3, #0]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4619      	mov	r1, r3
 800482c:	2001      	movs	r0, #1
 800482e:	f7ff fdac 	bl	800438a <_ZnwjPv>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJRKhEEEvPT_DpOT0_+0x2a>
 8004838:	4622      	mov	r2, r4
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	bd90      	pop	{r4, r7, pc}

08004844 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8004844:	b590      	push	{r4, r7, lr}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f89b 	bl	800498c <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 8004856:	4604      	mov	r4, r0
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f7ff fbc4 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 800485e:	4603      	mov	r3, r0
 8004860:	1ae2      	subs	r2, r4, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	429a      	cmp	r2, r3
 8004866:	bf34      	ite	cc
 8004868:	2301      	movcc	r3, #1
 800486a:	2300      	movcs	r3, #0
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x36>
	  __throw_length_error(__N(__s));
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4618      	mov	r0, r3
 8004876:	f006 f98a 	bl	800ab8e <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + std::max(size(), __n);
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f7ff fbb3 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8004880:	4604      	mov	r4, r0
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f7ff fbaf 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8004888:	4603      	mov	r3, r0
 800488a:	613b      	str	r3, [r7, #16]
 800488c:	f107 0208 	add.w	r2, r7, #8
 8004890:	f107 0310 	add.w	r3, r7, #16
 8004894:	4611      	mov	r1, r2
 8004896:	4618      	mov	r0, r3
 8004898:	f000 f889 	bl	80049ae <_ZSt3maxIjERKT_S2_S2_>
 800489c:	4603      	mov	r3, r0
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4423      	add	r3, r4
 80048a2:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f7ff fb9e 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80048aa:	4602      	mov	r2, r0
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d306      	bcc.n	80048c0 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x7c>
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f86a 	bl	800498c <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 80048b8:	4602      	mov	r2, r0
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	4293      	cmp	r3, r2
 80048be:	d904      	bls.n	80048ca <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x86>
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 f863 	bl	800498c <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 80048c6:	4603      	mov	r3, r0
 80048c8:	e000      	b.n	80048cc <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x88>
 80048ca:	697b      	ldr	r3, [r7, #20]
      }
 80048cc:	4618      	mov	r0, r3
 80048ce:	371c      	adds	r7, #28
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd90      	pop	{r4, r7, pc}

080048d4 <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80048d4:	b590      	push	{r4, r7, lr}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7ff fcbf 	bl	8004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 80048e4:	4603      	mov	r3, r0
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	461c      	mov	r4, r3
 80048ea:	6838      	ldr	r0, [r7, #0]
 80048ec:	f7ff fcb9 	bl	8004262 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 80048f0:	4603      	mov	r3, r0
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	1ae3      	subs	r3, r4, r3
 80048f6:	4618      	mov	r0, r3
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd90      	pop	{r4, r7, pc}

080048fe <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80048fe:	b580      	push	{r7, lr}
 8004900:	b082      	sub	sp, #8
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
 8004906:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6839      	ldr	r1, [r7, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f000 f85f 	bl	80049d6 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 8004918:	4603      	mov	r3, r0
 800491a:	e000      	b.n	800491e <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 800491c:	2300      	movs	r3, #0
      }
 800491e:	4618      	mov	r0, r3
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <_ZSt34__uninitialized_move_if_noexcept_aIPhS0_SaIhEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8004926:	b590      	push	{r4, r7, lr}
 8004928:	b085      	sub	sp, #20
 800492a:	af00      	add	r7, sp, #0
 800492c:	60f8      	str	r0, [r7, #12]
 800492e:	60b9      	str	r1, [r7, #8]
 8004930:	607a      	str	r2, [r7, #4]
 8004932:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 f85d 	bl	80049f4 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>
 800493a:	4604      	mov	r4, r0
 800493c:	68b8      	ldr	r0, [r7, #8]
 800493e:	f000 f859 	bl	80049f4 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>
 8004942:	4601      	mov	r1, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	4620      	mov	r0, r4
 800494a:	f000 f862 	bl	8004a12 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPhES1_hET0_T_S4_S3_RSaIT1_E>
 800494e:	4603      	mov	r3, r0
    }
 8004950:	4618      	mov	r0, r3
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	bd90      	pop	{r4, r7, pc}

08004958 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	68b9      	ldr	r1, [r7, #8]
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f000 f863 	bl	8004a34 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 800496e:	bf00      	nop
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	6039      	str	r1, [r7, #0]
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <_ZNKSt6vectorIhSaIhEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
      { return _Alloc_traits::max_size(_M_get_Tp_allocator()); }
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff fe38 	bl	800460c <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800499c:	4603      	mov	r3, r0
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 f855 	bl	8004a4e <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>
 80049a4:	4603      	mov	r3, r0
 80049a6:	4618      	mov	r0, r3
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <_ZSt3maxIjERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d201      	bcs.n	80049c8 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	e000      	b.n	80049ca <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80049c8:	687b      	ldr	r3, [r7, #4]
    }
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b082      	sub	sp, #8
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80049e0:	2200      	movs	r2, #0
 80049e2:	6839      	ldr	r1, [r7, #0]
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 f83e 	bl	8004a66 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 80049ea:	4603      	mov	r3, r0
 80049ec:	4618      	mov	r0, r3
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <_ZSt32__make_move_if_noexcept_iteratorIhSt13move_iteratorIPhEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80049fc:	f107 030c 	add.w	r3, r7, #12
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f84b 	bl	8004a9e <_ZNSt13move_iteratorIPhEC1ES0_>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPhES1_hET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b084      	sub	sp, #16
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	60f8      	str	r0, [r7, #12]
 8004a1a:	60b9      	str	r1, [r7, #8]
 8004a1c:	607a      	str	r2, [r7, #4]
 8004a1e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f849 	bl	8004abc <_ZSt18uninitialized_copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
      deallocate(pointer __p, size_type)
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8004a40:	68b8      	ldr	r0, [r7, #8]
 8004a42:	f005 f991 	bl	8009d68 <_ZdlPv>
      }
 8004a46:	bf00      	nop
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static size_type
      max_size(const allocator_type& __a) noexcept
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b082      	sub	sp, #8
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f842 	bl	8004ae0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b084      	sub	sp, #16
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 f834 	bl	8004ae0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	bf8c      	ite	hi
 8004a80:	2301      	movhi	r3, #1
 8004a82:	2300      	movls	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8004a8a:	f006 f87a 	bl	800ab82 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8004a8e:	68b8      	ldr	r0, [r7, #8]
 8004a90:	f005 f95e 	bl	8009d50 <_Znwj>
 8004a94:	4603      	mov	r3, r0
      }
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <_ZNSt13move_iteratorIPhEC1ES0_>:
      move_iterator(iterator_type __i)
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <_ZSt18uninitialized_copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	68b9      	ldr	r1, [r7, #8]
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 f811 	bl	8004af8 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPhES3_EET0_T_S6_S5_>
 8004ad6:	4603      	mov	r3, r0
    }
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8004ae8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004aec:	4618      	mov	r0, r3
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPhES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	68b9      	ldr	r1, [r7, #8]
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 f805 	bl	8004b18 <_ZSt4copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	4618      	mov	r0, r3
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <_ZSt4copyISt13move_iteratorIPhES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8004b18:	b590      	push	{r4, r7, lr}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f80f 	bl	8004b48 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8004b2a:	4604      	mov	r4, r0
 8004b2c:	68b8      	ldr	r0, [r7, #8]
 8004b2e:	f000 f80b 	bl	8004b48 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8004b32:	4603      	mov	r3, r0
	       __result));
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	4619      	mov	r1, r3
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f000 f816 	bl	8004b6a <_ZSt14__copy_move_a2ILb1EPhS0_ET1_T0_S2_S1_>
 8004b3e:	4603      	mov	r3, r0
    }
 8004b40:	4618      	mov	r0, r3
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd90      	pop	{r4, r7, pc}

08004b48 <_ZSt12__miter_baseIPhEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8004b50:	1d3b      	adds	r3, r7, #4
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 f825 	bl	8004ba2 <_ZNKSt13move_iteratorIPhE4baseEv>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7ff fb8c 	bl	8004278 <_ZSt12__miter_baseIPhET_S1_>
 8004b60:	4603      	mov	r3, r0
 8004b62:	4618      	mov	r0, r3
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <_ZSt14__copy_move_a2ILb1EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004b6a:	b5b0      	push	{r4, r5, r7, lr}
 8004b6c:	b084      	sub	sp, #16
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	60f8      	str	r0, [r7, #12]
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7ff fb56 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 8004b7c:	4604      	mov	r4, r0
 8004b7e:	68b8      	ldr	r0, [r7, #8]
 8004b80:	f7ff fb52 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 8004b84:	4605      	mov	r5, r0
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff fb4e 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 8004b8c:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8004b8e:	461a      	mov	r2, r3
 8004b90:	4629      	mov	r1, r5
 8004b92:	4620      	mov	r0, r4
 8004b94:	f000 f811 	bl	8004bba <_ZSt13__copy_move_aILb1EPhS0_ET1_T0_S2_S1_>
 8004b98:	4603      	mov	r3, r0
    }
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bdb0      	pop	{r4, r5, r7, pc}

08004ba2 <_ZNKSt13move_iteratorIPhE4baseEv>:
      base() const
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <_ZSt13__copy_move_aILb1EPhS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b086      	sub	sp, #24
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	60f8      	str	r0, [r7, #12]
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f805 	bl	8004bde <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 8004bd4:	4603      	mov	r3, r0
    }
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b086      	sub	sp, #24
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	68f9      	ldr	r1, [r7, #12]
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f006 faa3 	bl	800b14a <memmove>
	  return __result + _Num;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	4413      	add	r3, r2
	}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <_Z13LiquidCrystalP12GPIO_TypeDefttttttt>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b08e      	sub	sp, #56	; 0x38
 8004c18:	af0a      	add	r7, sp, #40	; 0x28
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	4608      	mov	r0, r1
 8004c1e:	4611      	mov	r1, r2
 8004c20:	461a      	mov	r2, r3
 8004c22:	4603      	mov	r3, r0
 8004c24:	817b      	strh	r3, [r7, #10]
 8004c26:	460b      	mov	r3, r1
 8004c28:	813b      	strh	r3, [r7, #8]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8004c2e:	4b1d      	ldr	r3, [pc, #116]	; (8004ca4 <_Z13LiquidCrystalP12GPIO_TypeDefttttttt+0x90>)
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d019      	beq.n	8004c6a <_Z13LiquidCrystalP12GPIO_TypeDefttttttt+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8004c36:	8939      	ldrh	r1, [r7, #8]
 8004c38:	897a      	ldrh	r2, [r7, #10]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	9308      	str	r3, [sp, #32]
 8004c3e:	2300      	movs	r3, #0
 8004c40:	9307      	str	r3, [sp, #28]
 8004c42:	2300      	movs	r3, #0
 8004c44:	9306      	str	r3, [sp, #24]
 8004c46:	2300      	movs	r3, #0
 8004c48:	9305      	str	r3, [sp, #20]
 8004c4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c4c:	9304      	str	r3, [sp, #16]
 8004c4e:	8c3b      	ldrh	r3, [r7, #32]
 8004c50:	9303      	str	r3, [sp, #12]
 8004c52:	8bbb      	ldrh	r3, [r7, #28]
 8004c54:	9302      	str	r3, [sp, #8]
 8004c56:	8b3b      	ldrh	r3, [r7, #24]
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	88fb      	ldrh	r3, [r7, #6]
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	460b      	mov	r3, r1
 8004c60:	68f9      	ldr	r1, [r7, #12]
 8004c62:	2001      	movs	r0, #1
 8004c64:	f000 f820 	bl	8004ca8 <_Z4inithP12GPIO_TypeDefttttttttttt>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8004c68:	e018      	b.n	8004c9c <_Z13LiquidCrystalP12GPIO_TypeDefttttttt+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8004c6a:	8939      	ldrh	r1, [r7, #8]
 8004c6c:	897a      	ldrh	r2, [r7, #10]
 8004c6e:	2300      	movs	r3, #0
 8004c70:	9308      	str	r3, [sp, #32]
 8004c72:	2300      	movs	r3, #0
 8004c74:	9307      	str	r3, [sp, #28]
 8004c76:	2300      	movs	r3, #0
 8004c78:	9306      	str	r3, [sp, #24]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	9305      	str	r3, [sp, #20]
 8004c7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c80:	9304      	str	r3, [sp, #16]
 8004c82:	8c3b      	ldrh	r3, [r7, #32]
 8004c84:	9303      	str	r3, [sp, #12]
 8004c86:	8bbb      	ldrh	r3, [r7, #28]
 8004c88:	9302      	str	r3, [sp, #8]
 8004c8a:	8b3b      	ldrh	r3, [r7, #24]
 8004c8c:	9301      	str	r3, [sp, #4]
 8004c8e:	88fb      	ldrh	r3, [r7, #6]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	460b      	mov	r3, r1
 8004c94:	68f9      	ldr	r1, [r7, #12]
 8004c96:	2000      	movs	r0, #0
 8004c98:	f000 f806 	bl	8004ca8 <_Z4inithP12GPIO_TypeDefttttttttttt>
}
 8004c9c:	bf00      	nop
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	20000001 	.word	0x20000001

08004ca8 <_Z4inithP12GPIO_TypeDefttttttttttt>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60b9      	str	r1, [r7, #8]
 8004cb0:	4611      	mov	r1, r2
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	73fb      	strb	r3, [r7, #15]
 8004cb8:	460b      	mov	r3, r1
 8004cba:	81bb      	strh	r3, [r7, #12]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 8004cc0:	4a1a      	ldr	r2, [pc, #104]	; (8004d2c <_Z4inithP12GPIO_TypeDefttttttttttt+0x84>)
 8004cc2:	89bb      	ldrh	r3, [r7, #12]
 8004cc4:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8004cc6:	4a1a      	ldr	r2, [pc, #104]	; (8004d30 <_Z4inithP12GPIO_TypeDefttttttttttt+0x88>)
 8004cc8:	88fb      	ldrh	r3, [r7, #6]
 8004cca:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8004ccc:	4a19      	ldr	r2, [pc, #100]	; (8004d34 <_Z4inithP12GPIO_TypeDefttttttttttt+0x8c>)
 8004cce:	8b3b      	ldrh	r3, [r7, #24]
 8004cd0:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 8004cd2:	4a19      	ldr	r2, [pc, #100]	; (8004d38 <_Z4inithP12GPIO_TypeDefttttttttttt+0x90>)
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8004cd8:	4a18      	ldr	r2, [pc, #96]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004cda:	8bbb      	ldrh	r3, [r7, #28]
 8004cdc:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 8004cde:	4a17      	ldr	r2, [pc, #92]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004ce0:	8c3b      	ldrh	r3, [r7, #32]
 8004ce2:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8004ce4:	4a15      	ldr	r2, [pc, #84]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004ce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004ce8:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8004cea:	4a14      	ldr	r2, [pc, #80]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004cec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004cee:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 8004cf0:	4a12      	ldr	r2, [pc, #72]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004cf2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004cf4:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8004cf6:	4a11      	ldr	r2, [pc, #68]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004cf8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004cfa:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8004cfc:	4a0f      	ldr	r2, [pc, #60]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004cfe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004d00:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 8004d02:	4a0e      	ldr	r2, [pc, #56]	; (8004d3c <_Z4inithP12GPIO_TypeDefttttttttttt+0x94>)
 8004d04:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d06:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <_Z4inithP12GPIO_TypeDefttttttttttt+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <_Z4inithP12GPIO_TypeDefttttttttttt+0x98>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	701a      	strb	r2, [r3, #0]
 8004d14:	e002      	b.n	8004d1c <_Z4inithP12GPIO_TypeDefttttttttttt+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8004d16:	4b0a      	ldr	r3, [pc, #40]	; (8004d40 <_Z4inithP12GPIO_TypeDefttttttttttt+0x98>)
 8004d18:	2210      	movs	r2, #16
 8004d1a:	701a      	strb	r2, [r3, #0]

  begin(16, 2);
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	2010      	movs	r0, #16
 8004d20:	f000 f810 	bl	8004d44 <_Z5beginhh>
}
 8004d24:	bf00      	nop
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	20000222 	.word	0x20000222
 8004d30:	20000224 	.word	0x20000224
 8004d34:	20000226 	.word	0x20000226
 8004d38:	20000238 	.word	0x20000238
 8004d3c:	20000228 	.word	0x20000228
 8004d40:	2000023c 	.word	0x2000023c

08004d44 <_Z5beginhh>:

void begin(uint8_t cols, uint8_t lines) {
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	460a      	mov	r2, r1
 8004d4e:	71fb      	strb	r3, [r7, #7]
 8004d50:	4613      	mov	r3, r2
 8004d52:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8004d54:	79bb      	ldrb	r3, [r7, #6]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d906      	bls.n	8004d68 <_Z5beginhh+0x24>
    _displayfunction |= LCD_2LINE;
 8004d5a:	4b77      	ldr	r3, [pc, #476]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	f043 0308 	orr.w	r3, r3, #8
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	4b74      	ldr	r3, [pc, #464]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004d66:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8004d68:	4a74      	ldr	r2, [pc, #464]	; (8004f3c <_Z5beginhh+0x1f8>)
 8004d6a:	79bb      	ldrb	r3, [r7, #6]
 8004d6c:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8004d6e:	79fa      	ldrb	r2, [r7, #7]
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	3340      	adds	r3, #64	; 0x40
 8004d74:	2140      	movs	r1, #64	; 0x40
 8004d76:	2000      	movs	r0, #0
 8004d78:	f000 f982 	bl	8005080 <_Z13setRowOffsetsiiii>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8004d7c:	4b70      	ldr	r3, [pc, #448]	; (8004f40 <_Z5beginhh+0x1fc>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d009      	beq.n	8004d98 <_Z5beginhh+0x54>
 8004d84:	79bb      	ldrb	r3, [r7, #6]
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d106      	bne.n	8004d98 <_Z5beginhh+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8004d8a:	4b6b      	ldr	r3, [pc, #428]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	f043 0304 	orr.w	r3, r3, #4
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	4b68      	ldr	r3, [pc, #416]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004d96:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8004d98:	f000 f8e4 	bl	8004f64 <_Z11enableClockv>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8004da0:	2301      	movs	r3, #1
 8004da2:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8004da4:	4b67      	ldr	r3, [pc, #412]	; (8004f44 <_Z5beginhh+0x200>)
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d01b      	beq.n	8004de4 <_Z5beginhh+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8004dac:	4b66      	ldr	r3, [pc, #408]	; (8004f48 <_Z5beginhh+0x204>)
 8004dae:	881a      	ldrh	r2, [r3, #0]
 8004db0:	4b66      	ldr	r3, [pc, #408]	; (8004f4c <_Z5beginhh+0x208>)
 8004db2:	881b      	ldrh	r3, [r3, #0]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	4b65      	ldr	r3, [pc, #404]	; (8004f50 <_Z5beginhh+0x20c>)
 8004dba:	881b      	ldrh	r3, [r3, #0]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	4b64      	ldr	r3, [pc, #400]	; (8004f54 <_Z5beginhh+0x210>)
 8004dc2:	881b      	ldrh	r3, [r3, #0]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	4b62      	ldr	r3, [pc, #392]	; (8004f54 <_Z5beginhh+0x210>)
 8004dca:	885b      	ldrh	r3, [r3, #2]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	4b60      	ldr	r3, [pc, #384]	; (8004f54 <_Z5beginhh+0x210>)
 8004dd2:	889b      	ldrh	r3, [r3, #4]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	4b5e      	ldr	r3, [pc, #376]	; (8004f54 <_Z5beginhh+0x210>)
 8004dda:	88db      	ldrh	r3, [r3, #6]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	60fb      	str	r3, [r7, #12]
 8004de2:	e02a      	b.n	8004e3a <_Z5beginhh+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8004de4:	4b58      	ldr	r3, [pc, #352]	; (8004f48 <_Z5beginhh+0x204>)
 8004de6:	881a      	ldrh	r2, [r3, #0]
 8004de8:	4b58      	ldr	r3, [pc, #352]	; (8004f4c <_Z5beginhh+0x208>)
 8004dea:	881b      	ldrh	r3, [r3, #0]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	4b57      	ldr	r3, [pc, #348]	; (8004f50 <_Z5beginhh+0x20c>)
 8004df2:	881b      	ldrh	r3, [r3, #0]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	4b56      	ldr	r3, [pc, #344]	; (8004f54 <_Z5beginhh+0x210>)
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	4b54      	ldr	r3, [pc, #336]	; (8004f54 <_Z5beginhh+0x210>)
 8004e02:	885b      	ldrh	r3, [r3, #2]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	4b52      	ldr	r3, [pc, #328]	; (8004f54 <_Z5beginhh+0x210>)
 8004e0a:	889b      	ldrh	r3, [r3, #4]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	4b50      	ldr	r3, [pc, #320]	; (8004f54 <_Z5beginhh+0x210>)
 8004e12:	88db      	ldrh	r3, [r3, #6]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	b29a      	uxth	r2, r3
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8004e18:	4b4e      	ldr	r3, [pc, #312]	; (8004f54 <_Z5beginhh+0x210>)
 8004e1a:	891b      	ldrh	r3, [r3, #8]
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	b29a      	uxth	r2, r3
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8004e20:	4b4c      	ldr	r3, [pc, #304]	; (8004f54 <_Z5beginhh+0x210>)
 8004e22:	895b      	ldrh	r3, [r3, #10]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	4b4a      	ldr	r3, [pc, #296]	; (8004f54 <_Z5beginhh+0x210>)
 8004e2a:	899b      	ldrh	r3, [r3, #12]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	4b48      	ldr	r3, [pc, #288]	; (8004f54 <_Z5beginhh+0x210>)
 8004e32:	89db      	ldrh	r3, [r3, #14]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8004e38:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 8004e3a:	4b47      	ldr	r3, [pc, #284]	; (8004f58 <_Z5beginhh+0x214>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f107 020c 	add.w	r2, r7, #12
 8004e42:	4611      	mov	r1, r2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7fc f97d 	bl	8001144 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 8004e4a:	2032      	movs	r0, #50	; 0x32
 8004e4c:	f7fc f876 	bl	8000f3c <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 8004e50:	4b41      	ldr	r3, [pc, #260]	; (8004f58 <_Z5beginhh+0x214>)
 8004e52:	6818      	ldr	r0, [r3, #0]
 8004e54:	4b3c      	ldr	r3, [pc, #240]	; (8004f48 <_Z5beginhh+0x204>)
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	f7fc faf4 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8004e60:	4b3d      	ldr	r3, [pc, #244]	; (8004f58 <_Z5beginhh+0x214>)
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	4b3a      	ldr	r3, [pc, #232]	; (8004f50 <_Z5beginhh+0x20c>)
 8004e66:	881b      	ldrh	r3, [r3, #0]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	f7fc faec 	bl	8001448 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 8004e70:	4b36      	ldr	r3, [pc, #216]	; (8004f4c <_Z5beginhh+0x208>)
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	2bff      	cmp	r3, #255	; 0xff
 8004e76:	d007      	beq.n	8004e88 <_Z5beginhh+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8004e78:	4b37      	ldr	r3, [pc, #220]	; (8004f58 <_Z5beginhh+0x214>)
 8004e7a:	6818      	ldr	r0, [r3, #0]
 8004e7c:	4b33      	ldr	r3, [pc, #204]	; (8004f4c <_Z5beginhh+0x208>)
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	2200      	movs	r2, #0
 8004e82:	4619      	mov	r1, r3
 8004e84:	f7fc fae0 	bl	8001448 <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8004e88:	4b2b      	ldr	r3, [pc, #172]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d115      	bne.n	8004ec0 <_Z5beginhh+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8004e94:	2003      	movs	r0, #3
 8004e96:	f000 f9ed 	bl	8005274 <_Z10write4bitsh>
    HAL_Delay(5); // wait min 4.1ms
 8004e9a:	2005      	movs	r0, #5
 8004e9c:	f7fc f84e 	bl	8000f3c <HAL_Delay>

    // second try
    write4bits(0x03);
 8004ea0:	2003      	movs	r0, #3
 8004ea2:	f000 f9e7 	bl	8005274 <_Z10write4bitsh>
    HAL_Delay(5); // wait min 4.1ms
 8004ea6:	2005      	movs	r0, #5
 8004ea8:	f7fc f848 	bl	8000f3c <HAL_Delay>

    // third go!
    write4bits(0x03);
 8004eac:	2003      	movs	r0, #3
 8004eae:	f000 f9e1 	bl	8005274 <_Z10write4bitsh>
    HAL_Delay(1);
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	f7fc f842 	bl	8000f3c <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8004eb8:	2002      	movs	r0, #2
 8004eba:	f000 f9db 	bl	8005274 <_Z10write4bitsh>
 8004ebe:	e01d      	b.n	8004efc <_Z5beginhh+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 8004ec0:	4b1d      	ldr	r3, [pc, #116]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	f043 0320 	orr.w	r3, r3, #32
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 f94c 	bl	8005168 <_Z7commandh>
    HAL_Delay(5);  // wait more than 4.1ms
 8004ed0:	2005      	movs	r0, #5
 8004ed2:	f7fc f833 	bl	8000f3c <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8004ed6:	4b18      	ldr	r3, [pc, #96]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	f043 0320 	orr.w	r3, r3, #32
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 f941 	bl	8005168 <_Z7commandh>
    HAL_Delay(1);
 8004ee6:	2001      	movs	r0, #1
 8004ee8:	f7fc f828 	bl	8000f3c <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8004eec:	4b12      	ldr	r3, [pc, #72]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	f043 0320 	orr.w	r3, r3, #32
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 f936 	bl	8005168 <_Z7commandh>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8004efc:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <_Z5beginhh+0x1f4>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	f043 0320 	orr.w	r3, r3, #32
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	4618      	mov	r0, r3
 8004f08:	f000 f92e 	bl	8005168 <_Z7commandh>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8004f0c:	4b13      	ldr	r3, [pc, #76]	; (8004f5c <_Z5beginhh+0x218>)
 8004f0e:	2204      	movs	r2, #4
 8004f10:	701a      	strb	r2, [r3, #0]
  display();
 8004f12:	f000 f8df 	bl	80050d4 <_Z7displayv>

  // clear it off
  clear();
 8004f16:	f000 f8d3 	bl	80050c0 <_Z5clearv>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8004f1a:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <_Z5beginhh+0x21c>)
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 8004f20:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <_Z5beginhh+0x21c>)
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	f043 0304 	orr.w	r3, r3, #4
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 f91c 	bl	8005168 <_Z7commandh>

}
 8004f30:	bf00      	nop
 8004f32:	3720      	adds	r7, #32
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	2000023c 	.word	0x2000023c
 8004f3c:	2000023f 	.word	0x2000023f
 8004f40:	20000220 	.word	0x20000220
 8004f44:	20000001 	.word	0x20000001
 8004f48:	20000222 	.word	0x20000222
 8004f4c:	20000224 	.word	0x20000224
 8004f50:	20000226 	.word	0x20000226
 8004f54:	20000228 	.word	0x20000228
 8004f58:	20000238 	.word	0x20000238
 8004f5c:	2000023d 	.word	0x2000023d
 8004f60:	2000023e 	.word	0x2000023e

08004f64 <_Z11enableClockv>:

// enables GPIO RCC Clock
void enableClock(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 8004f6a:	4b3e      	ldr	r3, [pc, #248]	; (8005064 <_Z11enableClockv+0x100>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a3e      	ldr	r2, [pc, #248]	; (8005068 <_Z11enableClockv+0x104>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d10e      	bne.n	8004f92 <_Z11enableClockv+0x2e>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8004f74:	2300      	movs	r3, #0
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	4b3c      	ldr	r3, [pc, #240]	; (800506c <_Z11enableClockv+0x108>)
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	4a3b      	ldr	r2, [pc, #236]	; (800506c <_Z11enableClockv+0x108>)
 8004f7e:	f043 0301 	orr.w	r3, r3, #1
 8004f82:	6313      	str	r3, [r2, #48]	; 0x30
 8004f84:	4b39      	ldr	r3, [pc, #228]	; (800506c <_Z11enableClockv+0x108>)
 8004f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOE_CLK_ENABLE();
//	else if(_port == GPIOF)
//		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8004f90:	e062      	b.n	8005058 <_Z11enableClockv+0xf4>
  else if(_port == GPIOB)
 8004f92:	4b34      	ldr	r3, [pc, #208]	; (8005064 <_Z11enableClockv+0x100>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a36      	ldr	r2, [pc, #216]	; (8005070 <_Z11enableClockv+0x10c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d10e      	bne.n	8004fba <_Z11enableClockv+0x56>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	613b      	str	r3, [r7, #16]
 8004fa0:	4b32      	ldr	r3, [pc, #200]	; (800506c <_Z11enableClockv+0x108>)
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa4:	4a31      	ldr	r2, [pc, #196]	; (800506c <_Z11enableClockv+0x108>)
 8004fa6:	f043 0302 	orr.w	r3, r3, #2
 8004faa:	6313      	str	r3, [r2, #48]	; 0x30
 8004fac:	4b2f      	ldr	r3, [pc, #188]	; (800506c <_Z11enableClockv+0x108>)
 8004fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	613b      	str	r3, [r7, #16]
 8004fb6:	693b      	ldr	r3, [r7, #16]
}
 8004fb8:	e04e      	b.n	8005058 <_Z11enableClockv+0xf4>
  else if(_port == GPIOB)
 8004fba:	4b2a      	ldr	r3, [pc, #168]	; (8005064 <_Z11enableClockv+0x100>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a2c      	ldr	r2, [pc, #176]	; (8005070 <_Z11enableClockv+0x10c>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d10e      	bne.n	8004fe2 <_Z11enableClockv+0x7e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	4b28      	ldr	r3, [pc, #160]	; (800506c <_Z11enableClockv+0x108>)
 8004fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fcc:	4a27      	ldr	r2, [pc, #156]	; (800506c <_Z11enableClockv+0x108>)
 8004fce:	f043 0302 	orr.w	r3, r3, #2
 8004fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8004fd4:	4b25      	ldr	r3, [pc, #148]	; (800506c <_Z11enableClockv+0x108>)
 8004fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	60fb      	str	r3, [r7, #12]
 8004fde:	68fb      	ldr	r3, [r7, #12]
}
 8004fe0:	e03a      	b.n	8005058 <_Z11enableClockv+0xf4>
	else if(_port == GPIOC)
 8004fe2:	4b20      	ldr	r3, [pc, #128]	; (8005064 <_Z11enableClockv+0x100>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a23      	ldr	r2, [pc, #140]	; (8005074 <_Z11enableClockv+0x110>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10e      	bne.n	800500a <_Z11enableClockv+0xa6>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8004fec:	2300      	movs	r3, #0
 8004fee:	60bb      	str	r3, [r7, #8]
 8004ff0:	4b1e      	ldr	r3, [pc, #120]	; (800506c <_Z11enableClockv+0x108>)
 8004ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff4:	4a1d      	ldr	r2, [pc, #116]	; (800506c <_Z11enableClockv+0x108>)
 8004ff6:	f043 0304 	orr.w	r3, r3, #4
 8004ffa:	6313      	str	r3, [r2, #48]	; 0x30
 8004ffc:	4b1b      	ldr	r3, [pc, #108]	; (800506c <_Z11enableClockv+0x108>)
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005000:	f003 0304 	and.w	r3, r3, #4
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
}
 8005008:	e026      	b.n	8005058 <_Z11enableClockv+0xf4>
	else if(_port == GPIOD)
 800500a:	4b16      	ldr	r3, [pc, #88]	; (8005064 <_Z11enableClockv+0x100>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a1a      	ldr	r2, [pc, #104]	; (8005078 <_Z11enableClockv+0x114>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d10e      	bne.n	8005032 <_Z11enableClockv+0xce>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8005014:	2300      	movs	r3, #0
 8005016:	607b      	str	r3, [r7, #4]
 8005018:	4b14      	ldr	r3, [pc, #80]	; (800506c <_Z11enableClockv+0x108>)
 800501a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501c:	4a13      	ldr	r2, [pc, #76]	; (800506c <_Z11enableClockv+0x108>)
 800501e:	f043 0308 	orr.w	r3, r3, #8
 8005022:	6313      	str	r3, [r2, #48]	; 0x30
 8005024:	4b11      	ldr	r3, [pc, #68]	; (800506c <_Z11enableClockv+0x108>)
 8005026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	607b      	str	r3, [r7, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
}
 8005030:	e012      	b.n	8005058 <_Z11enableClockv+0xf4>
	else if(_port == GPIOE)
 8005032:	4b0c      	ldr	r3, [pc, #48]	; (8005064 <_Z11enableClockv+0x100>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a11      	ldr	r2, [pc, #68]	; (800507c <_Z11enableClockv+0x118>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d10d      	bne.n	8005058 <_Z11enableClockv+0xf4>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 800503c:	2300      	movs	r3, #0
 800503e:	603b      	str	r3, [r7, #0]
 8005040:	4b0a      	ldr	r3, [pc, #40]	; (800506c <_Z11enableClockv+0x108>)
 8005042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005044:	4a09      	ldr	r2, [pc, #36]	; (800506c <_Z11enableClockv+0x108>)
 8005046:	f043 0310 	orr.w	r3, r3, #16
 800504a:	6313      	str	r3, [r2, #48]	; 0x30
 800504c:	4b07      	ldr	r3, [pc, #28]	; (800506c <_Z11enableClockv+0x108>)
 800504e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	603b      	str	r3, [r7, #0]
 8005056:	683b      	ldr	r3, [r7, #0]
}
 8005058:	bf00      	nop
 800505a:	371c      	adds	r7, #28
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	20000238 	.word	0x20000238
 8005068:	40020000 	.word	0x40020000
 800506c:	40023800 	.word	0x40023800
 8005070:	40020400 	.word	0x40020400
 8005074:	40020800 	.word	0x40020800
 8005078:	40020c00 	.word	0x40020c00
 800507c:	40021000 	.word	0x40021000

08005080 <_Z13setRowOffsetsiiii>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
 800508c:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	b2da      	uxtb	r2, r3
 8005092:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <_Z13setRowOffsetsiiii+0x3c>)
 8005094:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	4b08      	ldr	r3, [pc, #32]	; (80050bc <_Z13setRowOffsetsiiii+0x3c>)
 800509c:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	4b06      	ldr	r3, [pc, #24]	; (80050bc <_Z13setRowOffsetsiiii+0x3c>)
 80050a4:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	b2da      	uxtb	r2, r3
 80050aa:	4b04      	ldr	r3, [pc, #16]	; (80050bc <_Z13setRowOffsetsiiii+0x3c>)
 80050ac:	70da      	strb	r2, [r3, #3]
}
 80050ae:	bf00      	nop
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000240 	.word	0x20000240

080050c0 <_Z5clearv>:

/********** high level commands, for the user! */
void clear(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 80050c4:	2001      	movs	r0, #1
 80050c6:	f000 f84f 	bl	8005168 <_Z7commandh>
  HAL_Delay(2);  // this command takes a long time!
 80050ca:	2002      	movs	r0, #2
 80050cc:	f7fb ff36 	bl	8000f3c <HAL_Delay>
}
 80050d0:	bf00      	nop
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <_Z7displayv>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80050d8:	4b08      	ldr	r3, [pc, #32]	; (80050fc <_Z7displayv+0x28>)
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	f043 0304 	orr.w	r3, r3, #4
 80050e0:	b2da      	uxtb	r2, r3
 80050e2:	4b06      	ldr	r3, [pc, #24]	; (80050fc <_Z7displayv+0x28>)
 80050e4:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80050e6:	4b05      	ldr	r3, [pc, #20]	; (80050fc <_Z7displayv+0x28>)
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	f043 0308 	orr.w	r3, r3, #8
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 f839 	bl	8005168 <_Z7commandh>
}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	2000023d 	.word	0x2000023d

08005100 <_Z5printPKc>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <_Z5printPKc+0x12>
 800510e:	2300      	movs	r3, #0
 8005110:	e026      	b.n	8005160 <_Z5printPKc+0x60>

  const uint8_t *buffer = (const uint8_t *)str;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7fb f8b2 	bl	8000280 <strlen>
 800511c:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]

  while (size--) {
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1e5a      	subs	r2, r3, #1
 8005126:	613a      	str	r2, [r7, #16]
 8005128:	2b00      	cmp	r3, #0
 800512a:	bf14      	ite	ne
 800512c:	2301      	movne	r3, #1
 800512e:	2300      	moveq	r3, #0
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d013      	beq.n	800515e <_Z5printPKc+0x5e>
    if (write(*buffer++)) n++;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	617a      	str	r2, [r7, #20]
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f000 f820 	bl	8005184 <_Z5writeh>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	bf14      	ite	ne
 800514a:	2301      	movne	r3, #1
 800514c:	2300      	moveq	r3, #0
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <_Z5printPKc+0x5c>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	3301      	adds	r3, #1
 8005158:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800515a:	e7e2      	b.n	8005122 <_Z5printPKc+0x22>
    else break;
 800515c:	bf00      	nop
  }
  return n;
 800515e:	68fb      	ldr	r3, [r7, #12]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <_Z7commandh>:
  }
}

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
  send_(value, GPIO_PIN_RESET);
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f000 f814 	bl	80051a4 <_Z5send_h13GPIO_PinState>
}
 800517c:	bf00      	nop
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <_Z5writeh>:

inline size_t write(uint8_t value) {
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	4603      	mov	r3, r0
 800518c:	71fb      	strb	r3, [r7, #7]
  send_(value, GPIO_PIN_SET);
 800518e:	79fb      	ldrb	r3, [r7, #7]
 8005190:	2101      	movs	r1, #1
 8005192:	4618      	mov	r0, r3
 8005194:	f000 f806 	bl	80051a4 <_Z5send_h13GPIO_PinState>
  return 1; // assume sucess
 8005198:	2301      	movs	r3, #1
}
 800519a:	4618      	mov	r0, r3
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <_Z5send_h13GPIO_PinState>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send_(uint8_t value, GPIO_PinState mode) {
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	460a      	mov	r2, r1
 80051ae:	71fb      	strb	r3, [r7, #7]
 80051b0:	4613      	mov	r3, r2
 80051b2:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80051b4:	4b16      	ldr	r3, [pc, #88]	; (8005210 <_Z5send_h13GPIO_PinState+0x6c>)
 80051b6:	6818      	ldr	r0, [r3, #0]
 80051b8:	4b16      	ldr	r3, [pc, #88]	; (8005214 <_Z5send_h13GPIO_PinState+0x70>)
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	79ba      	ldrb	r2, [r7, #6]
 80051be:	4619      	mov	r1, r3
 80051c0:	f7fc f942 	bl	8001448 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 80051c4:	4b14      	ldr	r3, [pc, #80]	; (8005218 <_Z5send_h13GPIO_PinState+0x74>)
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	2bff      	cmp	r3, #255	; 0xff
 80051ca:	d007      	beq.n	80051dc <_Z5send_h13GPIO_PinState+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80051cc:	4b10      	ldr	r3, [pc, #64]	; (8005210 <_Z5send_h13GPIO_PinState+0x6c>)
 80051ce:	6818      	ldr	r0, [r3, #0]
 80051d0:	4b11      	ldr	r3, [pc, #68]	; (8005218 <_Z5send_h13GPIO_PinState+0x74>)
 80051d2:	881b      	ldrh	r3, [r3, #0]
 80051d4:	2200      	movs	r2, #0
 80051d6:	4619      	mov	r1, r3
 80051d8:	f7fc f936 	bl	8001448 <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 80051dc:	4b0f      	ldr	r3, [pc, #60]	; (800521c <_Z5send_h13GPIO_PinState+0x78>)
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	f003 0310 	and.w	r3, r3, #16
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d004      	beq.n	80051f2 <_Z5send_h13GPIO_PinState+0x4e>
    write8bits(value);
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 f86e 	bl	80052cc <_Z10write8bitsh>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 80051f0:	e009      	b.n	8005206 <_Z5send_h13GPIO_PinState+0x62>
    write4bits(value>>4);
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	111b      	asrs	r3, r3, #4
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 f83b 	bl	8005274 <_Z10write4bitsh>
    write4bits(value);
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	4618      	mov	r0, r3
 8005202:	f000 f837 	bl	8005274 <_Z10write4bitsh>
}
 8005206:	bf00      	nop
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	20000238 	.word	0x20000238
 8005214:	20000222 	.word	0x20000222
 8005218:	20000224 	.word	0x20000224
 800521c:	2000023c 	.word	0x2000023c

08005220 <_Z11pulseEnablev>:

void pulseEnable(void) {
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8005224:	4b11      	ldr	r3, [pc, #68]	; (800526c <_Z11pulseEnablev+0x4c>)
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	4b11      	ldr	r3, [pc, #68]	; (8005270 <_Z11pulseEnablev+0x50>)
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	2200      	movs	r2, #0
 800522e:	4619      	mov	r1, r3
 8005230:	f7fc f90a 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8005234:	2001      	movs	r0, #1
 8005236:	f7fb fe81 	bl	8000f3c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 800523a:	4b0c      	ldr	r3, [pc, #48]	; (800526c <_Z11pulseEnablev+0x4c>)
 800523c:	6818      	ldr	r0, [r3, #0]
 800523e:	4b0c      	ldr	r3, [pc, #48]	; (8005270 <_Z11pulseEnablev+0x50>)
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	2201      	movs	r2, #1
 8005244:	4619      	mov	r1, r3
 8005246:	f7fc f8ff 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 800524a:	2001      	movs	r0, #1
 800524c:	f7fb fe76 	bl	8000f3c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8005250:	4b06      	ldr	r3, [pc, #24]	; (800526c <_Z11pulseEnablev+0x4c>)
 8005252:	6818      	ldr	r0, [r3, #0]
 8005254:	4b06      	ldr	r3, [pc, #24]	; (8005270 <_Z11pulseEnablev+0x50>)
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	2200      	movs	r2, #0
 800525a:	4619      	mov	r1, r3
 800525c:	f7fc f8f4 	bl	8001448 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 8005260:	2001      	movs	r0, #1
 8005262:	f7fb fe6b 	bl	8000f3c <HAL_Delay>
}
 8005266:	bf00      	nop
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	20000238 	.word	0x20000238
 8005270:	20000226 	.word	0x20000226

08005274 <_Z10write4bitsh>:

void write4bits(uint8_t value) {
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	4603      	mov	r3, r0
 800527c:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 800527e:	2300      	movs	r3, #0
 8005280:	60fb      	str	r3, [r7, #12]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2b03      	cmp	r3, #3
 8005286:	dc17      	bgt.n	80052b8 <_Z10write4bitsh+0x44>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8005288:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <_Z10write4bitsh+0x50>)
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	4a0e      	ldr	r2, [pc, #56]	; (80052c8 <_Z10write4bitsh+0x54>)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8005294:	79fa      	ldrb	r2, [r7, #7]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	fa42 f303 	asr.w	r3, r2, r3
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <_Z10write4bitsh+0x34>
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <_Z10write4bitsh+0x36>
 80052a8:	2300      	movs	r3, #0
 80052aa:	461a      	mov	r2, r3
 80052ac:	f7fc f8cc 	bl	8001448 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3301      	adds	r3, #1
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	e7e4      	b.n	8005282 <_Z10write4bitsh+0xe>
  }

  pulseEnable();
 80052b8:	f7ff ffb2 	bl	8005220 <_Z11pulseEnablev>
}
 80052bc:	bf00      	nop
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20000238 	.word	0x20000238
 80052c8:	20000228 	.word	0x20000228

080052cc <_Z10write8bitsh>:

void write8bits(uint8_t value) {
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80052d6:	2300      	movs	r3, #0
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2b07      	cmp	r3, #7
 80052de:	dc17      	bgt.n	8005310 <_Z10write8bitsh+0x44>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80052e0:	4b0e      	ldr	r3, [pc, #56]	; (800531c <_Z10write8bitsh+0x50>)
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	4a0e      	ldr	r2, [pc, #56]	; (8005320 <_Z10write8bitsh+0x54>)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80052ec:	79fa      	ldrb	r2, [r7, #7]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	fa42 f303 	asr.w	r3, r2, r3
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <_Z10write8bitsh+0x34>
 80052fc:	2301      	movs	r3, #1
 80052fe:	e000      	b.n	8005302 <_Z10write8bitsh+0x36>
 8005300:	2300      	movs	r3, #0
 8005302:	461a      	mov	r2, r3
 8005304:	f7fc f8a0 	bl	8001448 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	3301      	adds	r3, #1
 800530c:	60fb      	str	r3, [r7, #12]
 800530e:	e7e4      	b.n	80052da <_Z10write8bitsh+0xe>
  }

  pulseEnable();
 8005310:	f7ff ff86 	bl	8005220 <_Z11pulseEnablev>
}
 8005314:	bf00      	nop
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	20000238 	.word	0x20000238
 8005320:	20000228 	.word	0x20000228

08005324 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800532c:	4b22      	ldr	r3, [pc, #136]	; (80053b8 <WIZCHIP_READ+0x94>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	4798      	blx	r3
   WIZCHIP.CS._select();
 8005332:	4b21      	ldr	r3, [pc, #132]	; (80053b8 <WIZCHIP_READ+0x94>)
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8005338:	4b1f      	ldr	r3, [pc, #124]	; (80053b8 <WIZCHIP_READ+0x94>)
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d003      	beq.n	8005348 <WIZCHIP_READ+0x24>
 8005340:	4b1d      	ldr	r3, [pc, #116]	; (80053b8 <WIZCHIP_READ+0x94>)
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	2b00      	cmp	r3, #0
 8005346:	d114      	bne.n	8005372 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8005348:	4b1b      	ldr	r3, [pc, #108]	; (80053b8 <WIZCHIP_READ+0x94>)
 800534a:	69db      	ldr	r3, [r3, #28]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	0c12      	lsrs	r2, r2, #16
 8005350:	b2d2      	uxtb	r2, r2
 8005352:	4610      	mov	r0, r2
 8005354:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005356:	4b18      	ldr	r3, [pc, #96]	; (80053b8 <WIZCHIP_READ+0x94>)
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	0a12      	lsrs	r2, r2, #8
 800535e:	b2d2      	uxtb	r2, r2
 8005360:	4610      	mov	r0, r2
 8005362:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8005364:	4b14      	ldr	r3, [pc, #80]	; (80053b8 <WIZCHIP_READ+0x94>)
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	4610      	mov	r0, r2
 800536e:	4798      	blx	r3
 8005370:	e011      	b.n	8005396 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	0c1b      	lsrs	r3, r3, #16
 8005376:	b2db      	uxtb	r3, r3
 8005378:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	0a1b      	lsrs	r3, r3, #8
 800537e:	b2db      	uxtb	r3, r3
 8005380:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	b2db      	uxtb	r3, r3
 8005386:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8005388:	4b0b      	ldr	r3, [pc, #44]	; (80053b8 <WIZCHIP_READ+0x94>)
 800538a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538c:	f107 020c 	add.w	r2, r7, #12
 8005390:	2103      	movs	r1, #3
 8005392:	4610      	mov	r0, r2
 8005394:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8005396:	4b08      	ldr	r3, [pc, #32]	; (80053b8 <WIZCHIP_READ+0x94>)
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	4798      	blx	r3
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80053a0:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <WIZCHIP_READ+0x94>)
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80053a6:	4b04      	ldr	r3, [pc, #16]	; (80053b8 <WIZCHIP_READ+0x94>)
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	4798      	blx	r3
   return ret;
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	20000004 	.word	0x20000004

080053bc <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	460b      	mov	r3, r1
 80053c6:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80053c8:	4b22      	ldr	r3, [pc, #136]	; (8005454 <WIZCHIP_WRITE+0x98>)
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	4798      	blx	r3
   WIZCHIP.CS._select();
 80053ce:	4b21      	ldr	r3, [pc, #132]	; (8005454 <WIZCHIP_WRITE+0x98>)
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f043 0304 	orr.w	r3, r3, #4
 80053da:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80053dc:	4b1d      	ldr	r3, [pc, #116]	; (8005454 <WIZCHIP_WRITE+0x98>)
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d119      	bne.n	8005418 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80053e4:	4b1b      	ldr	r3, [pc, #108]	; (8005454 <WIZCHIP_WRITE+0x98>)
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	0c12      	lsrs	r2, r2, #16
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	4610      	mov	r0, r2
 80053f0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80053f2:	4b18      	ldr	r3, [pc, #96]	; (8005454 <WIZCHIP_WRITE+0x98>)
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	0a12      	lsrs	r2, r2, #8
 80053fa:	b2d2      	uxtb	r2, r2
 80053fc:	4610      	mov	r0, r2
 80053fe:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8005400:	4b14      	ldr	r3, [pc, #80]	; (8005454 <WIZCHIP_WRITE+0x98>)
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	4610      	mov	r0, r2
 800540a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800540c:	4b11      	ldr	r3, [pc, #68]	; (8005454 <WIZCHIP_WRITE+0x98>)
 800540e:	69db      	ldr	r3, [r3, #28]
 8005410:	78fa      	ldrb	r2, [r7, #3]
 8005412:	4610      	mov	r0, r2
 8005414:	4798      	blx	r3
 8005416:	e013      	b.n	8005440 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	0c1b      	lsrs	r3, r3, #16
 800541c:	b2db      	uxtb	r3, r3
 800541e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	0a1b      	lsrs	r3, r3, #8
 8005424:	b2db      	uxtb	r3, r3
 8005426:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	b2db      	uxtb	r3, r3
 800542c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8005432:	4b08      	ldr	r3, [pc, #32]	; (8005454 <WIZCHIP_WRITE+0x98>)
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	f107 020c 	add.w	r2, r7, #12
 800543a:	2104      	movs	r1, #4
 800543c:	4610      	mov	r0, r2
 800543e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8005440:	4b04      	ldr	r3, [pc, #16]	; (8005454 <WIZCHIP_WRITE+0x98>)
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8005446:	4b03      	ldr	r3, [pc, #12]	; (8005454 <WIZCHIP_WRITE+0x98>)
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	4798      	blx	r3
}
 800544c:	bf00      	nop
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	20000004 	.word	0x20000004

08005458 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8005458:	b590      	push	{r4, r7, lr}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	4613      	mov	r3, r2
 8005464:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8005466:	4b2b      	ldr	r3, [pc, #172]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800546c:	4b29      	ldr	r3, [pc, #164]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8005472:	4b28      	ldr	r3, [pc, #160]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <WIZCHIP_READ_BUF+0x2a>
 800547a:	4b26      	ldr	r3, [pc, #152]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	2b00      	cmp	r3, #0
 8005480:	d126      	bne.n	80054d0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8005482:	4b24      	ldr	r3, [pc, #144]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	0c12      	lsrs	r2, r2, #16
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	4610      	mov	r0, r2
 800548e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005490:	4b20      	ldr	r3, [pc, #128]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	0a12      	lsrs	r2, r2, #8
 8005498:	b2d2      	uxtb	r2, r2
 800549a:	4610      	mov	r0, r2
 800549c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800549e:	4b1d      	ldr	r3, [pc, #116]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	4610      	mov	r0, r2
 80054a8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80054aa:	2300      	movs	r3, #0
 80054ac:	82fb      	strh	r3, [r7, #22]
 80054ae:	e00a      	b.n	80054c6 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80054b0:	4b18      	ldr	r3, [pc, #96]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	8afa      	ldrh	r2, [r7, #22]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	188c      	adds	r4, r1, r2
 80054ba:	4798      	blx	r3
 80054bc:	4603      	mov	r3, r0
 80054be:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80054c0:	8afb      	ldrh	r3, [r7, #22]
 80054c2:	3301      	adds	r3, #1
 80054c4:	82fb      	strh	r3, [r7, #22]
 80054c6:	8afa      	ldrh	r2, [r7, #22]
 80054c8:	88fb      	ldrh	r3, [r7, #6]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d3f0      	bcc.n	80054b0 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80054ce:	e017      	b.n	8005500 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	0c1b      	lsrs	r3, r3, #16
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	0a1b      	lsrs	r3, r3, #8
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80054e6:	4b0b      	ldr	r3, [pc, #44]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 80054e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ea:	f107 0210 	add.w	r2, r7, #16
 80054ee:	2103      	movs	r1, #3
 80054f0:	4610      	mov	r0, r2
 80054f2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80054f4:	4b07      	ldr	r3, [pc, #28]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	88fa      	ldrh	r2, [r7, #6]
 80054fa:	4611      	mov	r1, r2
 80054fc:	68b8      	ldr	r0, [r7, #8]
 80054fe:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8005500:	4b04      	ldr	r3, [pc, #16]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8005506:	4b03      	ldr	r3, [pc, #12]	; (8005514 <WIZCHIP_READ_BUF+0xbc>)
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	4798      	blx	r3
}
 800550c:	bf00      	nop
 800550e:	371c      	adds	r7, #28
 8005510:	46bd      	mov	sp, r7
 8005512:	bd90      	pop	{r4, r7, pc}
 8005514:	20000004 	.word	0x20000004

08005518 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	4613      	mov	r3, r2
 8005524:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8005526:	4b2b      	ldr	r3, [pc, #172]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800552c:	4b29      	ldr	r3, [pc, #164]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f043 0304 	orr.w	r3, r3, #4
 8005538:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800553a:	4b26      	ldr	r3, [pc, #152]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	2b00      	cmp	r3, #0
 8005540:	d126      	bne.n	8005590 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8005542:	4b24      	ldr	r3, [pc, #144]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	0c12      	lsrs	r2, r2, #16
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	4610      	mov	r0, r2
 800554e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8005550:	4b20      	ldr	r3, [pc, #128]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	0a12      	lsrs	r2, r2, #8
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	4610      	mov	r0, r2
 800555c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800555e:	4b1d      	ldr	r3, [pc, #116]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	b2d2      	uxtb	r2, r2
 8005566:	4610      	mov	r0, r2
 8005568:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800556a:	2300      	movs	r3, #0
 800556c:	82fb      	strh	r3, [r7, #22]
 800556e:	e00a      	b.n	8005586 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8005570:	4b18      	ldr	r3, [pc, #96]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	8afa      	ldrh	r2, [r7, #22]
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	440a      	add	r2, r1
 800557a:	7812      	ldrb	r2, [r2, #0]
 800557c:	4610      	mov	r0, r2
 800557e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8005580:	8afb      	ldrh	r3, [r7, #22]
 8005582:	3301      	adds	r3, #1
 8005584:	82fb      	strh	r3, [r7, #22]
 8005586:	8afa      	ldrh	r2, [r7, #22]
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	429a      	cmp	r2, r3
 800558c:	d3f0      	bcc.n	8005570 <WIZCHIP_WRITE_BUF+0x58>
 800558e:	e017      	b.n	80055c0 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	0c1b      	lsrs	r3, r3, #16
 8005594:	b2db      	uxtb	r3, r3
 8005596:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	0a1b      	lsrs	r3, r3, #8
 800559c:	b2db      	uxtb	r3, r3
 800559e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80055a6:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 80055a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055aa:	f107 0210 	add.w	r2, r7, #16
 80055ae:	2103      	movs	r1, #3
 80055b0:	4610      	mov	r0, r2
 80055b2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80055b4:	4b07      	ldr	r3, [pc, #28]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	88fa      	ldrh	r2, [r7, #6]
 80055ba:	4611      	mov	r1, r2
 80055bc:	68b8      	ldr	r0, [r7, #8]
 80055be:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80055c0:	4b04      	ldr	r3, [pc, #16]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80055c6:	4b03      	ldr	r3, [pc, #12]	; (80055d4 <WIZCHIP_WRITE_BUF+0xbc>)
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	4798      	blx	r3
}
 80055cc:	bf00      	nop
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	20000004 	.word	0x20000004

080055d8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80055d8:	b590      	push	{r4, r7, lr}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	81fb      	strh	r3, [r7, #14]
 80055e6:	2300      	movs	r3, #0
 80055e8:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	3301      	adds	r3, #1
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff fe94 	bl	8005324 <WIZCHIP_READ>
 80055fc:	4603      	mov	r3, r0
 80055fe:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8005600:	89bb      	ldrh	r3, [r7, #12]
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	b29c      	uxth	r4, r3
 8005606:	79fb      	ldrb	r3, [r7, #7]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	3301      	adds	r3, #1
 800560c:	00db      	lsls	r3, r3, #3
 800560e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff fe86 	bl	8005324 <WIZCHIP_READ>
 8005618:	4603      	mov	r3, r0
 800561a:	b29b      	uxth	r3, r3
 800561c:	4423      	add	r3, r4
 800561e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8005620:	89bb      	ldrh	r3, [r7, #12]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d01a      	beq.n	800565c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8005626:	79fb      	ldrb	r3, [r7, #7]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	3301      	adds	r3, #1
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff fe76 	bl	8005324 <WIZCHIP_READ>
 8005638:	4603      	mov	r3, r0
 800563a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800563c:	89fb      	ldrh	r3, [r7, #14]
 800563e:	021b      	lsls	r3, r3, #8
 8005640:	b29c      	uxth	r4, r3
 8005642:	79fb      	ldrb	r3, [r7, #7]
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	3301      	adds	r3, #1
 8005648:	00db      	lsls	r3, r3, #3
 800564a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800564e:	4618      	mov	r0, r3
 8005650:	f7ff fe68 	bl	8005324 <WIZCHIP_READ>
 8005654:	4603      	mov	r3, r0
 8005656:	b29b      	uxth	r3, r3
 8005658:	4423      	add	r3, r4
 800565a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800565c:	89fa      	ldrh	r2, [r7, #14]
 800565e:	89bb      	ldrh	r3, [r7, #12]
 8005660:	429a      	cmp	r2, r3
 8005662:	d1c2      	bne.n	80055ea <getSn_TX_FSR+0x12>
   return val;
 8005664:	89fb      	ldrh	r3, [r7, #14]
}
 8005666:	4618      	mov	r0, r3
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	bd90      	pop	{r4, r7, pc}

0800566e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800566e:	b590      	push	{r4, r7, lr}
 8005670:	b085      	sub	sp, #20
 8005672:	af00      	add	r7, sp, #0
 8005674:	4603      	mov	r3, r0
 8005676:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8005678:	2300      	movs	r3, #0
 800567a:	81fb      	strh	r3, [r7, #14]
 800567c:	2300      	movs	r3, #0
 800567e:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8005680:	79fb      	ldrb	r3, [r7, #7]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	3301      	adds	r3, #1
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800568c:	4618      	mov	r0, r3
 800568e:	f7ff fe49 	bl	8005324 <WIZCHIP_READ>
 8005692:	4603      	mov	r3, r0
 8005694:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8005696:	89bb      	ldrh	r3, [r7, #12]
 8005698:	021b      	lsls	r3, r3, #8
 800569a:	b29c      	uxth	r4, r3
 800569c:	79fb      	ldrb	r3, [r7, #7]
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	3301      	adds	r3, #1
 80056a2:	00db      	lsls	r3, r3, #3
 80056a4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff fe3b 	bl	8005324 <WIZCHIP_READ>
 80056ae:	4603      	mov	r3, r0
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	4423      	add	r3, r4
 80056b4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80056b6:	89bb      	ldrh	r3, [r7, #12]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d01a      	beq.n	80056f2 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80056bc:	79fb      	ldrb	r3, [r7, #7]
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	3301      	adds	r3, #1
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff fe2b 	bl	8005324 <WIZCHIP_READ>
 80056ce:	4603      	mov	r3, r0
 80056d0:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80056d2:	89fb      	ldrh	r3, [r7, #14]
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	b29c      	uxth	r4, r3
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	3301      	adds	r3, #1
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7ff fe1d 	bl	8005324 <WIZCHIP_READ>
 80056ea:	4603      	mov	r3, r0
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	4423      	add	r3, r4
 80056f0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80056f2:	89fa      	ldrh	r2, [r7, #14]
 80056f4:	89bb      	ldrh	r3, [r7, #12]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d1c2      	bne.n	8005680 <getSn_RX_RSR+0x12>
   return val;
 80056fa:	89fb      	ldrh	r3, [r7, #14]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3714      	adds	r7, #20
 8005700:	46bd      	mov	sp, r7
 8005702:	bd90      	pop	{r4, r7, pc}

08005704 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8005704:	b590      	push	{r4, r7, lr}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	4603      	mov	r3, r0
 800570c:	6039      	str	r1, [r7, #0]
 800570e:	71fb      	strb	r3, [r7, #7]
 8005710:	4613      	mov	r3, r2
 8005712:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8005714:	2300      	movs	r3, #0
 8005716:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8005718:	2300      	movs	r3, #0
 800571a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800571c:	88bb      	ldrh	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d048      	beq.n	80057b4 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	3301      	adds	r3, #1
 8005728:	00db      	lsls	r3, r3, #3
 800572a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff fdf8 	bl	8005324 <WIZCHIP_READ>
 8005734:	4603      	mov	r3, r0
 8005736:	b29b      	uxth	r3, r3
 8005738:	021b      	lsls	r3, r3, #8
 800573a:	b29c      	uxth	r4, r3
 800573c:	79fb      	ldrb	r3, [r7, #7]
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	3301      	adds	r3, #1
 8005742:	00db      	lsls	r3, r3, #3
 8005744:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff fdeb 	bl	8005324 <WIZCHIP_READ>
 800574e:	4603      	mov	r3, r0
 8005750:	b29b      	uxth	r3, r3
 8005752:	4423      	add	r3, r4
 8005754:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8005756:	89fb      	ldrh	r3, [r7, #14]
 8005758:	021b      	lsls	r3, r3, #8
 800575a:	79fa      	ldrb	r2, [r7, #7]
 800575c:	0092      	lsls	r2, r2, #2
 800575e:	3202      	adds	r2, #2
 8005760:	00d2      	lsls	r2, r2, #3
 8005762:	4413      	add	r3, r2
 8005764:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8005766:	88bb      	ldrh	r3, [r7, #4]
 8005768:	461a      	mov	r2, r3
 800576a:	6839      	ldr	r1, [r7, #0]
 800576c:	68b8      	ldr	r0, [r7, #8]
 800576e:	f7ff fed3 	bl	8005518 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8005772:	89fa      	ldrh	r2, [r7, #14]
 8005774:	88bb      	ldrh	r3, [r7, #4]
 8005776:	4413      	add	r3, r2
 8005778:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	3301      	adds	r3, #1
 8005780:	00db      	lsls	r3, r3, #3
 8005782:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005786:	461a      	mov	r2, r3
 8005788:	89fb      	ldrh	r3, [r7, #14]
 800578a:	0a1b      	lsrs	r3, r3, #8
 800578c:	b29b      	uxth	r3, r3
 800578e:	b2db      	uxtb	r3, r3
 8005790:	4619      	mov	r1, r3
 8005792:	4610      	mov	r0, r2
 8005794:	f7ff fe12 	bl	80053bc <WIZCHIP_WRITE>
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	3301      	adds	r3, #1
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80057a4:	461a      	mov	r2, r3
 80057a6:	89fb      	ldrh	r3, [r7, #14]
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	4619      	mov	r1, r3
 80057ac:	4610      	mov	r0, r2
 80057ae:	f7ff fe05 	bl	80053bc <WIZCHIP_WRITE>
 80057b2:	e000      	b.n	80057b6 <wiz_send_data+0xb2>
   if(len == 0)  return;
 80057b4:	bf00      	nop
}
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd90      	pop	{r4, r7, pc}

080057bc <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80057bc:	b590      	push	{r4, r7, lr}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	4603      	mov	r3, r0
 80057c4:	6039      	str	r1, [r7, #0]
 80057c6:	71fb      	strb	r3, [r7, #7]
 80057c8:	4613      	mov	r3, r2
 80057ca:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80057d0:	2300      	movs	r3, #0
 80057d2:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 80057d4:	88bb      	ldrh	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d048      	beq.n	800586c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80057da:	79fb      	ldrb	r3, [r7, #7]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	3301      	adds	r3, #1
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff fd9c 	bl	8005324 <WIZCHIP_READ>
 80057ec:	4603      	mov	r3, r0
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	021b      	lsls	r3, r3, #8
 80057f2:	b29c      	uxth	r4, r3
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	3301      	adds	r3, #1
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fd8f 	bl	8005324 <WIZCHIP_READ>
 8005806:	4603      	mov	r3, r0
 8005808:	b29b      	uxth	r3, r3
 800580a:	4423      	add	r3, r4
 800580c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 800580e:	89fb      	ldrh	r3, [r7, #14]
 8005810:	021b      	lsls	r3, r3, #8
 8005812:	79fa      	ldrb	r2, [r7, #7]
 8005814:	0092      	lsls	r2, r2, #2
 8005816:	3203      	adds	r2, #3
 8005818:	00d2      	lsls	r2, r2, #3
 800581a:	4413      	add	r3, r2
 800581c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800581e:	88bb      	ldrh	r3, [r7, #4]
 8005820:	461a      	mov	r2, r3
 8005822:	6839      	ldr	r1, [r7, #0]
 8005824:	68b8      	ldr	r0, [r7, #8]
 8005826:	f7ff fe17 	bl	8005458 <WIZCHIP_READ_BUF>
   ptr += len;
 800582a:	89fa      	ldrh	r2, [r7, #14]
 800582c:	88bb      	ldrh	r3, [r7, #4]
 800582e:	4413      	add	r3, r2
 8005830:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	3301      	adds	r3, #1
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800583e:	461a      	mov	r2, r3
 8005840:	89fb      	ldrh	r3, [r7, #14]
 8005842:	0a1b      	lsrs	r3, r3, #8
 8005844:	b29b      	uxth	r3, r3
 8005846:	b2db      	uxtb	r3, r3
 8005848:	4619      	mov	r1, r3
 800584a:	4610      	mov	r0, r2
 800584c:	f7ff fdb6 	bl	80053bc <WIZCHIP_WRITE>
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	3301      	adds	r3, #1
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800585c:	461a      	mov	r2, r3
 800585e:	89fb      	ldrh	r3, [r7, #14]
 8005860:	b2db      	uxtb	r3, r3
 8005862:	4619      	mov	r1, r3
 8005864:	4610      	mov	r0, r2
 8005866:	f7ff fda9 	bl	80053bc <WIZCHIP_WRITE>
 800586a:	e000      	b.n	800586e <wiz_recv_data+0xb2>
   if(len == 0) return;
 800586c:	bf00      	nop
}
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	bd90      	pop	{r4, r7, pc}

08005874 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	4603      	mov	r3, r0
 800587c:	460a      	mov	r2, r1
 800587e:	71fb      	strb	r3, [r7, #7]
 8005880:	4613      	mov	r3, r2
 8005882:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8005884:	2300      	movs	r3, #0
 8005886:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 8005888:	79fb      	ldrb	r3, [r7, #7]
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	3301      	adds	r3, #1
 800588e:	00db      	lsls	r3, r3, #3
 8005890:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8005894:	4618      	mov	r0, r3
 8005896:	f7ff fd45 	bl	8005324 <WIZCHIP_READ>
 800589a:	4603      	mov	r3, r0
 800589c:	b29b      	uxth	r3, r3
 800589e:	021b      	lsls	r3, r3, #8
 80058a0:	b29c      	uxth	r4, r3
 80058a2:	79fb      	ldrb	r3, [r7, #7]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	3301      	adds	r3, #1
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80058ae:	4618      	mov	r0, r3
 80058b0:	f7ff fd38 	bl	8005324 <WIZCHIP_READ>
 80058b4:	4603      	mov	r3, r0
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	4423      	add	r3, r4
 80058ba:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 80058bc:	89fa      	ldrh	r2, [r7, #14]
 80058be:	88bb      	ldrh	r3, [r7, #4]
 80058c0:	4413      	add	r3, r2
 80058c2:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 80058c4:	79fb      	ldrb	r3, [r7, #7]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	3301      	adds	r3, #1
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80058d0:	461a      	mov	r2, r3
 80058d2:	89fb      	ldrh	r3, [r7, #14]
 80058d4:	0a1b      	lsrs	r3, r3, #8
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	4619      	mov	r1, r3
 80058dc:	4610      	mov	r0, r2
 80058de:	f7ff fd6d 	bl	80053bc <WIZCHIP_WRITE>
 80058e2:	79fb      	ldrb	r3, [r7, #7]
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	3301      	adds	r3, #1
 80058e8:	00db      	lsls	r3, r3, #3
 80058ea:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80058ee:	461a      	mov	r2, r3
 80058f0:	89fb      	ldrh	r3, [r7, #14]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7ff fd60 	bl	80053bc <WIZCHIP_WRITE>
}
 80058fc:	bf00      	nop
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	bd90      	pop	{r4, r7, pc}

08005904 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	4611      	mov	r1, r2
 8005910:	461a      	mov	r2, r3
 8005912:	4623      	mov	r3, r4
 8005914:	71fb      	strb	r3, [r7, #7]
 8005916:	4603      	mov	r3, r0
 8005918:	71bb      	strb	r3, [r7, #6]
 800591a:	460b      	mov	r3, r1
 800591c:	80bb      	strh	r3, [r7, #4]
 800591e:	4613      	mov	r3, r2
 8005920:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	2b08      	cmp	r3, #8
 8005926:	d902      	bls.n	800592e <socket+0x2a>
 8005928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800592c:	e0f1      	b.n	8005b12 <socket+0x20e>
	switch(protocol)
 800592e:	79bb      	ldrb	r3, [r7, #6]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d004      	beq.n	800593e <socket+0x3a>
 8005934:	2b01      	cmp	r3, #1
 8005936:	db10      	blt.n	800595a <socket+0x56>
 8005938:	2b04      	cmp	r3, #4
 800593a:	dc0e      	bgt.n	800595a <socket+0x56>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800593c:	e010      	b.n	8005960 <socket+0x5c>
            getSIPR((uint8_t*)&taddr);
 800593e:	f107 030c 	add.w	r3, r7, #12
 8005942:	2204      	movs	r2, #4
 8005944:	4619      	mov	r1, r3
 8005946:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800594a:	f7ff fd85 	bl	8005458 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d105      	bne.n	8005960 <socket+0x5c>
 8005954:	f06f 0302 	mvn.w	r3, #2
 8005958:	e0db      	b.n	8005b12 <socket+0x20e>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800595a:	f06f 0304 	mvn.w	r3, #4
 800595e:	e0d8      	b.n	8005b12 <socket+0x20e>
         break;
 8005960:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8005962:	78fb      	ldrb	r3, [r7, #3]
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <socket+0x6e>
 800596c:	f06f 0305 	mvn.w	r3, #5
 8005970:	e0cf      	b.n	8005b12 <socket+0x20e>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8005972:	78fb      	ldrb	r3, [r7, #3]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d025      	beq.n	80059c4 <socket+0xc0>
	{
   	switch(protocol)
 8005978:	79bb      	ldrb	r3, [r7, #6]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d002      	beq.n	8005984 <socket+0x80>
 800597e:	2b02      	cmp	r3, #2
 8005980:	d008      	beq.n	8005994 <socket+0x90>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8005982:	e024      	b.n	80059ce <socket+0xca>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8005984:	78fb      	ldrb	r3, [r7, #3]
 8005986:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800598a:	2b00      	cmp	r3, #0
 800598c:	d11c      	bne.n	80059c8 <socket+0xc4>
 800598e:	f06f 0305 	mvn.w	r3, #5
 8005992:	e0be      	b.n	8005b12 <socket+0x20e>
   	      if(flag & SF_IGMP_VER2)
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	f003 0320 	and.w	r3, r3, #32
 800599a:	2b00      	cmp	r3, #0
 800599c:	d006      	beq.n	80059ac <socket+0xa8>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 800599e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	db02      	blt.n	80059ac <socket+0xa8>
 80059a6:	f06f 0305 	mvn.w	r3, #5
 80059aa:	e0b2      	b.n	8005b12 <socket+0x20e>
      	      if(flag & SF_UNI_BLOCK)
 80059ac:	78fb      	ldrb	r3, [r7, #3]
 80059ae:	f003 0310 	and.w	r3, r3, #16
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <socket+0xc8>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80059b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	db06      	blt.n	80059cc <socket+0xc8>
 80059be:	f06f 0305 	mvn.w	r3, #5
 80059c2:	e0a6      	b.n	8005b12 <socket+0x20e>
   	}
   }
 80059c4:	bf00      	nop
 80059c6:	e002      	b.n	80059ce <socket+0xca>
   	      break;
 80059c8:	bf00      	nop
 80059ca:	e000      	b.n	80059ce <socket+0xca>
   	      break;
 80059cc:	bf00      	nop
	close(sn);
 80059ce:	79fb      	ldrb	r3, [r7, #7]
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 f8ad 	bl	8005b30 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	3301      	adds	r3, #1
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	4618      	mov	r0, r3
 80059e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059e4:	f023 030f 	bic.w	r3, r3, #15
 80059e8:	b25a      	sxtb	r2, r3
 80059ea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	b25b      	sxtb	r3, r3
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	4619      	mov	r1, r3
 80059f6:	f7ff fce1 	bl	80053bc <WIZCHIP_WRITE>
    #endif
	if(!port)
 80059fa:	88bb      	ldrh	r3, [r7, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d110      	bne.n	8005a22 <socket+0x11e>
	{
	   port = sock_any_port++;
 8005a00:	4b46      	ldr	r3, [pc, #280]	; (8005b1c <socket+0x218>)
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	1c5a      	adds	r2, r3, #1
 8005a06:	b291      	uxth	r1, r2
 8005a08:	4a44      	ldr	r2, [pc, #272]	; (8005b1c <socket+0x218>)
 8005a0a:	8011      	strh	r1, [r2, #0]
 8005a0c:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8005a0e:	4b43      	ldr	r3, [pc, #268]	; (8005b1c <socket+0x218>)
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d103      	bne.n	8005a22 <socket+0x11e>
 8005a1a:	4b40      	ldr	r3, [pc, #256]	; (8005b1c <socket+0x218>)
 8005a1c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8005a20:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8005a22:	79fb      	ldrb	r3, [r7, #7]
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	3301      	adds	r3, #1
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a2e:	461a      	mov	r2, r3
 8005a30:	88bb      	ldrh	r3, [r7, #4]
 8005a32:	0a1b      	lsrs	r3, r3, #8
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f7ff fcbe 	bl	80053bc <WIZCHIP_WRITE>
 8005a40:	79fb      	ldrb	r3, [r7, #7]
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	3301      	adds	r3, #1
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	88bb      	ldrh	r3, [r7, #4]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	4619      	mov	r1, r3
 8005a54:	4610      	mov	r0, r2
 8005a56:	f7ff fcb1 	bl	80053bc <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8005a5a:	79fb      	ldrb	r3, [r7, #7]
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	3301      	adds	r3, #1
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005a66:	2101      	movs	r1, #1
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff fca7 	bl	80053bc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8005a6e:	bf00      	nop
 8005a70:	79fb      	ldrb	r3, [r7, #7]
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	3301      	adds	r3, #1
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7ff fc51 	bl	8005324 <WIZCHIP_READ>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1f3      	bne.n	8005a70 <socket+0x16c>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8005a88:	79fb      	ldrb	r3, [r7, #7]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	b21b      	sxth	r3, r3
 8005a92:	43db      	mvns	r3, r3
 8005a94:	b21a      	sxth	r2, r3
 8005a96:	4b22      	ldr	r3, [pc, #136]	; (8005b20 <socket+0x21c>)
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	b21b      	sxth	r3, r3
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	b21b      	sxth	r3, r3
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	4b1f      	ldr	r3, [pc, #124]	; (8005b20 <socket+0x21c>)
 8005aa4:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8005aa6:	78fb      	ldrb	r3, [r7, #3]
 8005aa8:	f003 0201 	and.w	r2, r3, #1
 8005aac:	79fb      	ldrb	r3, [r7, #7]
 8005aae:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab2:	b21a      	sxth	r2, r3
 8005ab4:	4b1a      	ldr	r3, [pc, #104]	; (8005b20 <socket+0x21c>)
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	b21b      	sxth	r3, r3
 8005aba:	4313      	orrs	r3, r2
 8005abc:	b21b      	sxth	r3, r3
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	4b17      	ldr	r3, [pc, #92]	; (8005b20 <socket+0x21c>)
 8005ac2:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8005ac4:	79fb      	ldrb	r3, [r7, #7]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8005acc:	b21b      	sxth	r3, r3
 8005ace:	43db      	mvns	r3, r3
 8005ad0:	b21a      	sxth	r2, r3
 8005ad2:	4b14      	ldr	r3, [pc, #80]	; (8005b24 <socket+0x220>)
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	b21b      	sxth	r3, r3
 8005ad8:	4013      	ands	r3, r2
 8005ada:	b21b      	sxth	r3, r3
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	4b11      	ldr	r3, [pc, #68]	; (8005b24 <socket+0x220>)
 8005ae0:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8005ae2:	79fb      	ldrb	r3, [r7, #7]
 8005ae4:	4a10      	ldr	r2, [pc, #64]	; (8005b28 <socket+0x224>)
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8005aec:	79fb      	ldrb	r3, [r7, #7]
 8005aee:	4a0f      	ldr	r2, [pc, #60]	; (8005b2c <socket+0x228>)
 8005af0:	2100      	movs	r1, #0
 8005af2:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8005af4:	bf00      	nop
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	3301      	adds	r3, #1
 8005afc:	00db      	lsls	r3, r3, #3
 8005afe:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff fc0e 	bl	8005324 <WIZCHIP_READ>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d0f3      	beq.n	8005af6 <socket+0x1f2>
   return (int8_t)sn;
 8005b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd90      	pop	{r4, r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	20000002 	.word	0x20000002
 8005b20:	20000244 	.word	0x20000244
 8005b24:	20000246 	.word	0x20000246
 8005b28:	20000248 	.word	0x20000248
 8005b2c:	20000258 	.word	0x20000258

08005b30 <close>:

int8_t close(uint8_t sn)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	4603      	mov	r3, r0
 8005b38:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8005b3a:	79fb      	ldrb	r3, [r7, #7]
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d902      	bls.n	8005b46 <close+0x16>
 8005b40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b44:	e055      	b.n	8005bf2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8005b46:	79fb      	ldrb	r3, [r7, #7]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	00db      	lsls	r3, r3, #3
 8005b4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005b52:	2110      	movs	r1, #16
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fc31 	bl	80053bc <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8005b5a:	bf00      	nop
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	3301      	adds	r3, #1
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff fbdb 	bl	8005324 <WIZCHIP_READ>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1f3      	bne.n	8005b5c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	3301      	adds	r3, #1
 8005b7a:	00db      	lsls	r3, r3, #3
 8005b7c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005b80:	211f      	movs	r1, #31
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff fc1a 	bl	80053bc <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8005b88:	79fb      	ldrb	r3, [r7, #7]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b90:	b21b      	sxth	r3, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	b21a      	sxth	r2, r3
 8005b96:	4b19      	ldr	r3, [pc, #100]	; (8005bfc <close+0xcc>)
 8005b98:	881b      	ldrh	r3, [r3, #0]
 8005b9a:	b21b      	sxth	r3, r3
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	b21b      	sxth	r3, r3
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	4b16      	ldr	r3, [pc, #88]	; (8005bfc <close+0xcc>)
 8005ba4:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8005ba6:	79fb      	ldrb	r3, [r7, #7]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	b21b      	sxth	r3, r3
 8005bb0:	43db      	mvns	r3, r3
 8005bb2:	b21a      	sxth	r2, r3
 8005bb4:	4b12      	ldr	r3, [pc, #72]	; (8005c00 <close+0xd0>)
 8005bb6:	881b      	ldrh	r3, [r3, #0]
 8005bb8:	b21b      	sxth	r3, r3
 8005bba:	4013      	ands	r3, r2
 8005bbc:	b21b      	sxth	r3, r3
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	4b0f      	ldr	r3, [pc, #60]	; (8005c00 <close+0xd0>)
 8005bc2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8005bc4:	79fb      	ldrb	r3, [r7, #7]
 8005bc6:	4a0f      	ldr	r2, [pc, #60]	; (8005c04 <close+0xd4>)
 8005bc8:	2100      	movs	r1, #0
 8005bca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8005bce:	79fb      	ldrb	r3, [r7, #7]
 8005bd0:	4a0d      	ldr	r2, [pc, #52]	; (8005c08 <close+0xd8>)
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8005bd6:	bf00      	nop
 8005bd8:	79fb      	ldrb	r3, [r7, #7]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	3301      	adds	r3, #1
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff fb9d 	bl	8005324 <WIZCHIP_READ>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1f3      	bne.n	8005bd8 <close+0xa8>
	return SOCK_OK;
 8005bf0:	2301      	movs	r3, #1
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000244 	.word	0x20000244
 8005c00:	20000246 	.word	0x20000246
 8005c04:	20000248 	.word	0x20000248
 8005c08:	20000258 	.word	0x20000258

08005c0c <listen>:

int8_t listen(uint8_t sn)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	4603      	mov	r3, r0
 8005c14:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8005c16:	79fb      	ldrb	r3, [r7, #7]
 8005c18:	2b08      	cmp	r3, #8
 8005c1a:	d902      	bls.n	8005c22 <listen+0x16>
 8005c1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c20:	e049      	b.n	8005cb6 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8005c22:	79fb      	ldrb	r3, [r7, #7]
 8005c24:	009b      	lsls	r3, r3, #2
 8005c26:	3301      	adds	r3, #1
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7ff fb7a 	bl	8005324 <WIZCHIP_READ>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f003 030f 	and.w	r3, r3, #15
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d002      	beq.n	8005c40 <listen+0x34>
 8005c3a:	f06f 0304 	mvn.w	r3, #4
 8005c3e:	e03a      	b.n	8005cb6 <listen+0xaa>
	CHECK_SOCKINIT();
 8005c40:	79fb      	ldrb	r3, [r7, #7]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	3301      	adds	r3, #1
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7ff fb69 	bl	8005324 <WIZCHIP_READ>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b13      	cmp	r3, #19
 8005c56:	d002      	beq.n	8005c5e <listen+0x52>
 8005c58:	f06f 0302 	mvn.w	r3, #2
 8005c5c:	e02b      	b.n	8005cb6 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 8005c5e:	79fb      	ldrb	r3, [r7, #7]
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	3301      	adds	r3, #1
 8005c64:	00db      	lsls	r3, r3, #3
 8005c66:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005c6a:	2102      	movs	r1, #2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7ff fba5 	bl	80053bc <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8005c72:	bf00      	nop
 8005c74:	79fb      	ldrb	r3, [r7, #7]
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	3301      	adds	r3, #1
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff fb4f 	bl	8005324 <WIZCHIP_READ>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1f3      	bne.n	8005c74 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8005c8c:	e006      	b.n	8005c9c <listen+0x90>
   {
         close(sn);
 8005c8e:	79fb      	ldrb	r3, [r7, #7]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7ff ff4d 	bl	8005b30 <close>
         return SOCKERR_SOCKCLOSED;
 8005c96:	f06f 0303 	mvn.w	r3, #3
 8005c9a:	e00c      	b.n	8005cb6 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8005c9c:	79fb      	ldrb	r3, [r7, #7]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff fb3b 	bl	8005324 <WIZCHIP_READ>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b14      	cmp	r3, #20
 8005cb2:	d1ec      	bne.n	8005c8e <listen+0x82>
   }
   return SOCK_OK;
 8005cb4:	2301      	movs	r3, #1
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3708      	adds	r7, #8
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
	...

08005cc0 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607b      	str	r3, [r7, #4]
 8005cca:	4603      	mov	r3, r0
 8005ccc:	73fb      	strb	r3, [r7, #15]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8005cda:	7bfb      	ldrb	r3, [r7, #15]
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d902      	bls.n	8005ce6 <sendto+0x26>
 8005ce0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ce4:	e11b      	b.n	8005f1e <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8005ce6:	7bfb      	ldrb	r3, [r7, #15]
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	3301      	adds	r3, #1
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7ff fb18 	bl	8005324 <WIZCHIP_READ>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	3b02      	subs	r3, #2
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d902      	bls.n	8005d06 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8005d00:	f06f 0304 	mvn.w	r3, #4
 8005d04:	e10b      	b.n	8005f1e <sendto+0x25e>
         break;
 8005d06:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8005d08:	89bb      	ldrh	r3, [r7, #12]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d102      	bne.n	8005d14 <sendto+0x54>
 8005d0e:	f06f 030d 	mvn.w	r3, #13
 8005d12:	e104      	b.n	8005f1e <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	021b      	lsls	r3, r3, #8
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	3201      	adds	r2, #1
 8005d22:	7812      	ldrb	r2, [r2, #0]
 8005d24:	4413      	add	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	021b      	lsls	r3, r3, #8
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	3202      	adds	r2, #2
 8005d30:	7812      	ldrb	r2, [r2, #0]
 8005d32:	4413      	add	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	3203      	adds	r2, #3
 8005d3e:	7812      	ldrb	r2, [r2, #0]
 8005d40:	4413      	add	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10e      	bne.n	8005d68 <sendto+0xa8>
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	3301      	adds	r3, #1
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff fae6 	bl	8005324 <WIZCHIP_READ>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	2b04      	cmp	r3, #4
 8005d60:	d002      	beq.n	8005d68 <sendto+0xa8>
 8005d62:	f06f 030b 	mvn.w	r3, #11
 8005d66:	e0da      	b.n	8005f1e <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8005d68:	8c3b      	ldrh	r3, [r7, #32]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10e      	bne.n	8005d8c <sendto+0xcc>
 8005d6e:	7bfb      	ldrb	r3, [r7, #15]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	3301      	adds	r3, #1
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff fad4 	bl	8005324 <WIZCHIP_READ>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d002      	beq.n	8005d8c <sendto+0xcc>
 8005d86:	f06f 030a 	mvn.w	r3, #10
 8005d8a:	e0c8      	b.n	8005f1e <sendto+0x25e>
   tmp = getSn_SR(sn);
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	3301      	adds	r3, #1
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7ff fac3 	bl	8005324 <WIZCHIP_READ>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8005da2:	7dfb      	ldrb	r3, [r7, #23]
 8005da4:	2b42      	cmp	r3, #66	; 0x42
 8005da6:	d008      	beq.n	8005dba <sendto+0xfa>
 8005da8:	7dfb      	ldrb	r3, [r7, #23]
 8005daa:	2b22      	cmp	r3, #34	; 0x22
 8005dac:	d005      	beq.n	8005dba <sendto+0xfa>
 8005dae:	7dfb      	ldrb	r3, [r7, #23]
 8005db0:	2b32      	cmp	r3, #50	; 0x32
 8005db2:	d002      	beq.n	8005dba <sendto+0xfa>
 8005db4:	f06f 0306 	mvn.w	r3, #6
 8005db8:	e0b1      	b.n	8005f1e <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8005dba:	7bfb      	ldrb	r3, [r7, #15]
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8005dc6:	2204      	movs	r2, #4
 8005dc8:	6879      	ldr	r1, [r7, #4]
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f7ff fba4 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ddc:	461a      	mov	r2, r3
 8005dde:	8c3b      	ldrh	r3, [r7, #32]
 8005de0:	0a1b      	lsrs	r3, r3, #8
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	4619      	mov	r1, r3
 8005de8:	4610      	mov	r0, r2
 8005dea:	f7ff fae7 	bl	80053bc <WIZCHIP_WRITE>
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	3301      	adds	r3, #1
 8005df4:	00db      	lsls	r3, r3, #3
 8005df6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	8c3b      	ldrh	r3, [r7, #32]
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	4619      	mov	r1, r3
 8005e02:	4610      	mov	r0, r2
 8005e04:	f7ff fada 	bl	80053bc <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff fa85 	bl	8005324 <WIZCHIP_READ>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	029b      	lsls	r3, r3, #10
 8005e20:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8005e22:	89ba      	ldrh	r2, [r7, #12]
 8005e24:	8abb      	ldrh	r3, [r7, #20]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d901      	bls.n	8005e2e <sendto+0x16e>
 8005e2a:	8abb      	ldrh	r3, [r7, #20]
 8005e2c:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff fbd1 	bl	80055d8 <getSn_TX_FSR>
 8005e36:	4603      	mov	r3, r0
 8005e38:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8005e3a:	7bfb      	ldrb	r3, [r7, #15]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	3301      	adds	r3, #1
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7ff fa6c 	bl	8005324 <WIZCHIP_READ>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d102      	bne.n	8005e58 <sendto+0x198>
 8005e52:	f06f 0303 	mvn.w	r3, #3
 8005e56:	e062      	b.n	8005f1e <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8005e58:	4b33      	ldr	r3, [pc, #204]	; (8005f28 <sendto+0x268>)
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	7bfb      	ldrb	r3, [r7, #15]
 8005e60:	fa42 f303 	asr.w	r3, r2, r3
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <sendto+0x1b8>
 8005e6c:	89ba      	ldrh	r2, [r7, #12]
 8005e6e:	8abb      	ldrh	r3, [r7, #20]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d901      	bls.n	8005e78 <sendto+0x1b8>
 8005e74:	2300      	movs	r3, #0
 8005e76:	e052      	b.n	8005f1e <sendto+0x25e>
      if(len <= freesize) break;
 8005e78:	89ba      	ldrh	r2, [r7, #12]
 8005e7a:	8abb      	ldrh	r3, [r7, #20]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d900      	bls.n	8005e82 <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8005e80:	e7d5      	b.n	8005e2e <sendto+0x16e>
      if(len <= freesize) break;
 8005e82:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8005e84:	89ba      	ldrh	r2, [r7, #12]
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	68b9      	ldr	r1, [r7, #8]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7ff fc3a 	bl	8005704 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	3301      	adds	r3, #1
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005e9c:	2120      	movs	r1, #32
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7ff fa8c 	bl	80053bc <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8005ea4:	bf00      	nop
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	3301      	adds	r3, #1
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff fa36 	bl	8005324 <WIZCHIP_READ>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1f3      	bne.n	8005ea6 <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	00db      	lsls	r3, r3, #3
 8005ec6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7ff fa2a 	bl	8005324 <WIZCHIP_READ>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8005ed8:	7dfb      	ldrb	r3, [r7, #23]
 8005eda:	f003 0310 	and.w	r3, r3, #16
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00c      	beq.n	8005efc <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005eee:	2110      	movs	r1, #16
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7ff fa63 	bl	80053bc <WIZCHIP_WRITE>
         break;
 8005ef6:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8005ef8:	89bb      	ldrh	r3, [r7, #12]
 8005efa:	e010      	b.n	8005f1e <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8005efc:	7dfb      	ldrb	r3, [r7, #23]
 8005efe:	f003 0308 	and.w	r3, r3, #8
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0db      	beq.n	8005ebe <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	00db      	lsls	r3, r3, #3
 8005f0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005f12:	2108      	movs	r1, #8
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff fa51 	bl	80053bc <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8005f1a:	f06f 030c 	mvn.w	r3, #12
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000244 	.word	0x20000244

08005f2c <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b088      	sub	sp, #32
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	607b      	str	r3, [r7, #4]
 8005f36:	4603      	mov	r3, r0
 8005f38:	73fb      	strb	r3, [r7, #15]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d902      	bls.n	8005f4e <recvfrom+0x22>
 8005f48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f4c:	e1d1      	b.n	80062f2 <recvfrom+0x3c6>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	3301      	adds	r3, #1
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff f9e4 	bl	8005324 <WIZCHIP_READ>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	777b      	strb	r3, [r7, #29]
 8005f60:	7f7b      	ldrb	r3, [r7, #29]
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	3b02      	subs	r3, #2
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d902      	bls.n	8005f72 <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8005f6c:	f06f 0304 	mvn.w	r3, #4
 8005f70:	e1bf      	b.n	80062f2 <recvfrom+0x3c6>
         break;
 8005f72:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8005f74:	89bb      	ldrh	r3, [r7, #12]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d102      	bne.n	8005f80 <recvfrom+0x54>
 8005f7a:	f06f 030d 	mvn.w	r3, #13
 8005f7e:	e1b8      	b.n	80062f2 <recvfrom+0x3c6>
   if(sock_remained_size[sn] == 0)
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	4ab1      	ldr	r2, [pc, #708]	; (8006248 <recvfrom+0x31c>)
 8005f84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d128      	bne.n	8005fde <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8005f8c:	7bfb      	ldrb	r3, [r7, #15]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7ff fb6d 	bl	800566e <getSn_RX_RSR>
 8005f94:	4603      	mov	r3, r0
 8005f96:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	00db      	lsls	r3, r3, #3
 8005fa0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7ff f9bd 	bl	8005324 <WIZCHIP_READ>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d102      	bne.n	8005fb6 <recvfrom+0x8a>
 8005fb0:	f06f 0303 	mvn.w	r3, #3
 8005fb4:	e19d      	b.n	80062f2 <recvfrom+0x3c6>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8005fb6:	4ba5      	ldr	r3, [pc, #660]	; (800624c <recvfrom+0x320>)
 8005fb8:	881b      	ldrh	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
 8005fbe:	fa42 f303 	asr.w	r3, r2, r3
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d004      	beq.n	8005fd4 <recvfrom+0xa8>
 8005fca:	8bfb      	ldrh	r3, [r7, #30]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <recvfrom+0xa8>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	e18e      	b.n	80062f2 <recvfrom+0x3c6>
         if(pack_len != 0) break;
 8005fd4:	8bfb      	ldrh	r3, [r7, #30]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d100      	bne.n	8005fdc <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8005fda:	e7d7      	b.n	8005f8c <recvfrom+0x60>
         if(pack_len != 0) break;
 8005fdc:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8005fde:	7f7b      	ldrb	r3, [r7, #29]
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	2b03      	cmp	r3, #3
 8005fe6:	f000 80d9 	beq.w	800619c <recvfrom+0x270>
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d073      	beq.n	80060d6 <recvfrom+0x1aa>
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	f040 813c 	bne.w	800626c <recvfrom+0x340>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	4a94      	ldr	r2, [pc, #592]	; (8006248 <recvfrom+0x31c>)
 8005ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d152      	bne.n	80060a6 <recvfrom+0x17a>
	      {
   			wiz_recv_data(sn, head, 8);
 8006000:	f107 0114 	add.w	r1, r7, #20
 8006004:	7bfb      	ldrb	r3, [r7, #15]
 8006006:	2208      	movs	r2, #8
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff fbd7 	bl	80057bc <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	3301      	adds	r3, #1
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800601a:	2140      	movs	r1, #64	; 0x40
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff f9cd 	bl	80053bc <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8006022:	bf00      	nop
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	3301      	adds	r3, #1
 800602a:	00db      	lsls	r3, r3, #3
 800602c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006030:	4618      	mov	r0, r3
 8006032:	f7ff f977 	bl	8005324 <WIZCHIP_READ>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1f3      	bne.n	8006024 <recvfrom+0xf8>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 800603c:	7d3a      	ldrb	r2, [r7, #20]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	3301      	adds	r3, #1
 8006046:	7d7a      	ldrb	r2, [r7, #21]
 8006048:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3302      	adds	r3, #2
 800604e:	7dba      	ldrb	r2, [r7, #22]
 8006050:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	3303      	adds	r3, #3
 8006056:	7dfa      	ldrb	r2, [r7, #23]
 8006058:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 800605a:	7e3b      	ldrb	r3, [r7, #24]
 800605c:	b29a      	uxth	r2, r3
 800605e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006060:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8006062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006064:	881b      	ldrh	r3, [r3, #0]
 8006066:	021b      	lsls	r3, r3, #8
 8006068:	b29a      	uxth	r2, r3
 800606a:	7e7b      	ldrb	r3, [r7, #25]
 800606c:	b29b      	uxth	r3, r3
 800606e:	4413      	add	r3, r2
 8006070:	b29a      	uxth	r2, r3
 8006072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006074:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 8006076:	7eba      	ldrb	r2, [r7, #26]
 8006078:	7bfb      	ldrb	r3, [r7, #15]
 800607a:	b291      	uxth	r1, r2
 800607c:	4a72      	ldr	r2, [pc, #456]	; (8006248 <recvfrom+0x31c>)
 800607e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8006082:	7bfb      	ldrb	r3, [r7, #15]
 8006084:	4a70      	ldr	r2, [pc, #448]	; (8006248 <recvfrom+0x31c>)
 8006086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800608a:	021b      	lsls	r3, r3, #8
 800608c:	b299      	uxth	r1, r3
 800608e:	7efb      	ldrb	r3, [r7, #27]
 8006090:	b29a      	uxth	r2, r3
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	440a      	add	r2, r1
 8006096:	b291      	uxth	r1, r2
 8006098:	4a6b      	ldr	r2, [pc, #428]	; (8006248 <recvfrom+0x31c>)
 800609a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 800609e:	7bfb      	ldrb	r3, [r7, #15]
 80060a0:	4a6b      	ldr	r2, [pc, #428]	; (8006250 <recvfrom+0x324>)
 80060a2:	2180      	movs	r1, #128	; 0x80
 80060a4:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
 80060a8:	4a67      	ldr	r2, [pc, #412]	; (8006248 <recvfrom+0x31c>)
 80060aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060ae:	89ba      	ldrh	r2, [r7, #12]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d202      	bcs.n	80060ba <recvfrom+0x18e>
 80060b4:	89bb      	ldrh	r3, [r7, #12]
 80060b6:	83fb      	strh	r3, [r7, #30]
 80060b8:	e004      	b.n	80060c4 <recvfrom+0x198>
			else pack_len = sock_remained_size[sn];
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
 80060bc:	4a62      	ldr	r2, [pc, #392]	; (8006248 <recvfrom+0x31c>)
 80060be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060c2:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 80060c4:	8bfb      	ldrh	r3, [r7, #30]
 80060c6:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 80060c8:	8bfa      	ldrh	r2, [r7, #30]
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	68b9      	ldr	r1, [r7, #8]
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff fb74 	bl	80057bc <wiz_recv_data>
			break;
 80060d4:	e0d6      	b.n	8006284 <recvfrom+0x358>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
 80060d8:	4a5b      	ldr	r2, [pc, #364]	; (8006248 <recvfrom+0x31c>)
 80060da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d146      	bne.n	8006170 <recvfrom+0x244>
	      {
   			wiz_recv_data(sn, head, 2);
 80060e2:	f107 0114 	add.w	r1, r7, #20
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
 80060e8:	2202      	movs	r2, #2
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff fb66 	bl	80057bc <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80060f0:	7bfb      	ldrb	r3, [r7, #15]
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	3301      	adds	r3, #1
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80060fc:	2140      	movs	r1, #64	; 0x40
 80060fe:	4618      	mov	r0, r3
 8006100:	f7ff f95c 	bl	80053bc <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8006104:	bf00      	nop
 8006106:	7bfb      	ldrb	r3, [r7, #15]
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	3301      	adds	r3, #1
 800610c:	00db      	lsls	r3, r3, #3
 800610e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff f906 	bl	8005324 <WIZCHIP_READ>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1f3      	bne.n	8006106 <recvfrom+0x1da>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 800611e:	7d3a      	ldrb	r2, [r7, #20]
 8006120:	7bfb      	ldrb	r3, [r7, #15]
 8006122:	b291      	uxth	r1, r2
 8006124:	4a48      	ldr	r2, [pc, #288]	; (8006248 <recvfrom+0x31c>)
 8006126:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 800612a:	7bfb      	ldrb	r3, [r7, #15]
 800612c:	4a46      	ldr	r2, [pc, #280]	; (8006248 <recvfrom+0x31c>)
 800612e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006132:	021b      	lsls	r3, r3, #8
 8006134:	b29a      	uxth	r2, r3
 8006136:	7d7b      	ldrb	r3, [r7, #21]
 8006138:	b29b      	uxth	r3, r3
 800613a:	4413      	add	r3, r2
 800613c:	b29a      	uxth	r2, r3
 800613e:	7bfb      	ldrb	r3, [r7, #15]
 8006140:	3a02      	subs	r2, #2
 8006142:	b291      	uxth	r1, r2
 8006144:	4a40      	ldr	r2, [pc, #256]	; (8006248 <recvfrom+0x31c>)
 8006146:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 800614a:	7bfb      	ldrb	r3, [r7, #15]
 800614c:	4a3e      	ldr	r2, [pc, #248]	; (8006248 <recvfrom+0x31c>)
 800614e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006152:	f240 52ea 	movw	r2, #1514	; 0x5ea
 8006156:	4293      	cmp	r3, r2
 8006158:	d906      	bls.n	8006168 <recvfrom+0x23c>
   			{
   			   close(sn);
 800615a:	7bfb      	ldrb	r3, [r7, #15]
 800615c:	4618      	mov	r0, r3
 800615e:	f7ff fce7 	bl	8005b30 <close>
   			   return SOCKFATAL_PACKLEN;
 8006162:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8006166:	e0c4      	b.n	80062f2 <recvfrom+0x3c6>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	4a39      	ldr	r2, [pc, #228]	; (8006250 <recvfrom+0x324>)
 800616c:	2180      	movs	r1, #128	; 0x80
 800616e:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	4a35      	ldr	r2, [pc, #212]	; (8006248 <recvfrom+0x31c>)
 8006174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006178:	89ba      	ldrh	r2, [r7, #12]
 800617a:	429a      	cmp	r2, r3
 800617c:	d202      	bcs.n	8006184 <recvfrom+0x258>
 800617e:	89bb      	ldrh	r3, [r7, #12]
 8006180:	83fb      	strh	r3, [r7, #30]
 8006182:	e004      	b.n	800618e <recvfrom+0x262>
			else pack_len = sock_remained_size[sn];
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	4a30      	ldr	r2, [pc, #192]	; (8006248 <recvfrom+0x31c>)
 8006188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800618c:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 800618e:	8bfa      	ldrh	r2, [r7, #30]
 8006190:	7bfb      	ldrb	r3, [r7, #15]
 8006192:	68b9      	ldr	r1, [r7, #8]
 8006194:	4618      	mov	r0, r3
 8006196:	f7ff fb11 	bl	80057bc <wiz_recv_data>
		   break;
 800619a:	e073      	b.n	8006284 <recvfrom+0x358>
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 800619c:	7bfb      	ldrb	r3, [r7, #15]
 800619e:	4a2a      	ldr	r2, [pc, #168]	; (8006248 <recvfrom+0x31c>)
 80061a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d144      	bne.n	8006232 <recvfrom+0x306>
		   {
   			wiz_recv_data(sn, head, 6);
 80061a8:	f107 0114 	add.w	r1, r7, #20
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	2206      	movs	r2, #6
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff fb03 	bl	80057bc <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	3301      	adds	r3, #1
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80061c2:	2140      	movs	r1, #64	; 0x40
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7ff f8f9 	bl	80053bc <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 80061ca:	bf00      	nop
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	3301      	adds	r3, #1
 80061d2:	00db      	lsls	r3, r3, #3
 80061d4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff f8a3 	bl	8005324 <WIZCHIP_READ>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1f3      	bne.n	80061cc <recvfrom+0x2a0>
   			addr[0] = head[0];
 80061e4:	7d3a      	ldrb	r2, [r7, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	3301      	adds	r3, #1
 80061ee:	7d7a      	ldrb	r2, [r7, #21]
 80061f0:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	3302      	adds	r3, #2
 80061f6:	7dba      	ldrb	r2, [r7, #22]
 80061f8:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	3303      	adds	r3, #3
 80061fe:	7dfa      	ldrb	r2, [r7, #23]
 8006200:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8006202:	7e3a      	ldrb	r2, [r7, #24]
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	b291      	uxth	r1, r2
 8006208:	4a0f      	ldr	r2, [pc, #60]	; (8006248 <recvfrom+0x31c>)
 800620a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 800620e:	7bfb      	ldrb	r3, [r7, #15]
 8006210:	4a0d      	ldr	r2, [pc, #52]	; (8006248 <recvfrom+0x31c>)
 8006212:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006216:	021b      	lsls	r3, r3, #8
 8006218:	b299      	uxth	r1, r3
 800621a:	7e7b      	ldrb	r3, [r7, #25]
 800621c:	b29a      	uxth	r2, r3
 800621e:	7bfb      	ldrb	r3, [r7, #15]
 8006220:	440a      	add	r2, r1
 8006222:	b291      	uxth	r1, r2
 8006224:	4a08      	ldr	r2, [pc, #32]	; (8006248 <recvfrom+0x31c>)
 8006226:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	4a08      	ldr	r2, [pc, #32]	; (8006250 <recvfrom+0x324>)
 800622e:	2180      	movs	r1, #128	; 0x80
 8006230:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	4a04      	ldr	r2, [pc, #16]	; (8006248 <recvfrom+0x31c>)
 8006236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800623a:	89ba      	ldrh	r2, [r7, #12]
 800623c:	429a      	cmp	r2, r3
 800623e:	d209      	bcs.n	8006254 <recvfrom+0x328>
 8006240:	89bb      	ldrh	r3, [r7, #12]
 8006242:	83fb      	strh	r3, [r7, #30]
 8006244:	e00b      	b.n	800625e <recvfrom+0x332>
 8006246:	bf00      	nop
 8006248:	20000248 	.word	0x20000248
 800624c:	20000244 	.word	0x20000244
 8006250:	20000258 	.word	0x20000258
			else pack_len = sock_remained_size[sn];
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	4a29      	ldr	r2, [pc, #164]	; (80062fc <recvfrom+0x3d0>)
 8006258:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800625c:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 800625e:	8bfa      	ldrh	r2, [r7, #30]
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	68b9      	ldr	r1, [r7, #8]
 8006264:	4618      	mov	r0, r3
 8006266:	f7ff faa9 	bl	80057bc <wiz_recv_data>
			break;
 800626a:	e00b      	b.n	8006284 <recvfrom+0x358>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 800626c:	8bfa      	ldrh	r2, [r7, #30]
 800626e:	7bfb      	ldrb	r3, [r7, #15]
 8006270:	4611      	mov	r1, r2
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff fafe 	bl	8005874 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 8006278:	7bfb      	ldrb	r3, [r7, #15]
 800627a:	4920      	ldr	r1, [pc, #128]	; (80062fc <recvfrom+0x3d0>)
 800627c:	8bfa      	ldrh	r2, [r7, #30]
 800627e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8006282:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	3301      	adds	r3, #1
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006290:	2140      	movs	r1, #64	; 0x40
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff f892 	bl	80053bc <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 8006298:	bf00      	nop
 800629a:	7bfb      	ldrb	r3, [r7, #15]
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	3301      	adds	r3, #1
 80062a0:	00db      	lsls	r3, r3, #3
 80062a2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7ff f83c 	bl	8005324 <WIZCHIP_READ>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1f3      	bne.n	800629a <recvfrom+0x36e>
	sock_remained_size[sn] -= pack_len;
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
 80062b4:	4a11      	ldr	r2, [pc, #68]	; (80062fc <recvfrom+0x3d0>)
 80062b6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
 80062bc:	8bfa      	ldrh	r2, [r7, #30]
 80062be:	1a8a      	subs	r2, r1, r2
 80062c0:	b291      	uxth	r1, r2
 80062c2:	4a0e      	ldr	r2, [pc, #56]	; (80062fc <recvfrom+0x3d0>)
 80062c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 80062c8:	7bfb      	ldrb	r3, [r7, #15]
 80062ca:	4a0c      	ldr	r2, [pc, #48]	; (80062fc <recvfrom+0x3d0>)
 80062cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d009      	beq.n	80062e8 <recvfrom+0x3bc>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
 80062d6:	4a0a      	ldr	r2, [pc, #40]	; (8006300 <recvfrom+0x3d4>)
 80062d8:	5cd2      	ldrb	r2, [r2, r3]
 80062da:	7bfb      	ldrb	r3, [r7, #15]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	b2d1      	uxtb	r1, r2
 80062e2:	4a07      	ldr	r2, [pc, #28]	; (8006300 <recvfrom+0x3d4>)
 80062e4:	54d1      	strb	r1, [r2, r3]
 80062e6:	e003      	b.n	80062f0 <recvfrom+0x3c4>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
 80062ea:	4a05      	ldr	r2, [pc, #20]	; (8006300 <recvfrom+0x3d4>)
 80062ec:	2100      	movs	r1, #0
 80062ee:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 80062f0:	8bfb      	ldrh	r3, [r7, #30]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3720      	adds	r7, #32
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20000248 	.word	0x20000248
 8006300:	20000258 	.word	0x20000258

08006304 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_enter(void)           {};
void       wizchip_cris_enter(void)           {}
 8006304:	b480      	push	{r7}
 8006306:	af00      	add	r7, sp, #0
 8006308:	bf00      	nop
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_exit(void)          {};
void       wizchip_cris_exit(void)          {}
 8006312:	b480      	push	{r7}
 8006314:	af00      	add	r7, sp, #0
 8006316:	bf00      	nop
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_select(void)            {};

void wizchip_cs_select(void) {}
 8006320:	b480      	push	{r7}
 8006322:	af00      	add	r7, sp, #0
 8006324:	bf00      	nop
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_deselect(void)          {};
void wizchip_cs_deselect(void) { }
 800632e:	b480      	push	{r7}
 8006330:	af00      	add	r7, sp, #0
 8006332:	bf00      	nop
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	b2db      	uxtb	r3, r3
 800634a:	4618      	mov	r0, r3
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void     wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	460b      	mov	r3, r1
 8006360:	70fb      	strb	r3, [r7, #3]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	78fa      	ldrb	r2, [r7, #3]
 8006366:	701a      	strb	r2, [r3, #0]
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8006374:	b480      	push	{r7}
 8006376:	af00      	add	r7, sp, #0
 8006378:	2300      	movs	r3, #0
 800637a:	4618      	mov	r0, r3
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writebyte(uint8_t wb) {};
void     wizchip_spi_writebyte(uint8_t wb) {}
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
 800638e:	bf00      	nop
 8006390:	370c      	adds	r7, #12
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}; 
void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}
 800639a:	b480      	push	{r7}
 800639c:	b083      	sub	sp, #12
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	460b      	mov	r3, r1
 80063a4:	807b      	strh	r3, [r7, #2]
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80063b2:	b480      	push	{r7}
 80063b4:	b083      	sub	sp, #12
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	460b      	mov	r3, r1
 80063bc:	807b      	strh	r3, [r7, #2]
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
	...

080063cc <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d002      	beq.n	80063e2 <reg_wizchip_cs_cbfunc+0x16>
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d106      	bne.n	80063f0 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80063e2:	4b09      	ldr	r3, [pc, #36]	; (8006408 <reg_wizchip_cs_cbfunc+0x3c>)
 80063e4:	4a09      	ldr	r2, [pc, #36]	; (800640c <reg_wizchip_cs_cbfunc+0x40>)
 80063e6:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80063e8:	4b07      	ldr	r3, [pc, #28]	; (8006408 <reg_wizchip_cs_cbfunc+0x3c>)
 80063ea:	4a09      	ldr	r2, [pc, #36]	; (8006410 <reg_wizchip_cs_cbfunc+0x44>)
 80063ec:	615a      	str	r2, [r3, #20]
 80063ee:	e005      	b.n	80063fc <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80063f0:	4a05      	ldr	r2, [pc, #20]	; (8006408 <reg_wizchip_cs_cbfunc+0x3c>)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 80063f6:	4a04      	ldr	r2, [pc, #16]	; (8006408 <reg_wizchip_cs_cbfunc+0x3c>)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	6153      	str	r3, [r2, #20]
   }
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20000004 	.word	0x20000004
 800640c:	08006321 	.word	0x08006321
 8006410:	0800632f 	.word	0x0800632f

08006414 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800641e:	bf00      	nop
 8006420:	4b0f      	ldr	r3, [pc, #60]	; (8006460 <reg_wizchip_spi_cbfunc+0x4c>)
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0f9      	beq.n	8006420 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <reg_wizchip_spi_cbfunc+0x24>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d106      	bne.n	8006446 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8006438:	4b09      	ldr	r3, [pc, #36]	; (8006460 <reg_wizchip_spi_cbfunc+0x4c>)
 800643a:	4a0a      	ldr	r2, [pc, #40]	; (8006464 <reg_wizchip_spi_cbfunc+0x50>)
 800643c:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800643e:	4b08      	ldr	r3, [pc, #32]	; (8006460 <reg_wizchip_spi_cbfunc+0x4c>)
 8006440:	4a09      	ldr	r2, [pc, #36]	; (8006468 <reg_wizchip_spi_cbfunc+0x54>)
 8006442:	61da      	str	r2, [r3, #28]
 8006444:	e005      	b.n	8006452 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8006446:	4a06      	ldr	r2, [pc, #24]	; (8006460 <reg_wizchip_spi_cbfunc+0x4c>)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800644c:	4a04      	ldr	r2, [pc, #16]	; (8006460 <reg_wizchip_spi_cbfunc+0x4c>)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	61d3      	str	r3, [r2, #28]
   }
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	20000004 	.word	0x20000004
 8006464:	08006375 	.word	0x08006375
 8006468:	08006385 	.word	0x08006385

0800646c <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8006476:	bf00      	nop
 8006478:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0f9      	beq.n	8006478 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d002      	beq.n	8006490 <reg_wizchip_spiburst_cbfunc+0x24>
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d106      	bne.n	800649e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8006490:	4b09      	ldr	r3, [pc, #36]	; (80064b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8006492:	4a0a      	ldr	r2, [pc, #40]	; (80064bc <reg_wizchip_spiburst_cbfunc+0x50>)
 8006494:	621a      	str	r2, [r3, #32]
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8006496:	4b08      	ldr	r3, [pc, #32]	; (80064b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8006498:	4a09      	ldr	r2, [pc, #36]	; (80064c0 <reg_wizchip_spiburst_cbfunc+0x54>)
 800649a:	625a      	str	r2, [r3, #36]	; 0x24
 800649c:	e005      	b.n	80064aa <reg_wizchip_spiburst_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800649e:	4a06      	ldr	r2, [pc, #24]	; (80064b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6213      	str	r3, [r2, #32]
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80064a4:	4a04      	ldr	r2, [pc, #16]	; (80064b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	6253      	str	r3, [r2, #36]	; 0x24
   }
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	20000004 	.word	0x20000004
 80064bc:	0800639b 	.word	0x0800639b
 80064c0:	080063b3 	.word	0x080063b3

080064c4 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80064ca:	1d3b      	adds	r3, r7, #4
 80064cc:	2206      	movs	r2, #6
 80064ce:	4619      	mov	r1, r3
 80064d0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80064d4:	f7fe ffc0 	bl	8005458 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80064d8:	f107 0314 	add.w	r3, r7, #20
 80064dc:	2204      	movs	r2, #4
 80064de:	4619      	mov	r1, r3
 80064e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80064e4:	f7fe ffb8 	bl	8005458 <WIZCHIP_READ_BUF>
 80064e8:	f107 0310 	add.w	r3, r7, #16
 80064ec:	2204      	movs	r2, #4
 80064ee:	4619      	mov	r1, r3
 80064f0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80064f4:	f7fe ffb0 	bl	8005458 <WIZCHIP_READ_BUF>
 80064f8:	f107 030c 	add.w	r3, r7, #12
 80064fc:	2204      	movs	r2, #4
 80064fe:	4619      	mov	r1, r3
 8006500:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8006504:	f7fe ffa8 	bl	8005458 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8006508:	2180      	movs	r1, #128	; 0x80
 800650a:	2000      	movs	r0, #0
 800650c:	f7fe ff56 	bl	80053bc <WIZCHIP_WRITE>
   getMR(); // for delay
 8006510:	2000      	movs	r0, #0
 8006512:	f7fe ff07 	bl	8005324 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8006516:	1d3b      	adds	r3, r7, #4
 8006518:	2206      	movs	r2, #6
 800651a:	4619      	mov	r1, r3
 800651c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8006520:	f7fe fffa 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8006524:	f107 0314 	add.w	r3, r7, #20
 8006528:	2204      	movs	r2, #4
 800652a:	4619      	mov	r1, r3
 800652c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006530:	f7fe fff2 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8006534:	f107 0310 	add.w	r3, r7, #16
 8006538:	2204      	movs	r2, #4
 800653a:	4619      	mov	r1, r3
 800653c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8006540:	f7fe ffea 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8006544:	f107 030c 	add.w	r3, r7, #12
 8006548:	2204      	movs	r2, #4
 800654a:	4619      	mov	r1, r3
 800654c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8006550:	f7fe ffe2 	bl	8005518 <WIZCHIP_WRITE_BUF>
}
 8006554:	bf00      	nop
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8006566:	2300      	movs	r3, #0
 8006568:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800656a:	f7ff ffab 	bl	80064c4 <wizchip_sw_reset>
   if(txsize)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d03b      	beq.n	80065ec <wizchip_init+0x90>
   {
      tmp = 0;
 8006574:	2300      	movs	r3, #0
 8006576:	73bb      	strb	r3, [r7, #14]
            tmp += txsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006578:	2300      	movs	r3, #0
 800657a:	73fb      	strb	r3, [r7, #15]
 800657c:	e015      	b.n	80065aa <wizchip_init+0x4e>
        {
            tmp += txsize[i];
 800657e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	4413      	add	r3, r2
 8006586:	781a      	ldrb	r2, [r3, #0]
 8006588:	7bbb      	ldrb	r3, [r7, #14]
 800658a:	4413      	add	r3, r2
 800658c:	b2db      	uxtb	r3, r3
 800658e:	73bb      	strb	r3, [r7, #14]

        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 8006590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006594:	2b10      	cmp	r3, #16
 8006596:	dd02      	ble.n	800659e <wizchip_init+0x42>
 8006598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800659c:	e066      	b.n	800666c <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800659e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	3301      	adds	r3, #1
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	73fb      	strb	r3, [r7, #15]
 80065aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065ae:	2b07      	cmp	r3, #7
 80065b0:	dde5      	ble.n	800657e <wizchip_init+0x22>
        #endif
        }
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]
 80065b6:	e015      	b.n	80065e4 <wizchip_init+0x88>
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100
            j = 0;
            while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_TXBUF_SIZE(i, j);
        #else
            setSn_TXBUF_SIZE(i, txsize[i]);
 80065b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	3301      	adds	r3, #1
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80065c6:	4618      	mov	r0, r3
 80065c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	4413      	add	r3, r2
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	4619      	mov	r1, r3
 80065d4:	f7fe fef2 	bl	80053bc <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80065d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	3301      	adds	r3, #1
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	73fb      	strb	r3, [r7, #15]
 80065e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065e8:	2b07      	cmp	r3, #7
 80065ea:	dde5      	ble.n	80065b8 <wizchip_init+0x5c>
        }

    #endif
   }

   if(rxsize)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d03b      	beq.n	800666a <wizchip_init+0x10e>
   {
      tmp = 0;
 80065f2:	2300      	movs	r3, #0
 80065f4:	73bb      	strb	r3, [r7, #14]
            tmp += rxsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80065f6:	2300      	movs	r3, #0
 80065f8:	73fb      	strb	r3, [r7, #15]
 80065fa:	e015      	b.n	8006628 <wizchip_init+0xcc>
        {
            tmp += rxsize[i];
 80065fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	4413      	add	r3, r2
 8006604:	781a      	ldrb	r2, [r3, #0]
 8006606:	7bbb      	ldrb	r3, [r7, #14]
 8006608:	4413      	add	r3, r2
 800660a:	b2db      	uxtb	r3, r3
 800660c:	73bb      	strb	r3, [r7, #14]
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 800660e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006612:	2b10      	cmp	r3, #16
 8006614:	dd02      	ble.n	800661c <wizchip_init+0xc0>
 8006616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800661a:	e027      	b.n	800666c <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800661c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006620:	b2db      	uxtb	r3, r3
 8006622:	3301      	adds	r3, #1
 8006624:	b2db      	uxtb	r3, r3
 8006626:	73fb      	strb	r3, [r7, #15]
 8006628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800662c:	2b07      	cmp	r3, #7
 800662e:	dde5      	ble.n	80065fc <wizchip_init+0xa0>
        #endif
        }

        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006630:	2300      	movs	r3, #0
 8006632:	73fb      	strb	r3, [r7, #15]
 8006634:	e015      	b.n	8006662 <wizchip_init+0x106>
        #if _WIZCHIP_ < W5200    // add condition for w5100
            j = 0;
            while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_RXBUF_SIZE(i, j);
        #else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8006636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	3301      	adds	r3, #1
 800663e:	00db      	lsls	r3, r3, #3
 8006640:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8006644:	4618      	mov	r0, r3
 8006646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	4413      	add	r3, r2
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	4619      	mov	r1, r3
 8006652:	f7fe feb3 	bl	80053bc <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800665a:	b2db      	uxtb	r3, r3
 800665c:	3301      	adds	r3, #1
 800665e:	b2db      	uxtb	r3, r3
 8006660:	73fb      	strb	r3, [r7, #15]
 8006662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006666:	2b07      	cmp	r3, #7
 8006668:	dde5      	ble.n	8006636 <wizchip_init+0xda>
        #endif
        }
    #endif
   }
   return 0;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2206      	movs	r2, #6
 8006680:	4619      	mov	r1, r3
 8006682:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8006686:	f7fe ff47 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	330e      	adds	r3, #14
 800668e:	2204      	movs	r2, #4
 8006690:	4619      	mov	r1, r3
 8006692:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006696:	f7fe ff3f 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	330a      	adds	r3, #10
 800669e:	2204      	movs	r2, #4
 80066a0:	4619      	mov	r1, r3
 80066a2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80066a6:	f7fe ff37 	bl	8005518 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	3306      	adds	r3, #6
 80066ae:	2204      	movs	r2, #4
 80066b0:	4619      	mov	r1, r3
 80066b2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80066b6:	f7fe ff2f 	bl	8005518 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	7c9a      	ldrb	r2, [r3, #18]
 80066be:	4b0b      	ldr	r3, [pc, #44]	; (80066ec <wizchip_setnetinfo+0x78>)
 80066c0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	7cda      	ldrb	r2, [r3, #19]
 80066c6:	4b09      	ldr	r3, [pc, #36]	; (80066ec <wizchip_setnetinfo+0x78>)
 80066c8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	7d1a      	ldrb	r2, [r3, #20]
 80066ce:	4b07      	ldr	r3, [pc, #28]	; (80066ec <wizchip_setnetinfo+0x78>)
 80066d0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	7d5a      	ldrb	r2, [r3, #21]
 80066d6:	4b05      	ldr	r3, [pc, #20]	; (80066ec <wizchip_setnetinfo+0x78>)
 80066d8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	7d9a      	ldrb	r2, [r3, #22]
 80066de:	4b04      	ldr	r3, [pc, #16]	; (80066f0 <wizchip_setnetinfo+0x7c>)
 80066e0:	701a      	strb	r2, [r3, #0]
}
 80066e2:	bf00      	nop
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	20000260 	.word	0x20000260
 80066f0:	20000264 	.word	0x20000264

080066f4 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2206      	movs	r2, #6
 8006700:	4619      	mov	r1, r3
 8006702:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8006706:	f7fe fea7 	bl	8005458 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	330e      	adds	r3, #14
 800670e:	2204      	movs	r2, #4
 8006710:	4619      	mov	r1, r3
 8006712:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006716:	f7fe fe9f 	bl	8005458 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	330a      	adds	r3, #10
 800671e:	2204      	movs	r2, #4
 8006720:	4619      	mov	r1, r3
 8006722:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8006726:	f7fe fe97 	bl	8005458 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	3306      	adds	r3, #6
 800672e:	2204      	movs	r2, #4
 8006730:	4619      	mov	r1, r3
 8006732:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8006736:	f7fe fe8f 	bl	8005458 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800673a:	4b0c      	ldr	r3, [pc, #48]	; (800676c <wizchip_getnetinfo+0x78>)
 800673c:	781a      	ldrb	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8006742:	4b0a      	ldr	r3, [pc, #40]	; (800676c <wizchip_getnetinfo+0x78>)
 8006744:	785a      	ldrb	r2, [r3, #1]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800674a:	4b08      	ldr	r3, [pc, #32]	; (800676c <wizchip_getnetinfo+0x78>)
 800674c:	789a      	ldrb	r2, [r3, #2]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8006752:	4b06      	ldr	r3, [pc, #24]	; (800676c <wizchip_getnetinfo+0x78>)
 8006754:	78da      	ldrb	r2, [r3, #3]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800675a:	4b05      	ldr	r3, [pc, #20]	; (8006770 <wizchip_getnetinfo+0x7c>)
 800675c:	781a      	ldrb	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	759a      	strb	r2, [r3, #22]
}
 8006762:	bf00      	nop
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20000260 	.word	0x20000260
 8006770:	20000264 	.word	0x20000264

08006774 <_ZNSt7__cxx119to_stringEi>:
  // NB: (v)snprintf vs sprintf.

  // DR 1261.
  inline string
  to_string(int __val)
  { return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, 4 * sizeof(int),
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af02      	add	r7, sp, #8
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
					   "%d", __val); }
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	4b04      	ldr	r3, [pc, #16]	; (8006798 <_ZNSt7__cxx119to_stringEi+0x24>)
 8006786:	2210      	movs	r2, #16
 8006788:	4904      	ldr	r1, [pc, #16]	; (800679c <_ZNSt7__cxx119to_stringEi+0x28>)
 800678a:	f000 f8d5 	bl	8006938 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	0800d36c 	.word	0x0800d36c
 800679c:	0800bb25 	.word	0x0800bb25

080067a0 <_ZNSt7__cxx119to_stringEj>:

  inline string
  to_string(unsigned __val)
  { return __gnu_cxx::__to_xstring<string>(&std::vsnprintf,
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af02      	add	r7, sp, #8
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
					   4 * sizeof(unsigned),
					   "%u", __val); }
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	9300      	str	r3, [sp, #0]
 80067b0:	4b04      	ldr	r3, [pc, #16]	; (80067c4 <_ZNSt7__cxx119to_stringEj+0x24>)
 80067b2:	2210      	movs	r2, #16
 80067b4:	4904      	ldr	r1, [pc, #16]	; (80067c8 <_ZNSt7__cxx119to_stringEj+0x28>)
 80067b6:	f000 f8bf 	bl	8006938 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	0800d370 	.word	0x0800d370
 80067c8:	0800bb25 	.word	0x0800bb25

080067cc <_Z19float_to_std_stringB5cxx11f>:
#include "overrided.h"

std::string float_to_std_string(float number) {
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b0a8      	sub	sp, #160	; 0xa0
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	ed87 0a00 	vstr	s0, [r7]
	int ceil = int(number);
 80067d8:	edd7 7a00 	vldr	s15, [r7]
 80067dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067e0:	ee17 3a90 	vmov	r3, s15
 80067e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	float fraction_float = number - (float)ceil;
 80067e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80067ec:	ee07 3a90 	vmov	s15, r3
 80067f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067f4:	ed97 7a00 	vldr	s14, [r7]
 80067f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067fc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	float precision = 1e-2, err;
 8006800:	4b4b      	ldr	r3, [pc, #300]	; (8006930 <_Z19float_to_std_stringB5cxx11f+0x164>)
 8006802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	unsigned int front_fraction_zero_counter = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	float digit = 0;
 800680c:	f04f 0300 	mov.w	r3, #0
 8006810:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	 do {
		 fraction_float *= 10;
 8006814:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006818:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800681c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006820:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

		 digit = unsigned(fraction_float);
 8006824:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006828:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800682c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006830:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c

		 if (!digit) {front_fraction_zero_counter++;}
 8006834:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006838:	eef5 7a40 	vcmp.f32	s15, #0.0
 800683c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006840:	d104      	bne.n	800684c <_Z19float_to_std_stringB5cxx11f+0x80>
 8006842:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006846:	3301      	adds	r3, #1
 8006848:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		 err = fraction_float - digit;
 800684c:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8006850:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006854:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006858:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

	 } while(err >= precision);
 800685c:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8006860:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8006864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800686c:	db00      	blt.n	8006870 <_Z19float_to_std_stringB5cxx11f+0xa4>
	 do {
 800686e:	e7d1      	b.n	8006814 <_Z19float_to_std_stringB5cxx11f+0x48>

	 unsigned int fraction_int = unsigned(fraction_float);
 8006870:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006874:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006878:	ee17 3a90 	vmov	r3, s15
 800687c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	 return std::to_string(ceil) + "." + std::string(front_fraction_zero_counter, '0') +  std::to_string(fraction_int);
 8006880:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006884:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff ff73 	bl	8006774 <_ZNSt7__cxx119to_stringEi>
 800688e:	f107 0320 	add.w	r3, r7, #32
 8006892:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006896:	4a27      	ldr	r2, [pc, #156]	; (8006934 <_Z19float_to_std_stringB5cxx11f+0x168>)
 8006898:	4618      	mov	r0, r3
 800689a:	f000 f885 	bl	80069a8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 800689e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80068a2:	4618      	mov	r0, r3
 80068a4:	f004 f96b 	bl	800ab7e <_ZNSaIcEC1Ev>
 80068a8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80068ac:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80068b0:	2230      	movs	r2, #48	; 0x30
 80068b2:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80068b6:	f004 fa65 	bl	800ad84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 80068ba:	f107 0308 	add.w	r3, r7, #8
 80068be:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80068c2:	f107 0120 	add.w	r1, r7, #32
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 f885 	bl	80069d6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 80068cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80068d0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff ff63 	bl	80067a0 <_ZNSt7__cxx119to_stringEj>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80068e0:	f107 0108 	add.w	r1, r7, #8
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 f876 	bl	80069d6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 80068ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80068ee:	4618      	mov	r0, r3
 80068f0:	f004 fa6b 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80068f4:	f107 0308 	add.w	r3, r7, #8
 80068f8:	4618      	mov	r0, r3
 80068fa:	f004 fa66 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80068fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006902:	4618      	mov	r0, r3
 8006904:	f004 fa61 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8006908:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800690c:	4618      	mov	r0, r3
 800690e:	f004 f937 	bl	800ab80 <_ZNSaIcED1Ev>
 8006912:	f107 0320 	add.w	r3, r7, #32
 8006916:	4618      	mov	r0, r3
 8006918:	f004 fa57 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800691c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006920:	4618      	mov	r0, r3
 8006922:	f004 fa52 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8006926:	bf00      	nop
}
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	37a0      	adds	r7, #160	; 0xa0
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	3c23d70a 	.word	0x3c23d70a
 8006934:	0800d374 	.word	0x0800d374

08006938 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>:
    }

  // Helper for the to_string / to_wstring functions.
  template<typename _String, typename _CharT = typename _String::value_type>
    _String
    __to_xstring(int (*__convf) (_CharT*, std::size_t, const _CharT*,
 8006938:	b408      	push	{r3}
 800693a:	b590      	push	{r4, r7, lr}
 800693c:	b088      	sub	sp, #32
 800693e:	af00      	add	r7, sp, #0
 8006940:	60f8      	str	r0, [r7, #12]
 8006942:	60b9      	str	r1, [r7, #8]
 8006944:	607a      	str	r2, [r7, #4]
				 __builtin_va_list), std::size_t __n,
		 const _CharT* __fmt, ...)
    {
      // XXX Eventually the result should be constructed in-place in
      // the __cxx11 string, likely with the help of internal hooks.
      _CharT* __s = static_cast<_CharT*>(__builtin_alloca(sizeof(_CharT)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	3307      	adds	r3, #7
 800694a:	3307      	adds	r3, #7
 800694c:	08db      	lsrs	r3, r3, #3
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	ebad 0d03 	sub.w	sp, sp, r3
 8006954:	466b      	mov	r3, sp
 8006956:	3307      	adds	r3, #7
 8006958:	08db      	lsrs	r3, r3, #3
 800695a:	00db      	lsls	r3, r3, #3
 800695c:	61fb      	str	r3, [r7, #28]
							  * __n));

      __builtin_va_list __args;
      __builtin_va_start(__args, __fmt);
 800695e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006962:	613b      	str	r3, [r7, #16]

      const int __len = __convf(__s, __n, __fmt, __args);
 8006964:	68bc      	ldr	r4, [r7, #8]
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800696a:	6879      	ldr	r1, [r7, #4]
 800696c:	69f8      	ldr	r0, [r7, #28]
 800696e:	47a0      	blx	r4
 8006970:	61b8      	str	r0, [r7, #24]

      __builtin_va_end(__args);

      return _String(__s, __s + __len);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	69fa      	ldr	r2, [r7, #28]
 8006976:	18d4      	adds	r4, r2, r3
 8006978:	f107 0314 	add.w	r3, r7, #20
 800697c:	4618      	mov	r0, r3
 800697e:	f004 f8fe 	bl	800ab7e <_ZNSaIcEC1Ev>
 8006982:	f107 0314 	add.w	r3, r7, #20
 8006986:	4622      	mov	r2, r4
 8006988:	69f9      	ldr	r1, [r7, #28]
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f000 f864 	bl	8006a58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>
 8006990:	f107 0314 	add.w	r3, r7, #20
 8006994:	4618      	mov	r0, r3
 8006996:	f004 f8f3 	bl	800ab80 <_ZNSaIcED1Ev>
    }
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	3720      	adds	r7, #32
 800699e:	46bd      	mov	sp, r7
 80069a0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80069a4:	b001      	add	sp, #4
 80069a6:	4770      	bx	lr

080069a8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 80069b4:	6879      	ldr	r1, [r7, #4]
 80069b6:	68b8      	ldr	r0, [r7, #8]
 80069b8:	f004 fadc 	bl	800af74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 80069bc:	4603      	mov	r3, r0
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 f865 	bl	8006a8e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80069c4:	4603      	mov	r3, r0
 80069c6:	4619      	mov	r1, r3
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f004 f9e4 	bl	800ad96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80069d6:	b590      	push	{r4, r7, lr}
 80069d8:	b087      	sub	sp, #28
 80069da:	af00      	add	r7, sp, #0
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	607a      	str	r2, [r7, #4]
      const auto __size = __lhs.size() + __rhs.size();
 80069e2:	68b8      	ldr	r0, [r7, #8]
 80069e4:	f004 f9f7 	bl	800add6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80069e8:	4604      	mov	r4, r0
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f004 f9f3 	bl	800add6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80069f0:	4603      	mov	r3, r0
 80069f2:	4423      	add	r3, r4
 80069f4:	617b      	str	r3, [r7, #20]
      const bool __cond = (__size > __lhs.capacity()
 80069f6:	68b8      	ldr	r0, [r7, #8]
 80069f8:	f004 f9ef 	bl	800adda <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 80069fc:	4602      	mov	r2, r0
			   && __size <= __rhs.capacity());
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d908      	bls.n	8006a16 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x40>
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f004 f9e8 	bl	800adda <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d801      	bhi.n	8006a16 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x40>
 8006a12:	2301      	movs	r3, #1
 8006a14:	e000      	b.n	8006a18 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x42>
 8006a16:	2300      	movs	r3, #0
      const bool __cond = (__size > __lhs.capacity()
 8006a18:	74fb      	strb	r3, [r7, #19]
	            : std::move(__lhs.append(__rhs));
 8006a1a:	7cfb      	ldrb	r3, [r7, #19]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00a      	beq.n	8006a36 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x60>
      return __cond ? std::move(__rhs.insert(0, __lhs))
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	2100      	movs	r1, #0
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f004 fa73 	bl	800af10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 8006a2a:	4603      	mov	r3, r0
	            : std::move(__lhs.append(__rhs));
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 f82e 	bl	8006a8e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8006a32:	4603      	mov	r3, r0
 8006a34:	e008      	b.n	8006a48 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	68b8      	ldr	r0, [r7, #8]
 8006a3a:	f004 fa95 	bl	800af68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	4618      	mov	r0, r3
 8006a42:	f000 f824 	bl	8006a8e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8006a46:	4603      	mov	r3, r0
 8006a48:	4619      	mov	r1, r3
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f004 f9a3 	bl	800ad96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	371c      	adds	r7, #28
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd90      	pop	{r4, r7, pc}

08006a58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>:
        basic_string(_InputIterator __beg, _InputIterator __end,
 8006a58:	b590      	push	{r4, r7, lr}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]
 8006a64:	603b      	str	r3, [r7, #0]
	: _M_dataplus(_M_local_data(), __a)
 8006a66:	68fc      	ldr	r4, [r7, #12]
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f004 f8b6 	bl	800abda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	4619      	mov	r1, r3
 8006a74:	4620      	mov	r0, r4
 8006a76:	f004 fa95 	bl	800afa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
	{ _M_construct(__beg, __end); }
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	68b9      	ldr	r1, [r7, #8]
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 f810 	bl	8006aa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	4618      	mov	r0, r3
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd90      	pop	{r4, r7, pc}

08006a8e <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>:
        _M_construct(_InIterator __beg, _InIterator __end)
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b086      	sub	sp, #24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
	  _M_construct_aux(__beg, __end, _Integral());
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	68b9      	ldr	r1, [r7, #8]
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f804 	bl	8006ac2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>
        }
 8006aba:	bf00      	nop
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>:
        _M_construct_aux(_InIterator __beg, _InIterator __end,
 8006ac2:	b590      	push	{r4, r7, lr}
 8006ac4:	b087      	sub	sp, #28
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	60f8      	str	r0, [r7, #12]
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	607a      	str	r2, [r7, #4]
 8006ace:	703b      	strb	r3, [r7, #0]
          _M_construct(__beg, __end, _Tag());
 8006ad0:	4623      	mov	r3, r4
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	68b9      	ldr	r1, [r7, #8]
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f000 f804 	bl	8006ae4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	}
 8006adc:	bf00      	nop
 8006ade:	371c      	adds	r7, #28
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd90      	pop	{r4, r7, pc}

08006ae4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    template<typename _InIterator>
      void
      basic_string<_CharT, _Traits, _Alloc>::
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b086      	sub	sp, #24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
 8006af0:	703b      	strb	r3, [r7, #0]
      _M_construct(_InIterator __beg, _InIterator __end,
		   std::forward_iterator_tag)
      {
	// NB: Not required, but considered best practice.
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 8006af2:	68b8      	ldr	r0, [r7, #8]
 8006af4:	f000 f83e 	bl	8006b74 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d005      	beq.n	8006b0a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x26>
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d001      	beq.n	8006b0a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x26>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e000      	b.n	8006b0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x28>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d002      	beq.n	8006b16 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x32>
	  std::__throw_logic_error(__N("basic_string::"
 8006b10:	4817      	ldr	r0, [pc, #92]	; (8006b70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>)
 8006b12:	f004 f839 	bl	800ab88 <_ZSt19__throw_logic_errorPKc>
				       "_M_construct null not valid"));

	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8006b16:	6879      	ldr	r1, [r7, #4]
 8006b18:	68b8      	ldr	r0, [r7, #8]
 8006b1a:	f000 f845 	bl	8006ba8 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	617b      	str	r3, [r7, #20]

	if (__dnew > size_type(_S_local_capacity))
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2b0f      	cmp	r3, #15
 8006b26:	d910      	bls.n	8006b4a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x66>
	  {
	    _M_data(_M_create(__dnew, size_type(0)));
 8006b28:	f107 0314 	add.w	r3, r7, #20
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	4619      	mov	r1, r3
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f004 f85b 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8006b36:	4603      	mov	r3, r0
 8006b38:	4619      	mov	r1, r3
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f004 f849 	bl	800abd2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	4619      	mov	r1, r3
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f004 f84a 	bl	800abde <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	  }

	// Check for out_of_range and length_error exceptions.
	__try
	  { this->_S_copy_chars(_M_data(), __beg, __end); }
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f004 f843 	bl	800abd6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8006b50:	4603      	mov	r3, r0
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68b9      	ldr	r1, [r7, #8]
 8006b56:	4618      	mov	r0, r3
 8006b58:	f004 f8d0 	bl	800acfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
	  {
	    _M_dispose();
	    __throw_exception_again;
	  }

	_M_set_length(__dnew);
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	4619      	mov	r1, r3
 8006b60:	68f8      	ldr	r0, [r7, #12]
 8006b62:	f004 f83e 	bl	800abe2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8006b66:	bf00      	nop
 8006b68:	3718      	adds	r7, #24
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	0800d378 	.word	0x0800d378

08006b74 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>:


  // For use in string and vstring.
  template<typename _Type>
    inline bool
    __is_null_pointer(_Type* __ptr)
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
    { return __ptr == 0; }
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	bf0c      	ite	eq
 8006b82:	2301      	moveq	r3, #1
 8006b84:	2300      	movne	r3, #0
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	4618      	mov	r0, r3
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8006ba8:	b5b0      	push	{r4, r5, r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8006bb2:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8006bb4:	1d3b      	adds	r3, r7, #4
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7ff ffec 	bl	8006b94 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 8006bbc:	462a      	mov	r2, r5
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f000 f805 	bl	8006bd0 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 8006bc6:	4603      	mov	r3, r0
    }
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bdb0      	pop	{r4, r5, r7, pc}

08006bd0 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	1ad3      	subs	r3, r2, r3
    }
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b085      	sub	sp, #20
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006bfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c00:	2b84      	cmp	r3, #132	; 0x84
 8006c02:	d005      	beq.n	8006c10 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006c04:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	3303      	adds	r3, #3
 8006c0e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006c10:	68fb      	ldr	r3, [r7, #12]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3714      	adds	r7, #20
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006c22:	f000 fe7b 	bl	800791c <vTaskStartScheduler>
  
  return osOK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c2e:	b089      	sub	sp, #36	; 0x24
 8006c30:	af04      	add	r7, sp, #16
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d020      	beq.n	8006c80 <osThreadCreate+0x54>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d01c      	beq.n	8006c80 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685c      	ldr	r4, [r3, #4]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681d      	ldr	r5, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	691e      	ldr	r6, [r3, #16]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7ff ffc8 	bl	8006bee <makeFreeRtosPriority>
 8006c5e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c68:	9202      	str	r2, [sp, #8]
 8006c6a:	9301      	str	r3, [sp, #4]
 8006c6c:	9100      	str	r1, [sp, #0]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	4632      	mov	r2, r6
 8006c72:	4629      	mov	r1, r5
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fc97 	bl	80075a8 <xTaskCreateStatic>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	60fb      	str	r3, [r7, #12]
 8006c7e:	e01c      	b.n	8006cba <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685c      	ldr	r4, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c8c:	b29e      	uxth	r6, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff ffaa 	bl	8006bee <makeFreeRtosPriority>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	f107 030c 	add.w	r3, r7, #12
 8006ca0:	9301      	str	r3, [sp, #4]
 8006ca2:	9200      	str	r2, [sp, #0]
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	4632      	mov	r2, r6
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4620      	mov	r0, r4
 8006cac:	f000 fcd5 	bl	800765a <xTaskCreate>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d001      	beq.n	8006cba <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	e000      	b.n	8006cbc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006cba:	68fb      	ldr	r3, [r7, #12]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006cc4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d001      	beq.n	8006cda <osDelay+0x16>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	e000      	b.n	8006cdc <osDelay+0x18>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 fde9 	bl	80078b4 <vTaskDelay>
  
  return osOK;
 8006ce2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f103 0208 	add.w	r2, r3, #8
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f103 0208 	add.w	r2, r3, #8
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f103 0208 	add.w	r2, r3, #8
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d3a:	bf00      	nop
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d46:	b480      	push	{r7}
 8006d48:	b085      	sub	sp, #20
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	683a      	ldr	r2, [r7, #0]
 8006d6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	601a      	str	r2, [r3, #0]
}
 8006d82:	bf00      	nop
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b085      	sub	sp, #20
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006da4:	d103      	bne.n	8006dae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	e00c      	b.n	8006dc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	3308      	adds	r3, #8
 8006db2:	60fb      	str	r3, [r7, #12]
 8006db4:	e002      	b.n	8006dbc <vListInsert+0x2e>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d2f6      	bcs.n	8006db6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	601a      	str	r2, [r3, #0]
}
 8006df4:	bf00      	nop
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6892      	ldr	r2, [r2, #8]
 8006e16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6852      	ldr	r2, [r2, #4]
 8006e20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d103      	bne.n	8006e34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	689a      	ldr	r2, [r3, #8]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	1e5a      	subs	r2, r3, #1
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3714      	adds	r7, #20
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d109      	bne.n	8006e7c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6c:	f383 8811 	msr	BASEPRI, r3
 8006e70:	f3bf 8f6f 	isb	sy
 8006e74:	f3bf 8f4f 	dsb	sy
 8006e78:	60bb      	str	r3, [r7, #8]
 8006e7a:	e7fe      	b.n	8006e7a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006e7c:	f001 fb7e 	bl	800857c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e88:	68f9      	ldr	r1, [r7, #12]
 8006e8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e8c:	fb01 f303 	mul.w	r3, r1, r3
 8006e90:	441a      	add	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eac:	3b01      	subs	r3, #1
 8006eae:	68f9      	ldr	r1, [r7, #12]
 8006eb0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	441a      	add	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	22ff      	movs	r2, #255	; 0xff
 8006ec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	22ff      	movs	r2, #255	; 0xff
 8006ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d114      	bne.n	8006efc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d01a      	beq.n	8006f10 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	3310      	adds	r3, #16
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 ff5e 	bl	8007da0 <xTaskRemoveFromEventList>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d012      	beq.n	8006f10 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006eea:	4b0d      	ldr	r3, [pc, #52]	; (8006f20 <xQueueGenericReset+0xcc>)
 8006eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	e009      	b.n	8006f10 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3310      	adds	r3, #16
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fef3 	bl	8006cec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	3324      	adds	r3, #36	; 0x24
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff feee 	bl	8006cec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f10:	f001 fb62 	bl	80085d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f14:	2301      	movs	r3, #1
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	e000ed04 	.word	0xe000ed04

08006f24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08a      	sub	sp, #40	; 0x28
 8006f28:	af02      	add	r7, sp, #8
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d109      	bne.n	8006f4c <xQueueGenericCreate+0x28>
 8006f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	613b      	str	r3, [r7, #16]
 8006f4a:	e7fe      	b.n	8006f4a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d102      	bne.n	8006f58 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
 8006f56:	e004      	b.n	8006f62 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	68ba      	ldr	r2, [r7, #8]
 8006f5c:	fb02 f303 	mul.w	r3, r2, r3
 8006f60:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	3348      	adds	r3, #72	; 0x48
 8006f66:	4618      	mov	r0, r3
 8006f68:	f001 fbe4 	bl	8008734 <pvPortMalloc>
 8006f6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00f      	beq.n	8006f94 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	3348      	adds	r3, #72	; 0x48
 8006f78:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f82:	79fa      	ldrb	r2, [r7, #7]
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	4613      	mov	r3, r2
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	68b9      	ldr	r1, [r7, #8]
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 f805 	bl	8006f9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006f94:	69bb      	ldr	r3, [r7, #24]
	}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3720      	adds	r7, #32
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	60f8      	str	r0, [r7, #12]
 8006fa6:	60b9      	str	r1, [r7, #8]
 8006fa8:	607a      	str	r2, [r7, #4]
 8006faa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d103      	bne.n	8006fba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	e002      	b.n	8006fc0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006fcc:	2101      	movs	r1, #1
 8006fce:	69b8      	ldr	r0, [r7, #24]
 8006fd0:	f7ff ff40 	bl	8006e54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fd4:	bf00      	nop
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b08e      	sub	sp, #56	; 0x38
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	607a      	str	r2, [r7, #4]
 8006fe8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006fea:	2300      	movs	r3, #0
 8006fec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d109      	bne.n	800700c <xQueueGenericSend+0x30>
 8006ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	62bb      	str	r3, [r7, #40]	; 0x28
 800700a:	e7fe      	b.n	800700a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d103      	bne.n	800701a <xQueueGenericSend+0x3e>
 8007012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <xQueueGenericSend+0x42>
 800701a:	2301      	movs	r3, #1
 800701c:	e000      	b.n	8007020 <xQueueGenericSend+0x44>
 800701e:	2300      	movs	r3, #0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d109      	bne.n	8007038 <xQueueGenericSend+0x5c>
 8007024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	627b      	str	r3, [r7, #36]	; 0x24
 8007036:	e7fe      	b.n	8007036 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	2b02      	cmp	r3, #2
 800703c:	d103      	bne.n	8007046 <xQueueGenericSend+0x6a>
 800703e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007042:	2b01      	cmp	r3, #1
 8007044:	d101      	bne.n	800704a <xQueueGenericSend+0x6e>
 8007046:	2301      	movs	r3, #1
 8007048:	e000      	b.n	800704c <xQueueGenericSend+0x70>
 800704a:	2300      	movs	r3, #0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d109      	bne.n	8007064 <xQueueGenericSend+0x88>
 8007050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	623b      	str	r3, [r7, #32]
 8007062:	e7fe      	b.n	8007062 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007064:	f001 f858 	bl	8008118 <xTaskGetSchedulerState>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d102      	bne.n	8007074 <xQueueGenericSend+0x98>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <xQueueGenericSend+0x9c>
 8007074:	2301      	movs	r3, #1
 8007076:	e000      	b.n	800707a <xQueueGenericSend+0x9e>
 8007078:	2300      	movs	r3, #0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d109      	bne.n	8007092 <xQueueGenericSend+0xb6>
 800707e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	61fb      	str	r3, [r7, #28]
 8007090:	e7fe      	b.n	8007090 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007092:	f001 fa73 	bl	800857c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007098:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800709a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800709e:	429a      	cmp	r2, r3
 80070a0:	d302      	bcc.n	80070a8 <xQueueGenericSend+0xcc>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d129      	bne.n	80070fc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	68b9      	ldr	r1, [r7, #8]
 80070ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070ae:	f000 f96b 	bl	8007388 <prvCopyDataToQueue>
 80070b2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d010      	beq.n	80070de <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070be:	3324      	adds	r3, #36	; 0x24
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 fe6d 	bl	8007da0 <xTaskRemoveFromEventList>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d013      	beq.n	80070f4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80070cc:	4b3f      	ldr	r3, [pc, #252]	; (80071cc <xQueueGenericSend+0x1f0>)
 80070ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	e00a      	b.n	80070f4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80070de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d007      	beq.n	80070f4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80070e4:	4b39      	ldr	r3, [pc, #228]	; (80071cc <xQueueGenericSend+0x1f0>)
 80070e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070ea:	601a      	str	r2, [r3, #0]
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80070f4:	f001 fa70 	bl	80085d8 <vPortExitCritical>
				return pdPASS;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e063      	b.n	80071c4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d103      	bne.n	800710a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007102:	f001 fa69 	bl	80085d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007106:	2300      	movs	r3, #0
 8007108:	e05c      	b.n	80071c4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800710a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800710c:	2b00      	cmp	r3, #0
 800710e:	d106      	bne.n	800711e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007110:	f107 0314 	add.w	r3, r7, #20
 8007114:	4618      	mov	r0, r3
 8007116:	f000 fea5 	bl	8007e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800711a:	2301      	movs	r3, #1
 800711c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800711e:	f001 fa5b 	bl	80085d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007122:	f000 fc59 	bl	80079d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007126:	f001 fa29 	bl	800857c <vPortEnterCritical>
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007130:	b25b      	sxtb	r3, r3
 8007132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007136:	d103      	bne.n	8007140 <xQueueGenericSend+0x164>
 8007138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800713a:	2200      	movs	r2, #0
 800713c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007142:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007146:	b25b      	sxtb	r3, r3
 8007148:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800714c:	d103      	bne.n	8007156 <xQueueGenericSend+0x17a>
 800714e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007150:	2200      	movs	r2, #0
 8007152:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007156:	f001 fa3f 	bl	80085d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800715a:	1d3a      	adds	r2, r7, #4
 800715c:	f107 0314 	add.w	r3, r7, #20
 8007160:	4611      	mov	r1, r2
 8007162:	4618      	mov	r0, r3
 8007164:	f000 fe94 	bl	8007e90 <xTaskCheckForTimeOut>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d124      	bne.n	80071b8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800716e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007170:	f000 fa02 	bl	8007578 <prvIsQueueFull>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d018      	beq.n	80071ac <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800717a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717c:	3310      	adds	r3, #16
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	4611      	mov	r1, r2
 8007182:	4618      	mov	r0, r3
 8007184:	f000 fde8 	bl	8007d58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800718a:	f000 f98d 	bl	80074a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800718e:	f000 fc31 	bl	80079f4 <xTaskResumeAll>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	f47f af7c 	bne.w	8007092 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800719a:	4b0c      	ldr	r3, [pc, #48]	; (80071cc <xQueueGenericSend+0x1f0>)
 800719c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071a0:	601a      	str	r2, [r3, #0]
 80071a2:	f3bf 8f4f 	dsb	sy
 80071a6:	f3bf 8f6f 	isb	sy
 80071aa:	e772      	b.n	8007092 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80071ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071ae:	f000 f97b 	bl	80074a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071b2:	f000 fc1f 	bl	80079f4 <xTaskResumeAll>
 80071b6:	e76c      	b.n	8007092 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80071b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071ba:	f000 f975 	bl	80074a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071be:	f000 fc19 	bl	80079f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80071c2:	2300      	movs	r3, #0
		}
	}
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3738      	adds	r7, #56	; 0x38
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	e000ed04 	.word	0xe000ed04

080071d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08c      	sub	sp, #48	; 0x30
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80071dc:	2300      	movs	r3, #0
 80071de:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80071e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d109      	bne.n	80071fe <xQueueReceive+0x2e>
 80071ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	623b      	str	r3, [r7, #32]
 80071fc:	e7fe      	b.n	80071fc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d103      	bne.n	800720c <xQueueReceive+0x3c>
 8007204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007208:	2b00      	cmp	r3, #0
 800720a:	d101      	bne.n	8007210 <xQueueReceive+0x40>
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <xQueueReceive+0x42>
 8007210:	2300      	movs	r3, #0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d109      	bne.n	800722a <xQueueReceive+0x5a>
 8007216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	61fb      	str	r3, [r7, #28]
 8007228:	e7fe      	b.n	8007228 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800722a:	f000 ff75 	bl	8008118 <xTaskGetSchedulerState>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d102      	bne.n	800723a <xQueueReceive+0x6a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <xQueueReceive+0x6e>
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <xQueueReceive+0x70>
 800723e:	2300      	movs	r3, #0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d109      	bne.n	8007258 <xQueueReceive+0x88>
 8007244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	61bb      	str	r3, [r7, #24]
 8007256:	e7fe      	b.n	8007256 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007258:	f001 f990 	bl	800857c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800725c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007260:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007264:	2b00      	cmp	r3, #0
 8007266:	d01f      	beq.n	80072a8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007268:	68b9      	ldr	r1, [r7, #8]
 800726a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800726c:	f000 f8f6 	bl	800745c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	1e5a      	subs	r2, r3, #1
 8007274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007276:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727a:	691b      	ldr	r3, [r3, #16]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00f      	beq.n	80072a0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007282:	3310      	adds	r3, #16
 8007284:	4618      	mov	r0, r3
 8007286:	f000 fd8b 	bl	8007da0 <xTaskRemoveFromEventList>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d007      	beq.n	80072a0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007290:	4b3c      	ldr	r3, [pc, #240]	; (8007384 <xQueueReceive+0x1b4>)
 8007292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072a0:	f001 f99a 	bl	80085d8 <vPortExitCritical>
				return pdPASS;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e069      	b.n	800737c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d103      	bne.n	80072b6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072ae:	f001 f993 	bl	80085d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80072b2:	2300      	movs	r3, #0
 80072b4:	e062      	b.n	800737c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d106      	bne.n	80072ca <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072bc:	f107 0310 	add.w	r3, r7, #16
 80072c0:	4618      	mov	r0, r3
 80072c2:	f000 fdcf 	bl	8007e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072c6:	2301      	movs	r3, #1
 80072c8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072ca:	f001 f985 	bl	80085d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072ce:	f000 fb83 	bl	80079d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072d2:	f001 f953 	bl	800857c <vPortEnterCritical>
 80072d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072dc:	b25b      	sxtb	r3, r3
 80072de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072e2:	d103      	bne.n	80072ec <xQueueReceive+0x11c>
 80072e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072f2:	b25b      	sxtb	r3, r3
 80072f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072f8:	d103      	bne.n	8007302 <xQueueReceive+0x132>
 80072fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007302:	f001 f969 	bl	80085d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007306:	1d3a      	adds	r2, r7, #4
 8007308:	f107 0310 	add.w	r3, r7, #16
 800730c:	4611      	mov	r1, r2
 800730e:	4618      	mov	r0, r3
 8007310:	f000 fdbe 	bl	8007e90 <xTaskCheckForTimeOut>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d123      	bne.n	8007362 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800731a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800731c:	f000 f916 	bl	800754c <prvIsQueueEmpty>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d017      	beq.n	8007356 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007328:	3324      	adds	r3, #36	; 0x24
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	4611      	mov	r1, r2
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fd12 	bl	8007d58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007336:	f000 f8b7 	bl	80074a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800733a:	f000 fb5b 	bl	80079f4 <xTaskResumeAll>
 800733e:	4603      	mov	r3, r0
 8007340:	2b00      	cmp	r3, #0
 8007342:	d189      	bne.n	8007258 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8007344:	4b0f      	ldr	r3, [pc, #60]	; (8007384 <xQueueReceive+0x1b4>)
 8007346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	e780      	b.n	8007258 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007356:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007358:	f000 f8a6 	bl	80074a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800735c:	f000 fb4a 	bl	80079f4 <xTaskResumeAll>
 8007360:	e77a      	b.n	8007258 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007362:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007364:	f000 f8a0 	bl	80074a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007368:	f000 fb44 	bl	80079f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800736c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800736e:	f000 f8ed 	bl	800754c <prvIsQueueEmpty>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	f43f af6f 	beq.w	8007258 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800737a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800737c:	4618      	mov	r0, r3
 800737e:	3730      	adds	r7, #48	; 0x30
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}
 8007384:	e000ed04 	.word	0xe000ed04

08007388 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007394:	2300      	movs	r3, #0
 8007396:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800739c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d10d      	bne.n	80073c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d14d      	bne.n	800744a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 fece 	bl	8008154 <xTaskPriorityDisinherit>
 80073b8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	605a      	str	r2, [r3, #4]
 80073c0:	e043      	b.n	800744a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d119      	bne.n	80073fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6898      	ldr	r0, [r3, #8]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d0:	461a      	mov	r2, r3
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	f003 feae 	bl	800b134 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	441a      	add	r2, r3
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	689a      	ldr	r2, [r3, #8]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d32b      	bcc.n	800744a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	609a      	str	r2, [r3, #8]
 80073fa:	e026      	b.n	800744a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	68d8      	ldr	r0, [r3, #12]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007404:	461a      	mov	r2, r3
 8007406:	68b9      	ldr	r1, [r7, #8]
 8007408:	f003 fe94 	bl	800b134 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	68da      	ldr	r2, [r3, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007414:	425b      	negs	r3, r3
 8007416:	441a      	add	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	68da      	ldr	r2, [r3, #12]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	429a      	cmp	r2, r3
 8007426:	d207      	bcs.n	8007438 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007430:	425b      	negs	r3, r3
 8007432:	441a      	add	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b02      	cmp	r3, #2
 800743c:	d105      	bne.n	800744a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d002      	beq.n	800744a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	3b01      	subs	r3, #1
 8007448:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	1c5a      	adds	r2, r3, #1
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007452:	697b      	ldr	r3, [r7, #20]
}
 8007454:	4618      	mov	r0, r3
 8007456:	3718      	adds	r7, #24
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d018      	beq.n	80074a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007476:	441a      	add	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	68da      	ldr	r2, [r3, #12]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	429a      	cmp	r2, r3
 8007486:	d303      	bcc.n	8007490 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	68d9      	ldr	r1, [r3, #12]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	461a      	mov	r2, r3
 800749a:	6838      	ldr	r0, [r7, #0]
 800749c:	f003 fe4a 	bl	800b134 <memcpy>
	}
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80074b0:	f001 f864 	bl	800857c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074bc:	e011      	b.n	80074e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d012      	beq.n	80074ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	3324      	adds	r3, #36	; 0x24
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 fc68 	bl	8007da0 <xTaskRemoveFromEventList>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80074d6:	f000 fd3b 	bl	8007f50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80074da:	7bfb      	ldrb	r3, [r7, #15]
 80074dc:	3b01      	subs	r3, #1
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	dce9      	bgt.n	80074be <prvUnlockQueue+0x16>
 80074ea:	e000      	b.n	80074ee <prvUnlockQueue+0x46>
					break;
 80074ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	22ff      	movs	r2, #255	; 0xff
 80074f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80074f6:	f001 f86f 	bl	80085d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80074fa:	f001 f83f 	bl	800857c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007504:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007506:	e011      	b.n	800752c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d012      	beq.n	8007536 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3310      	adds	r3, #16
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fc43 	bl	8007da0 <xTaskRemoveFromEventList>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d001      	beq.n	8007524 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007520:	f000 fd16 	bl	8007f50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007524:	7bbb      	ldrb	r3, [r7, #14]
 8007526:	3b01      	subs	r3, #1
 8007528:	b2db      	uxtb	r3, r3
 800752a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800752c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007530:	2b00      	cmp	r3, #0
 8007532:	dce9      	bgt.n	8007508 <prvUnlockQueue+0x60>
 8007534:	e000      	b.n	8007538 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007536:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	22ff      	movs	r2, #255	; 0xff
 800753c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007540:	f001 f84a 	bl	80085d8 <vPortExitCritical>
}
 8007544:	bf00      	nop
 8007546:	3710      	adds	r7, #16
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007554:	f001 f812 	bl	800857c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800755c:	2b00      	cmp	r3, #0
 800755e:	d102      	bne.n	8007566 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007560:	2301      	movs	r3, #1
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	e001      	b.n	800756a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007566:	2300      	movs	r3, #0
 8007568:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800756a:	f001 f835 	bl	80085d8 <vPortExitCritical>

	return xReturn;
 800756e:	68fb      	ldr	r3, [r7, #12]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007580:	f000 fffc 	bl	800857c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800758c:	429a      	cmp	r2, r3
 800758e:	d102      	bne.n	8007596 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007590:	2301      	movs	r3, #1
 8007592:	60fb      	str	r3, [r7, #12]
 8007594:	e001      	b.n	800759a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007596:	2300      	movs	r3, #0
 8007598:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800759a:	f001 f81d 	bl	80085d8 <vPortExitCritical>

	return xReturn;
 800759e:	68fb      	ldr	r3, [r7, #12]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3710      	adds	r7, #16
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08e      	sub	sp, #56	; 0x38
 80075ac:	af04      	add	r7, sp, #16
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d109      	bne.n	80075d0 <xTaskCreateStatic+0x28>
 80075bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	623b      	str	r3, [r7, #32]
 80075ce:	e7fe      	b.n	80075ce <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80075d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d109      	bne.n	80075ea <xTaskCreateStatic+0x42>
 80075d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	61fb      	str	r3, [r7, #28]
 80075e8:	e7fe      	b.n	80075e8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80075ea:	2354      	movs	r3, #84	; 0x54
 80075ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	2b54      	cmp	r3, #84	; 0x54
 80075f2:	d009      	beq.n	8007608 <xTaskCreateStatic+0x60>
 80075f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	61bb      	str	r3, [r7, #24]
 8007606:	e7fe      	b.n	8007606 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	2b00      	cmp	r3, #0
 800760c:	d01e      	beq.n	800764c <xTaskCreateStatic+0xa4>
 800760e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007610:	2b00      	cmp	r3, #0
 8007612:	d01b      	beq.n	800764c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007616:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800761c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007620:	2202      	movs	r2, #2
 8007622:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007626:	2300      	movs	r3, #0
 8007628:	9303      	str	r3, [sp, #12]
 800762a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762c:	9302      	str	r3, [sp, #8]
 800762e:	f107 0314 	add.w	r3, r7, #20
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	68b9      	ldr	r1, [r7, #8]
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f000 f850 	bl	80076e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007644:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007646:	f000 f8cb 	bl	80077e0 <prvAddNewTaskToReadyList>
 800764a:	e001      	b.n	8007650 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007650:	697b      	ldr	r3, [r7, #20]
	}
 8007652:	4618      	mov	r0, r3
 8007654:	3728      	adds	r7, #40	; 0x28
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800765a:	b580      	push	{r7, lr}
 800765c:	b08c      	sub	sp, #48	; 0x30
 800765e:	af04      	add	r7, sp, #16
 8007660:	60f8      	str	r0, [r7, #12]
 8007662:	60b9      	str	r1, [r7, #8]
 8007664:	603b      	str	r3, [r7, #0]
 8007666:	4613      	mov	r3, r2
 8007668:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4618      	mov	r0, r3
 8007670:	f001 f860 	bl	8008734 <pvPortMalloc>
 8007674:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00e      	beq.n	800769a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800767c:	2054      	movs	r0, #84	; 0x54
 800767e:	f001 f859 	bl	8008734 <pvPortMalloc>
 8007682:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	631a      	str	r2, [r3, #48]	; 0x30
 8007690:	e005      	b.n	800769e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007692:	6978      	ldr	r0, [r7, #20]
 8007694:	f001 f910 	bl	80088b8 <vPortFree>
 8007698:	e001      	b.n	800769e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800769a:	2300      	movs	r3, #0
 800769c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d017      	beq.n	80076d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076ac:	88fa      	ldrh	r2, [r7, #6]
 80076ae:	2300      	movs	r3, #0
 80076b0:	9303      	str	r3, [sp, #12]
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	9302      	str	r3, [sp, #8]
 80076b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b8:	9301      	str	r3, [sp, #4]
 80076ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	68b9      	ldr	r1, [r7, #8]
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 f80e 	bl	80076e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076c8:	69f8      	ldr	r0, [r7, #28]
 80076ca:	f000 f889 	bl	80077e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80076ce:	2301      	movs	r3, #1
 80076d0:	61bb      	str	r3, [r7, #24]
 80076d2:	e002      	b.n	80076da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80076d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80076da:	69bb      	ldr	r3, [r7, #24]
	}
 80076dc:	4618      	mov	r0, r3
 80076de:	3720      	adds	r7, #32
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b088      	sub	sp, #32
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
 80076f0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80076f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80076fc:	3b01      	subs	r3, #1
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4413      	add	r3, r2
 8007702:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	f023 0307 	bic.w	r3, r3, #7
 800770a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	f003 0307 	and.w	r3, r3, #7
 8007712:	2b00      	cmp	r3, #0
 8007714:	d009      	beq.n	800772a <prvInitialiseNewTask+0x46>
 8007716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771a:	f383 8811 	msr	BASEPRI, r3
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f3bf 8f4f 	dsb	sy
 8007726:	617b      	str	r3, [r7, #20]
 8007728:	e7fe      	b.n	8007728 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800772a:	2300      	movs	r3, #0
 800772c:	61fb      	str	r3, [r7, #28]
 800772e:	e012      	b.n	8007756 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	4413      	add	r3, r2
 8007736:	7819      	ldrb	r1, [r3, #0]
 8007738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	4413      	add	r3, r2
 800773e:	3334      	adds	r3, #52	; 0x34
 8007740:	460a      	mov	r2, r1
 8007742:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	4413      	add	r3, r2
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d006      	beq.n	800775e <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	3301      	adds	r3, #1
 8007754:	61fb      	str	r3, [r7, #28]
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	2b0f      	cmp	r3, #15
 800775a:	d9e9      	bls.n	8007730 <prvInitialiseNewTask+0x4c>
 800775c:	e000      	b.n	8007760 <prvInitialiseNewTask+0x7c>
		{
			break;
 800775e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007762:	2200      	movs	r2, #0
 8007764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776a:	2b06      	cmp	r3, #6
 800776c:	d901      	bls.n	8007772 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800776e:	2306      	movs	r3, #6
 8007770:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007776:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800777c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800777e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007780:	2200      	movs	r2, #0
 8007782:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007786:	3304      	adds	r3, #4
 8007788:	4618      	mov	r0, r3
 800778a:	f7ff facf 	bl	8006d2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	3318      	adds	r3, #24
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff faca 	bl	8006d2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800779c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800779e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a0:	f1c3 0207 	rsb	r2, r3, #7
 80077a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077ac:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b0:	2200      	movs	r2, #0
 80077b2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	68f9      	ldr	r1, [r7, #12]
 80077c0:	69b8      	ldr	r0, [r7, #24]
 80077c2:	f000 fdb1 	bl	8008328 <pxPortInitialiseStack>
 80077c6:	4602      	mov	r2, r0
 80077c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ca:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80077cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d002      	beq.n	80077d8 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077d6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077d8:	bf00      	nop
 80077da:	3720      	adds	r7, #32
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80077e8:	f000 fec8 	bl	800857c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80077ec:	4b2a      	ldr	r3, [pc, #168]	; (8007898 <prvAddNewTaskToReadyList+0xb8>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	3301      	adds	r3, #1
 80077f2:	4a29      	ldr	r2, [pc, #164]	; (8007898 <prvAddNewTaskToReadyList+0xb8>)
 80077f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80077f6:	4b29      	ldr	r3, [pc, #164]	; (800789c <prvAddNewTaskToReadyList+0xbc>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d109      	bne.n	8007812 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80077fe:	4a27      	ldr	r2, [pc, #156]	; (800789c <prvAddNewTaskToReadyList+0xbc>)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007804:	4b24      	ldr	r3, [pc, #144]	; (8007898 <prvAddNewTaskToReadyList+0xb8>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d110      	bne.n	800782e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800780c:	f000 fbc4 	bl	8007f98 <prvInitialiseTaskLists>
 8007810:	e00d      	b.n	800782e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007812:	4b23      	ldr	r3, [pc, #140]	; (80078a0 <prvAddNewTaskToReadyList+0xc0>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d109      	bne.n	800782e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800781a:	4b20      	ldr	r3, [pc, #128]	; (800789c <prvAddNewTaskToReadyList+0xbc>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	429a      	cmp	r2, r3
 8007826:	d802      	bhi.n	800782e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007828:	4a1c      	ldr	r2, [pc, #112]	; (800789c <prvAddNewTaskToReadyList+0xbc>)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800782e:	4b1d      	ldr	r3, [pc, #116]	; (80078a4 <prvAddNewTaskToReadyList+0xc4>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3301      	adds	r3, #1
 8007834:	4a1b      	ldr	r2, [pc, #108]	; (80078a4 <prvAddNewTaskToReadyList+0xc4>)
 8007836:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783c:	2201      	movs	r2, #1
 800783e:	409a      	lsls	r2, r3
 8007840:	4b19      	ldr	r3, [pc, #100]	; (80078a8 <prvAddNewTaskToReadyList+0xc8>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4313      	orrs	r3, r2
 8007846:	4a18      	ldr	r2, [pc, #96]	; (80078a8 <prvAddNewTaskToReadyList+0xc8>)
 8007848:	6013      	str	r3, [r2, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800784e:	4613      	mov	r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4413      	add	r3, r2
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4a15      	ldr	r2, [pc, #84]	; (80078ac <prvAddNewTaskToReadyList+0xcc>)
 8007858:	441a      	add	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	3304      	adds	r3, #4
 800785e:	4619      	mov	r1, r3
 8007860:	4610      	mov	r0, r2
 8007862:	f7ff fa70 	bl	8006d46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007866:	f000 feb7 	bl	80085d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800786a:	4b0d      	ldr	r3, [pc, #52]	; (80078a0 <prvAddNewTaskToReadyList+0xc0>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00e      	beq.n	8007890 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007872:	4b0a      	ldr	r3, [pc, #40]	; (800789c <prvAddNewTaskToReadyList+0xbc>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787c:	429a      	cmp	r2, r3
 800787e:	d207      	bcs.n	8007890 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007880:	4b0b      	ldr	r3, [pc, #44]	; (80078b0 <prvAddNewTaskToReadyList+0xd0>)
 8007882:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007886:	601a      	str	r2, [r3, #0]
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	20000368 	.word	0x20000368
 800789c:	20000268 	.word	0x20000268
 80078a0:	20000374 	.word	0x20000374
 80078a4:	20000384 	.word	0x20000384
 80078a8:	20000370 	.word	0x20000370
 80078ac:	2000026c 	.word	0x2000026c
 80078b0:	e000ed04 	.word	0xe000ed04

080078b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078bc:	2300      	movs	r3, #0
 80078be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d016      	beq.n	80078f4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078c6:	4b13      	ldr	r3, [pc, #76]	; (8007914 <vTaskDelay+0x60>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d009      	beq.n	80078e2 <vTaskDelay+0x2e>
 80078ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	60bb      	str	r3, [r7, #8]
 80078e0:	e7fe      	b.n	80078e0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80078e2:	f000 f879 	bl	80079d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80078e6:	2100      	movs	r1, #0
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fcb7 	bl	800825c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80078ee:	f000 f881 	bl	80079f4 <xTaskResumeAll>
 80078f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d107      	bne.n	800790a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80078fa:	4b07      	ldr	r3, [pc, #28]	; (8007918 <vTaskDelay+0x64>)
 80078fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800790a:	bf00      	nop
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000390 	.word	0x20000390
 8007918:	e000ed04 	.word	0xe000ed04

0800791c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b08a      	sub	sp, #40	; 0x28
 8007920:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007922:	2300      	movs	r3, #0
 8007924:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007926:	2300      	movs	r3, #0
 8007928:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800792a:	463a      	mov	r2, r7
 800792c:	1d39      	adds	r1, r7, #4
 800792e:	f107 0308 	add.w	r3, r7, #8
 8007932:	4618      	mov	r0, r3
 8007934:	f001 fba2 	bl	800907c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007938:	6839      	ldr	r1, [r7, #0]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	9202      	str	r2, [sp, #8]
 8007940:	9301      	str	r3, [sp, #4]
 8007942:	2300      	movs	r3, #0
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	2300      	movs	r3, #0
 8007948:	460a      	mov	r2, r1
 800794a:	491d      	ldr	r1, [pc, #116]	; (80079c0 <vTaskStartScheduler+0xa4>)
 800794c:	481d      	ldr	r0, [pc, #116]	; (80079c4 <vTaskStartScheduler+0xa8>)
 800794e:	f7ff fe2b 	bl	80075a8 <xTaskCreateStatic>
 8007952:	4602      	mov	r2, r0
 8007954:	4b1c      	ldr	r3, [pc, #112]	; (80079c8 <vTaskStartScheduler+0xac>)
 8007956:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007958:	4b1b      	ldr	r3, [pc, #108]	; (80079c8 <vTaskStartScheduler+0xac>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d002      	beq.n	8007966 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007960:	2301      	movs	r3, #1
 8007962:	617b      	str	r3, [r7, #20]
 8007964:	e001      	b.n	800796a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007966:	2300      	movs	r3, #0
 8007968:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b01      	cmp	r3, #1
 800796e:	d115      	bne.n	800799c <vTaskStartScheduler+0x80>
 8007970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007982:	4b12      	ldr	r3, [pc, #72]	; (80079cc <vTaskStartScheduler+0xb0>)
 8007984:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007988:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800798a:	4b11      	ldr	r3, [pc, #68]	; (80079d0 <vTaskStartScheduler+0xb4>)
 800798c:	2201      	movs	r2, #1
 800798e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007990:	4b10      	ldr	r3, [pc, #64]	; (80079d4 <vTaskStartScheduler+0xb8>)
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007996:	f000 fd53 	bl	8008440 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800799a:	e00d      	b.n	80079b8 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079a2:	d109      	bne.n	80079b8 <vTaskStartScheduler+0x9c>
 80079a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	60fb      	str	r3, [r7, #12]
 80079b6:	e7fe      	b.n	80079b6 <vTaskStartScheduler+0x9a>
}
 80079b8:	bf00      	nop
 80079ba:	3718      	adds	r7, #24
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	0800d3a4 	.word	0x0800d3a4
 80079c4:	08007f69 	.word	0x08007f69
 80079c8:	2000038c 	.word	0x2000038c
 80079cc:	20000388 	.word	0x20000388
 80079d0:	20000374 	.word	0x20000374
 80079d4:	2000036c 	.word	0x2000036c

080079d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80079d8:	b480      	push	{r7}
 80079da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80079dc:	4b04      	ldr	r3, [pc, #16]	; (80079f0 <vTaskSuspendAll+0x18>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3301      	adds	r3, #1
 80079e2:	4a03      	ldr	r2, [pc, #12]	; (80079f0 <vTaskSuspendAll+0x18>)
 80079e4:	6013      	str	r3, [r2, #0]
}
 80079e6:	bf00      	nop
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr
 80079f0:	20000390 	.word	0x20000390

080079f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80079fe:	2300      	movs	r3, #0
 8007a00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a02:	4b41      	ldr	r3, [pc, #260]	; (8007b08 <xTaskResumeAll+0x114>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d109      	bne.n	8007a1e <xTaskResumeAll+0x2a>
 8007a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	e7fe      	b.n	8007a1c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a1e:	f000 fdad 	bl	800857c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a22:	4b39      	ldr	r3, [pc, #228]	; (8007b08 <xTaskResumeAll+0x114>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	3b01      	subs	r3, #1
 8007a28:	4a37      	ldr	r2, [pc, #220]	; (8007b08 <xTaskResumeAll+0x114>)
 8007a2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a2c:	4b36      	ldr	r3, [pc, #216]	; (8007b08 <xTaskResumeAll+0x114>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d161      	bne.n	8007af8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a34:	4b35      	ldr	r3, [pc, #212]	; (8007b0c <xTaskResumeAll+0x118>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d05d      	beq.n	8007af8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a3c:	e02e      	b.n	8007a9c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007a3e:	4b34      	ldr	r3, [pc, #208]	; (8007b10 <xTaskResumeAll+0x11c>)
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	3318      	adds	r3, #24
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7ff f9d8 	bl	8006e00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	3304      	adds	r3, #4
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7ff f9d3 	bl	8006e00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a5e:	2201      	movs	r2, #1
 8007a60:	409a      	lsls	r2, r3
 8007a62:	4b2c      	ldr	r3, [pc, #176]	; (8007b14 <xTaskResumeAll+0x120>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	4a2a      	ldr	r2, [pc, #168]	; (8007b14 <xTaskResumeAll+0x120>)
 8007a6a:	6013      	str	r3, [r2, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a70:	4613      	mov	r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4a27      	ldr	r2, [pc, #156]	; (8007b18 <xTaskResumeAll+0x124>)
 8007a7a:	441a      	add	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	3304      	adds	r3, #4
 8007a80:	4619      	mov	r1, r3
 8007a82:	4610      	mov	r0, r2
 8007a84:	f7ff f95f 	bl	8006d46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a8c:	4b23      	ldr	r3, [pc, #140]	; (8007b1c <xTaskResumeAll+0x128>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d302      	bcc.n	8007a9c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007a96:	4b22      	ldr	r3, [pc, #136]	; (8007b20 <xTaskResumeAll+0x12c>)
 8007a98:	2201      	movs	r2, #1
 8007a9a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a9c:	4b1c      	ldr	r3, [pc, #112]	; (8007b10 <xTaskResumeAll+0x11c>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1cc      	bne.n	8007a3e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d001      	beq.n	8007aae <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007aaa:	f000 fb0f 	bl	80080cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007aae:	4b1d      	ldr	r3, [pc, #116]	; (8007b24 <xTaskResumeAll+0x130>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d010      	beq.n	8007adc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007aba:	f000 f837 	bl	8007b2c <xTaskIncrementTick>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007ac4:	4b16      	ldr	r3, [pc, #88]	; (8007b20 <xTaskResumeAll+0x12c>)
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	3b01      	subs	r3, #1
 8007ace:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1f1      	bne.n	8007aba <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007ad6:	4b13      	ldr	r3, [pc, #76]	; (8007b24 <xTaskResumeAll+0x130>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007adc:	4b10      	ldr	r3, [pc, #64]	; (8007b20 <xTaskResumeAll+0x12c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d009      	beq.n	8007af8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ae8:	4b0f      	ldr	r3, [pc, #60]	; (8007b28 <xTaskResumeAll+0x134>)
 8007aea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007af8:	f000 fd6e 	bl	80085d8 <vPortExitCritical>

	return xAlreadyYielded;
 8007afc:	68bb      	ldr	r3, [r7, #8]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3710      	adds	r7, #16
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	20000390 	.word	0x20000390
 8007b0c:	20000368 	.word	0x20000368
 8007b10:	20000328 	.word	0x20000328
 8007b14:	20000370 	.word	0x20000370
 8007b18:	2000026c 	.word	0x2000026c
 8007b1c:	20000268 	.word	0x20000268
 8007b20:	2000037c 	.word	0x2000037c
 8007b24:	20000378 	.word	0x20000378
 8007b28:	e000ed04 	.word	0xe000ed04

08007b2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b086      	sub	sp, #24
 8007b30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b32:	2300      	movs	r3, #0
 8007b34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b36:	4b50      	ldr	r3, [pc, #320]	; (8007c78 <xTaskIncrementTick+0x14c>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f040 808c 	bne.w	8007c58 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b40:	4b4e      	ldr	r3, [pc, #312]	; (8007c7c <xTaskIncrementTick+0x150>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3301      	adds	r3, #1
 8007b46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b48:	4a4c      	ldr	r2, [pc, #304]	; (8007c7c <xTaskIncrementTick+0x150>)
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d11f      	bne.n	8007b94 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b54:	4b4a      	ldr	r3, [pc, #296]	; (8007c80 <xTaskIncrementTick+0x154>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d009      	beq.n	8007b72 <xTaskIncrementTick+0x46>
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	603b      	str	r3, [r7, #0]
 8007b70:	e7fe      	b.n	8007b70 <xTaskIncrementTick+0x44>
 8007b72:	4b43      	ldr	r3, [pc, #268]	; (8007c80 <xTaskIncrementTick+0x154>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	4b42      	ldr	r3, [pc, #264]	; (8007c84 <xTaskIncrementTick+0x158>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a40      	ldr	r2, [pc, #256]	; (8007c80 <xTaskIncrementTick+0x154>)
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	4a40      	ldr	r2, [pc, #256]	; (8007c84 <xTaskIncrementTick+0x158>)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6013      	str	r3, [r2, #0]
 8007b86:	4b40      	ldr	r3, [pc, #256]	; (8007c88 <xTaskIncrementTick+0x15c>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	4a3e      	ldr	r2, [pc, #248]	; (8007c88 <xTaskIncrementTick+0x15c>)
 8007b8e:	6013      	str	r3, [r2, #0]
 8007b90:	f000 fa9c 	bl	80080cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b94:	4b3d      	ldr	r3, [pc, #244]	; (8007c8c <xTaskIncrementTick+0x160>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d34d      	bcc.n	8007c3a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b9e:	4b38      	ldr	r3, [pc, #224]	; (8007c80 <xTaskIncrementTick+0x154>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <xTaskIncrementTick+0x80>
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e000      	b.n	8007bae <xTaskIncrementTick+0x82>
 8007bac:	2300      	movs	r3, #0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d004      	beq.n	8007bbc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bb2:	4b36      	ldr	r3, [pc, #216]	; (8007c8c <xTaskIncrementTick+0x160>)
 8007bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bb8:	601a      	str	r2, [r3, #0]
					break;
 8007bba:	e03e      	b.n	8007c3a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007bbc:	4b30      	ldr	r3, [pc, #192]	; (8007c80 <xTaskIncrementTick+0x154>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d203      	bcs.n	8007bdc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007bd4:	4a2d      	ldr	r2, [pc, #180]	; (8007c8c <xTaskIncrementTick+0x160>)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6013      	str	r3, [r2, #0]
						break;
 8007bda:	e02e      	b.n	8007c3a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	3304      	adds	r3, #4
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff f90d 	bl	8006e00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d004      	beq.n	8007bf8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	3318      	adds	r3, #24
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7ff f904 	bl	8006e00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	409a      	lsls	r2, r3
 8007c00:	4b23      	ldr	r3, [pc, #140]	; (8007c90 <xTaskIncrementTick+0x164>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	4a22      	ldr	r2, [pc, #136]	; (8007c90 <xTaskIncrementTick+0x164>)
 8007c08:	6013      	str	r3, [r2, #0]
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0e:	4613      	mov	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4a1f      	ldr	r2, [pc, #124]	; (8007c94 <xTaskIncrementTick+0x168>)
 8007c18:	441a      	add	r2, r3
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4610      	mov	r0, r2
 8007c22:	f7ff f890 	bl	8006d46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c2a:	4b1b      	ldr	r3, [pc, #108]	; (8007c98 <xTaskIncrementTick+0x16c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d3b4      	bcc.n	8007b9e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007c34:	2301      	movs	r3, #1
 8007c36:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c38:	e7b1      	b.n	8007b9e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c3a:	4b17      	ldr	r3, [pc, #92]	; (8007c98 <xTaskIncrementTick+0x16c>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c40:	4914      	ldr	r1, [pc, #80]	; (8007c94 <xTaskIncrementTick+0x168>)
 8007c42:	4613      	mov	r3, r2
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	4413      	add	r3, r2
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	440b      	add	r3, r1
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d907      	bls.n	8007c62 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007c52:	2301      	movs	r3, #1
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	e004      	b.n	8007c62 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007c58:	4b10      	ldr	r3, [pc, #64]	; (8007c9c <xTaskIncrementTick+0x170>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	4a0f      	ldr	r2, [pc, #60]	; (8007c9c <xTaskIncrementTick+0x170>)
 8007c60:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007c62:	4b0f      	ldr	r3, [pc, #60]	; (8007ca0 <xTaskIncrementTick+0x174>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d001      	beq.n	8007c6e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007c6e:	697b      	ldr	r3, [r7, #20]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3718      	adds	r7, #24
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000390 	.word	0x20000390
 8007c7c:	2000036c 	.word	0x2000036c
 8007c80:	20000320 	.word	0x20000320
 8007c84:	20000324 	.word	0x20000324
 8007c88:	20000380 	.word	0x20000380
 8007c8c:	20000388 	.word	0x20000388
 8007c90:	20000370 	.word	0x20000370
 8007c94:	2000026c 	.word	0x2000026c
 8007c98:	20000268 	.word	0x20000268
 8007c9c:	20000378 	.word	0x20000378
 8007ca0:	2000037c 	.word	0x2000037c

08007ca4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007caa:	4b26      	ldr	r3, [pc, #152]	; (8007d44 <vTaskSwitchContext+0xa0>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007cb2:	4b25      	ldr	r3, [pc, #148]	; (8007d48 <vTaskSwitchContext+0xa4>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007cb8:	e03e      	b.n	8007d38 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8007cba:	4b23      	ldr	r3, [pc, #140]	; (8007d48 <vTaskSwitchContext+0xa4>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007cc0:	4b22      	ldr	r3, [pc, #136]	; (8007d4c <vTaskSwitchContext+0xa8>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	fab3 f383 	clz	r3, r3
 8007ccc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007cce:	7afb      	ldrb	r3, [r7, #11]
 8007cd0:	f1c3 031f 	rsb	r3, r3, #31
 8007cd4:	617b      	str	r3, [r7, #20]
 8007cd6:	491e      	ldr	r1, [pc, #120]	; (8007d50 <vTaskSwitchContext+0xac>)
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	440b      	add	r3, r1
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d109      	bne.n	8007cfe <vTaskSwitchContext+0x5a>
	__asm volatile
 8007cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cee:	f383 8811 	msr	BASEPRI, r3
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	607b      	str	r3, [r7, #4]
 8007cfc:	e7fe      	b.n	8007cfc <vTaskSwitchContext+0x58>
 8007cfe:	697a      	ldr	r2, [r7, #20]
 8007d00:	4613      	mov	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4413      	add	r3, r2
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4a11      	ldr	r2, [pc, #68]	; (8007d50 <vTaskSwitchContext+0xac>)
 8007d0a:	4413      	add	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	685a      	ldr	r2, [r3, #4]
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	605a      	str	r2, [r3, #4]
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	3308      	adds	r3, #8
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d104      	bne.n	8007d2e <vTaskSwitchContext+0x8a>
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	605a      	str	r2, [r3, #4]
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	4a07      	ldr	r2, [pc, #28]	; (8007d54 <vTaskSwitchContext+0xb0>)
 8007d36:	6013      	str	r3, [r2, #0]
}
 8007d38:	bf00      	nop
 8007d3a:	371c      	adds	r7, #28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	20000390 	.word	0x20000390
 8007d48:	2000037c 	.word	0x2000037c
 8007d4c:	20000370 	.word	0x20000370
 8007d50:	2000026c 	.word	0x2000026c
 8007d54:	20000268 	.word	0x20000268

08007d58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d109      	bne.n	8007d7c <vTaskPlaceOnEventList+0x24>
 8007d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6c:	f383 8811 	msr	BASEPRI, r3
 8007d70:	f3bf 8f6f 	isb	sy
 8007d74:	f3bf 8f4f 	dsb	sy
 8007d78:	60fb      	str	r3, [r7, #12]
 8007d7a:	e7fe      	b.n	8007d7a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d7c:	4b07      	ldr	r3, [pc, #28]	; (8007d9c <vTaskPlaceOnEventList+0x44>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	3318      	adds	r3, #24
 8007d82:	4619      	mov	r1, r3
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7ff f802 	bl	8006d8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	6838      	ldr	r0, [r7, #0]
 8007d8e:	f000 fa65 	bl	800825c <prvAddCurrentTaskToDelayedList>
}
 8007d92:	bf00      	nop
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	20000268 	.word	0x20000268

08007da0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d109      	bne.n	8007dca <xTaskRemoveFromEventList+0x2a>
 8007db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dba:	f383 8811 	msr	BASEPRI, r3
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f3bf 8f4f 	dsb	sy
 8007dc6:	60fb      	str	r3, [r7, #12]
 8007dc8:	e7fe      	b.n	8007dc8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	3318      	adds	r3, #24
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7ff f816 	bl	8006e00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dd4:	4b1d      	ldr	r3, [pc, #116]	; (8007e4c <xTaskRemoveFromEventList+0xac>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d11c      	bne.n	8007e16 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	3304      	adds	r3, #4
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7ff f80d 	bl	8006e00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dea:	2201      	movs	r2, #1
 8007dec:	409a      	lsls	r2, r3
 8007dee:	4b18      	ldr	r3, [pc, #96]	; (8007e50 <xTaskRemoveFromEventList+0xb0>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	4a16      	ldr	r2, [pc, #88]	; (8007e50 <xTaskRemoveFromEventList+0xb0>)
 8007df6:	6013      	str	r3, [r2, #0]
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4413      	add	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	4a13      	ldr	r2, [pc, #76]	; (8007e54 <xTaskRemoveFromEventList+0xb4>)
 8007e06:	441a      	add	r2, r3
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	3304      	adds	r3, #4
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	4610      	mov	r0, r2
 8007e10:	f7fe ff99 	bl	8006d46 <vListInsertEnd>
 8007e14:	e005      	b.n	8007e22 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	3318      	adds	r3, #24
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	480e      	ldr	r0, [pc, #56]	; (8007e58 <xTaskRemoveFromEventList+0xb8>)
 8007e1e:	f7fe ff92 	bl	8006d46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e26:	4b0d      	ldr	r3, [pc, #52]	; (8007e5c <xTaskRemoveFromEventList+0xbc>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d905      	bls.n	8007e3c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007e30:	2301      	movs	r3, #1
 8007e32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007e34:	4b0a      	ldr	r3, [pc, #40]	; (8007e60 <xTaskRemoveFromEventList+0xc0>)
 8007e36:	2201      	movs	r2, #1
 8007e38:	601a      	str	r2, [r3, #0]
 8007e3a:	e001      	b.n	8007e40 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007e40:	697b      	ldr	r3, [r7, #20]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3718      	adds	r7, #24
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	20000390 	.word	0x20000390
 8007e50:	20000370 	.word	0x20000370
 8007e54:	2000026c 	.word	0x2000026c
 8007e58:	20000328 	.word	0x20000328
 8007e5c:	20000268 	.word	0x20000268
 8007e60:	2000037c 	.word	0x2000037c

08007e64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007e6c:	4b06      	ldr	r3, [pc, #24]	; (8007e88 <vTaskInternalSetTimeOutState+0x24>)
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007e74:	4b05      	ldr	r3, [pc, #20]	; (8007e8c <vTaskInternalSetTimeOutState+0x28>)
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	605a      	str	r2, [r3, #4]
}
 8007e7c:	bf00      	nop
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr
 8007e88:	20000380 	.word	0x20000380
 8007e8c:	2000036c 	.word	0x2000036c

08007e90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b088      	sub	sp, #32
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d109      	bne.n	8007eb4 <xTaskCheckForTimeOut+0x24>
 8007ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea4:	f383 8811 	msr	BASEPRI, r3
 8007ea8:	f3bf 8f6f 	isb	sy
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	613b      	str	r3, [r7, #16]
 8007eb2:	e7fe      	b.n	8007eb2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d109      	bne.n	8007ece <xTaskCheckForTimeOut+0x3e>
 8007eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ebe:	f383 8811 	msr	BASEPRI, r3
 8007ec2:	f3bf 8f6f 	isb	sy
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	60fb      	str	r3, [r7, #12]
 8007ecc:	e7fe      	b.n	8007ecc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007ece:	f000 fb55 	bl	800857c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007ed2:	4b1d      	ldr	r3, [pc, #116]	; (8007f48 <xTaskCheckForTimeOut+0xb8>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	69ba      	ldr	r2, [r7, #24]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eea:	d102      	bne.n	8007ef2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007eec:	2300      	movs	r3, #0
 8007eee:	61fb      	str	r3, [r7, #28]
 8007ef0:	e023      	b.n	8007f3a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	4b15      	ldr	r3, [pc, #84]	; (8007f4c <xTaskCheckForTimeOut+0xbc>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d007      	beq.n	8007f0e <xTaskCheckForTimeOut+0x7e>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	69ba      	ldr	r2, [r7, #24]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d302      	bcc.n	8007f0e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	61fb      	str	r3, [r7, #28]
 8007f0c:	e015      	b.n	8007f3a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	697a      	ldr	r2, [r7, #20]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d20b      	bcs.n	8007f30 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff ff9d 	bl	8007e64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	61fb      	str	r3, [r7, #28]
 8007f2e:	e004      	b.n	8007f3a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	2200      	movs	r2, #0
 8007f34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007f36:	2301      	movs	r3, #1
 8007f38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007f3a:	f000 fb4d 	bl	80085d8 <vPortExitCritical>

	return xReturn;
 8007f3e:	69fb      	ldr	r3, [r7, #28]
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3720      	adds	r7, #32
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	2000036c 	.word	0x2000036c
 8007f4c:	20000380 	.word	0x20000380

08007f50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007f50:	b480      	push	{r7}
 8007f52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007f54:	4b03      	ldr	r3, [pc, #12]	; (8007f64 <vTaskMissedYield+0x14>)
 8007f56:	2201      	movs	r2, #1
 8007f58:	601a      	str	r2, [r3, #0]
}
 8007f5a:	bf00      	nop
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	2000037c 	.word	0x2000037c

08007f68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007f70:	f000 f852 	bl	8008018 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f74:	4b06      	ldr	r3, [pc, #24]	; (8007f90 <prvIdleTask+0x28>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d9f9      	bls.n	8007f70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007f7c:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <prvIdleTask+0x2c>)
 8007f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	f3bf 8f4f 	dsb	sy
 8007f88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007f8c:	e7f0      	b.n	8007f70 <prvIdleTask+0x8>
 8007f8e:	bf00      	nop
 8007f90:	2000026c 	.word	0x2000026c
 8007f94:	e000ed04 	.word	0xe000ed04

08007f98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	607b      	str	r3, [r7, #4]
 8007fa2:	e00c      	b.n	8007fbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	4413      	add	r3, r2
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	4a12      	ldr	r2, [pc, #72]	; (8007ff8 <prvInitialiseTaskLists+0x60>)
 8007fb0:	4413      	add	r3, r2
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fe fe9a 	bl	8006cec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	607b      	str	r3, [r7, #4]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b06      	cmp	r3, #6
 8007fc2:	d9ef      	bls.n	8007fa4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007fc4:	480d      	ldr	r0, [pc, #52]	; (8007ffc <prvInitialiseTaskLists+0x64>)
 8007fc6:	f7fe fe91 	bl	8006cec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007fca:	480d      	ldr	r0, [pc, #52]	; (8008000 <prvInitialiseTaskLists+0x68>)
 8007fcc:	f7fe fe8e 	bl	8006cec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007fd0:	480c      	ldr	r0, [pc, #48]	; (8008004 <prvInitialiseTaskLists+0x6c>)
 8007fd2:	f7fe fe8b 	bl	8006cec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007fd6:	480c      	ldr	r0, [pc, #48]	; (8008008 <prvInitialiseTaskLists+0x70>)
 8007fd8:	f7fe fe88 	bl	8006cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007fdc:	480b      	ldr	r0, [pc, #44]	; (800800c <prvInitialiseTaskLists+0x74>)
 8007fde:	f7fe fe85 	bl	8006cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007fe2:	4b0b      	ldr	r3, [pc, #44]	; (8008010 <prvInitialiseTaskLists+0x78>)
 8007fe4:	4a05      	ldr	r2, [pc, #20]	; (8007ffc <prvInitialiseTaskLists+0x64>)
 8007fe6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007fe8:	4b0a      	ldr	r3, [pc, #40]	; (8008014 <prvInitialiseTaskLists+0x7c>)
 8007fea:	4a05      	ldr	r2, [pc, #20]	; (8008000 <prvInitialiseTaskLists+0x68>)
 8007fec:	601a      	str	r2, [r3, #0]
}
 8007fee:	bf00      	nop
 8007ff0:	3708      	adds	r7, #8
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	2000026c 	.word	0x2000026c
 8007ffc:	200002f8 	.word	0x200002f8
 8008000:	2000030c 	.word	0x2000030c
 8008004:	20000328 	.word	0x20000328
 8008008:	2000033c 	.word	0x2000033c
 800800c:	20000354 	.word	0x20000354
 8008010:	20000320 	.word	0x20000320
 8008014:	20000324 	.word	0x20000324

08008018 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800801e:	e019      	b.n	8008054 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008020:	f000 faac 	bl	800857c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008024:	4b0f      	ldr	r3, [pc, #60]	; (8008064 <prvCheckTasksWaitingTermination+0x4c>)
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3304      	adds	r3, #4
 8008030:	4618      	mov	r0, r3
 8008032:	f7fe fee5 	bl	8006e00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008036:	4b0c      	ldr	r3, [pc, #48]	; (8008068 <prvCheckTasksWaitingTermination+0x50>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3b01      	subs	r3, #1
 800803c:	4a0a      	ldr	r2, [pc, #40]	; (8008068 <prvCheckTasksWaitingTermination+0x50>)
 800803e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008040:	4b0a      	ldr	r3, [pc, #40]	; (800806c <prvCheckTasksWaitingTermination+0x54>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	3b01      	subs	r3, #1
 8008046:	4a09      	ldr	r2, [pc, #36]	; (800806c <prvCheckTasksWaitingTermination+0x54>)
 8008048:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800804a:	f000 fac5 	bl	80085d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f80e 	bl	8008070 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008054:	4b05      	ldr	r3, [pc, #20]	; (800806c <prvCheckTasksWaitingTermination+0x54>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e1      	bne.n	8008020 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800805c:	bf00      	nop
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	2000033c 	.word	0x2000033c
 8008068:	20000368 	.word	0x20000368
 800806c:	20000350 	.word	0x20000350

08008070 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800807e:	2b00      	cmp	r3, #0
 8008080:	d108      	bne.n	8008094 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008086:	4618      	mov	r0, r3
 8008088:	f000 fc16 	bl	80088b8 <vPortFree>
				vPortFree( pxTCB );
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 fc13 	bl	80088b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008092:	e017      	b.n	80080c4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800809a:	2b01      	cmp	r3, #1
 800809c:	d103      	bne.n	80080a6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fc0a 	bl	80088b8 <vPortFree>
	}
 80080a4:	e00e      	b.n	80080c4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d009      	beq.n	80080c4 <prvDeleteTCB+0x54>
 80080b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	60fb      	str	r3, [r7, #12]
 80080c2:	e7fe      	b.n	80080c2 <prvDeleteTCB+0x52>
	}
 80080c4:	bf00      	nop
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080d2:	4b0f      	ldr	r3, [pc, #60]	; (8008110 <prvResetNextTaskUnblockTime+0x44>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <prvResetNextTaskUnblockTime+0x14>
 80080dc:	2301      	movs	r3, #1
 80080de:	e000      	b.n	80080e2 <prvResetNextTaskUnblockTime+0x16>
 80080e0:	2300      	movs	r3, #0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d004      	beq.n	80080f0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80080e6:	4b0b      	ldr	r3, [pc, #44]	; (8008114 <prvResetNextTaskUnblockTime+0x48>)
 80080e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080ec:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80080ee:	e008      	b.n	8008102 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80080f0:	4b07      	ldr	r3, [pc, #28]	; (8008110 <prvResetNextTaskUnblockTime+0x44>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	4a05      	ldr	r2, [pc, #20]	; (8008114 <prvResetNextTaskUnblockTime+0x48>)
 8008100:	6013      	str	r3, [r2, #0]
}
 8008102:	bf00      	nop
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	20000320 	.word	0x20000320
 8008114:	20000388 	.word	0x20000388

08008118 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800811e:	4b0b      	ldr	r3, [pc, #44]	; (800814c <xTaskGetSchedulerState+0x34>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d102      	bne.n	800812c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008126:	2301      	movs	r3, #1
 8008128:	607b      	str	r3, [r7, #4]
 800812a:	e008      	b.n	800813e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800812c:	4b08      	ldr	r3, [pc, #32]	; (8008150 <xTaskGetSchedulerState+0x38>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d102      	bne.n	800813a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008134:	2302      	movs	r3, #2
 8008136:	607b      	str	r3, [r7, #4]
 8008138:	e001      	b.n	800813e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800813a:	2300      	movs	r3, #0
 800813c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800813e:	687b      	ldr	r3, [r7, #4]
	}
 8008140:	4618      	mov	r0, r3
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr
 800814c:	20000374 	.word	0x20000374
 8008150:	20000390 	.word	0x20000390

08008154 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008154:	b580      	push	{r7, lr}
 8008156:	b086      	sub	sp, #24
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008160:	2300      	movs	r3, #0
 8008162:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d06c      	beq.n	8008244 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800816a:	4b39      	ldr	r3, [pc, #228]	; (8008250 <xTaskPriorityDisinherit+0xfc>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	693a      	ldr	r2, [r7, #16]
 8008170:	429a      	cmp	r2, r3
 8008172:	d009      	beq.n	8008188 <xTaskPriorityDisinherit+0x34>
 8008174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	60fb      	str	r3, [r7, #12]
 8008186:	e7fe      	b.n	8008186 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800818c:	2b00      	cmp	r3, #0
 800818e:	d109      	bne.n	80081a4 <xTaskPriorityDisinherit+0x50>
 8008190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	60bb      	str	r3, [r7, #8]
 80081a2:	e7fe      	b.n	80081a2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081a8:	1e5a      	subs	r2, r3, #1
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d044      	beq.n	8008244 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d140      	bne.n	8008244 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	3304      	adds	r3, #4
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fe fe1a 	bl	8006e00 <uxListRemove>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d115      	bne.n	80081fe <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081d6:	491f      	ldr	r1, [pc, #124]	; (8008254 <xTaskPriorityDisinherit+0x100>)
 80081d8:	4613      	mov	r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4413      	add	r3, r2
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	440b      	add	r3, r1
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10a      	bne.n	80081fe <xTaskPriorityDisinherit+0xaa>
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	2201      	movs	r2, #1
 80081ee:	fa02 f303 	lsl.w	r3, r2, r3
 80081f2:	43da      	mvns	r2, r3
 80081f4:	4b18      	ldr	r3, [pc, #96]	; (8008258 <xTaskPriorityDisinherit+0x104>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4013      	ands	r3, r2
 80081fa:	4a17      	ldr	r2, [pc, #92]	; (8008258 <xTaskPriorityDisinherit+0x104>)
 80081fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820a:	f1c3 0207 	rsb	r2, r3, #7
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008216:	2201      	movs	r2, #1
 8008218:	409a      	lsls	r2, r3
 800821a:	4b0f      	ldr	r3, [pc, #60]	; (8008258 <xTaskPriorityDisinherit+0x104>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4313      	orrs	r3, r2
 8008220:	4a0d      	ldr	r2, [pc, #52]	; (8008258 <xTaskPriorityDisinherit+0x104>)
 8008222:	6013      	str	r3, [r2, #0]
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008228:	4613      	mov	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4a08      	ldr	r2, [pc, #32]	; (8008254 <xTaskPriorityDisinherit+0x100>)
 8008232:	441a      	add	r2, r3
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	3304      	adds	r3, #4
 8008238:	4619      	mov	r1, r3
 800823a:	4610      	mov	r0, r2
 800823c:	f7fe fd83 	bl	8006d46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008240:	2301      	movs	r3, #1
 8008242:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008244:	697b      	ldr	r3, [r7, #20]
	}
 8008246:	4618      	mov	r0, r3
 8008248:	3718      	adds	r7, #24
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	20000268 	.word	0x20000268
 8008254:	2000026c 	.word	0x2000026c
 8008258:	20000370 	.word	0x20000370

0800825c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008266:	4b29      	ldr	r3, [pc, #164]	; (800830c <prvAddCurrentTaskToDelayedList+0xb0>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800826c:	4b28      	ldr	r3, [pc, #160]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3304      	adds	r3, #4
 8008272:	4618      	mov	r0, r3
 8008274:	f7fe fdc4 	bl	8006e00 <uxListRemove>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d10b      	bne.n	8008296 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800827e:	4b24      	ldr	r3, [pc, #144]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008284:	2201      	movs	r2, #1
 8008286:	fa02 f303 	lsl.w	r3, r2, r3
 800828a:	43da      	mvns	r2, r3
 800828c:	4b21      	ldr	r3, [pc, #132]	; (8008314 <prvAddCurrentTaskToDelayedList+0xb8>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4013      	ands	r3, r2
 8008292:	4a20      	ldr	r2, [pc, #128]	; (8008314 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008294:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800829c:	d10a      	bne.n	80082b4 <prvAddCurrentTaskToDelayedList+0x58>
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d007      	beq.n	80082b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082a4:	4b1a      	ldr	r3, [pc, #104]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	3304      	adds	r3, #4
 80082aa:	4619      	mov	r1, r3
 80082ac:	481a      	ldr	r0, [pc, #104]	; (8008318 <prvAddCurrentTaskToDelayedList+0xbc>)
 80082ae:	f7fe fd4a 	bl	8006d46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082b2:	e026      	b.n	8008302 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4413      	add	r3, r2
 80082ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082bc:	4b14      	ldr	r3, [pc, #80]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d209      	bcs.n	80082e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082cc:	4b13      	ldr	r3, [pc, #76]	; (800831c <prvAddCurrentTaskToDelayedList+0xc0>)
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	4b0f      	ldr	r3, [pc, #60]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3304      	adds	r3, #4
 80082d6:	4619      	mov	r1, r3
 80082d8:	4610      	mov	r0, r2
 80082da:	f7fe fd58 	bl	8006d8e <vListInsert>
}
 80082de:	e010      	b.n	8008302 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082e0:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <prvAddCurrentTaskToDelayedList+0xc4>)
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	4b0a      	ldr	r3, [pc, #40]	; (8008310 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	3304      	adds	r3, #4
 80082ea:	4619      	mov	r1, r3
 80082ec:	4610      	mov	r0, r2
 80082ee:	f7fe fd4e 	bl	8006d8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082f2:	4b0c      	ldr	r3, [pc, #48]	; (8008324 <prvAddCurrentTaskToDelayedList+0xc8>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d202      	bcs.n	8008302 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80082fc:	4a09      	ldr	r2, [pc, #36]	; (8008324 <prvAddCurrentTaskToDelayedList+0xc8>)
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	6013      	str	r3, [r2, #0]
}
 8008302:	bf00      	nop
 8008304:	3710      	adds	r7, #16
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	2000036c 	.word	0x2000036c
 8008310:	20000268 	.word	0x20000268
 8008314:	20000370 	.word	0x20000370
 8008318:	20000354 	.word	0x20000354
 800831c:	20000324 	.word	0x20000324
 8008320:	20000320 	.word	0x20000320
 8008324:	20000388 	.word	0x20000388

08008328 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	3b04      	subs	r3, #4
 8008338:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008340:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	3b04      	subs	r3, #4
 8008346:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f023 0201 	bic.w	r2, r3, #1
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	3b04      	subs	r3, #4
 8008356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008358:	4a0c      	ldr	r2, [pc, #48]	; (800838c <pxPortInitialiseStack+0x64>)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	3b14      	subs	r3, #20
 8008362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	3b04      	subs	r3, #4
 800836e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f06f 0202 	mvn.w	r2, #2
 8008376:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	3b20      	subs	r3, #32
 800837c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800837e:	68fb      	ldr	r3, [r7, #12]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	08008391 	.word	0x08008391

08008390 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008396:	2300      	movs	r3, #0
 8008398:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800839a:	4b11      	ldr	r3, [pc, #68]	; (80083e0 <prvTaskExitError+0x50>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083a2:	d009      	beq.n	80083b8 <prvTaskExitError+0x28>
 80083a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a8:	f383 8811 	msr	BASEPRI, r3
 80083ac:	f3bf 8f6f 	isb	sy
 80083b0:	f3bf 8f4f 	dsb	sy
 80083b4:	60fb      	str	r3, [r7, #12]
 80083b6:	e7fe      	b.n	80083b6 <prvTaskExitError+0x26>
 80083b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80083ca:	bf00      	nop
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d0fc      	beq.n	80083cc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80083d2:	bf00      	nop
 80083d4:	3714      	adds	r7, #20
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	2000002c 	.word	0x2000002c
	...

080083f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80083f0:	4b07      	ldr	r3, [pc, #28]	; (8008410 <pxCurrentTCBConst2>)
 80083f2:	6819      	ldr	r1, [r3, #0]
 80083f4:	6808      	ldr	r0, [r1, #0]
 80083f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fa:	f380 8809 	msr	PSP, r0
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f04f 0000 	mov.w	r0, #0
 8008406:	f380 8811 	msr	BASEPRI, r0
 800840a:	4770      	bx	lr
 800840c:	f3af 8000 	nop.w

08008410 <pxCurrentTCBConst2>:
 8008410:	20000268 	.word	0x20000268
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008414:	bf00      	nop
 8008416:	bf00      	nop

08008418 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008418:	4808      	ldr	r0, [pc, #32]	; (800843c <prvPortStartFirstTask+0x24>)
 800841a:	6800      	ldr	r0, [r0, #0]
 800841c:	6800      	ldr	r0, [r0, #0]
 800841e:	f380 8808 	msr	MSP, r0
 8008422:	f04f 0000 	mov.w	r0, #0
 8008426:	f380 8814 	msr	CONTROL, r0
 800842a:	b662      	cpsie	i
 800842c:	b661      	cpsie	f
 800842e:	f3bf 8f4f 	dsb	sy
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	df00      	svc	0
 8008438:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800843a:	bf00      	nop
 800843c:	e000ed08 	.word	0xe000ed08

08008440 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008446:	4b44      	ldr	r3, [pc, #272]	; (8008558 <xPortStartScheduler+0x118>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a44      	ldr	r2, [pc, #272]	; (800855c <xPortStartScheduler+0x11c>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d109      	bne.n	8008464 <xPortStartScheduler+0x24>
 8008450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	613b      	str	r3, [r7, #16]
 8008462:	e7fe      	b.n	8008462 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008464:	4b3c      	ldr	r3, [pc, #240]	; (8008558 <xPortStartScheduler+0x118>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a3d      	ldr	r2, [pc, #244]	; (8008560 <xPortStartScheduler+0x120>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d109      	bne.n	8008482 <xPortStartScheduler+0x42>
 800846e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008472:	f383 8811 	msr	BASEPRI, r3
 8008476:	f3bf 8f6f 	isb	sy
 800847a:	f3bf 8f4f 	dsb	sy
 800847e:	60fb      	str	r3, [r7, #12]
 8008480:	e7fe      	b.n	8008480 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008482:	4b38      	ldr	r3, [pc, #224]	; (8008564 <xPortStartScheduler+0x124>)
 8008484:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	22ff      	movs	r2, #255	; 0xff
 8008492:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	b2db      	uxtb	r3, r3
 800849a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800849c:	78fb      	ldrb	r3, [r7, #3]
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	4b30      	ldr	r3, [pc, #192]	; (8008568 <xPortStartScheduler+0x128>)
 80084a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80084aa:	4b30      	ldr	r3, [pc, #192]	; (800856c <xPortStartScheduler+0x12c>)
 80084ac:	2207      	movs	r2, #7
 80084ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084b0:	e009      	b.n	80084c6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80084b2:	4b2e      	ldr	r3, [pc, #184]	; (800856c <xPortStartScheduler+0x12c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	3b01      	subs	r3, #1
 80084b8:	4a2c      	ldr	r2, [pc, #176]	; (800856c <xPortStartScheduler+0x12c>)
 80084ba:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	005b      	lsls	r3, r3, #1
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084c6:	78fb      	ldrb	r3, [r7, #3]
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ce:	2b80      	cmp	r3, #128	; 0x80
 80084d0:	d0ef      	beq.n	80084b2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80084d2:	4b26      	ldr	r3, [pc, #152]	; (800856c <xPortStartScheduler+0x12c>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f1c3 0307 	rsb	r3, r3, #7
 80084da:	2b04      	cmp	r3, #4
 80084dc:	d009      	beq.n	80084f2 <xPortStartScheduler+0xb2>
 80084de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	60bb      	str	r3, [r7, #8]
 80084f0:	e7fe      	b.n	80084f0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80084f2:	4b1e      	ldr	r3, [pc, #120]	; (800856c <xPortStartScheduler+0x12c>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	021b      	lsls	r3, r3, #8
 80084f8:	4a1c      	ldr	r2, [pc, #112]	; (800856c <xPortStartScheduler+0x12c>)
 80084fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80084fc:	4b1b      	ldr	r3, [pc, #108]	; (800856c <xPortStartScheduler+0x12c>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008504:	4a19      	ldr	r2, [pc, #100]	; (800856c <xPortStartScheduler+0x12c>)
 8008506:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	b2da      	uxtb	r2, r3
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008510:	4b17      	ldr	r3, [pc, #92]	; (8008570 <xPortStartScheduler+0x130>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a16      	ldr	r2, [pc, #88]	; (8008570 <xPortStartScheduler+0x130>)
 8008516:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800851a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800851c:	4b14      	ldr	r3, [pc, #80]	; (8008570 <xPortStartScheduler+0x130>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a13      	ldr	r2, [pc, #76]	; (8008570 <xPortStartScheduler+0x130>)
 8008522:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008526:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008528:	f000 f8d6 	bl	80086d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800852c:	4b11      	ldr	r3, [pc, #68]	; (8008574 <xPortStartScheduler+0x134>)
 800852e:	2200      	movs	r2, #0
 8008530:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008532:	f000 f8f5 	bl	8008720 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008536:	4b10      	ldr	r3, [pc, #64]	; (8008578 <xPortStartScheduler+0x138>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a0f      	ldr	r2, [pc, #60]	; (8008578 <xPortStartScheduler+0x138>)
 800853c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008540:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008542:	f7ff ff69 	bl	8008418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008546:	f7ff fbad 	bl	8007ca4 <vTaskSwitchContext>
	prvTaskExitError();
 800854a:	f7ff ff21 	bl	8008390 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3718      	adds	r7, #24
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}
 8008558:	e000ed00 	.word	0xe000ed00
 800855c:	410fc271 	.word	0x410fc271
 8008560:	410fc270 	.word	0x410fc270
 8008564:	e000e400 	.word	0xe000e400
 8008568:	20000394 	.word	0x20000394
 800856c:	20000398 	.word	0x20000398
 8008570:	e000ed20 	.word	0xe000ed20
 8008574:	2000002c 	.word	0x2000002c
 8008578:	e000ef34 	.word	0xe000ef34

0800857c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008594:	4b0e      	ldr	r3, [pc, #56]	; (80085d0 <vPortEnterCritical+0x54>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3301      	adds	r3, #1
 800859a:	4a0d      	ldr	r2, [pc, #52]	; (80085d0 <vPortEnterCritical+0x54>)
 800859c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800859e:	4b0c      	ldr	r3, [pc, #48]	; (80085d0 <vPortEnterCritical+0x54>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d10e      	bne.n	80085c4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80085a6:	4b0b      	ldr	r3, [pc, #44]	; (80085d4 <vPortEnterCritical+0x58>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d009      	beq.n	80085c4 <vPortEnterCritical+0x48>
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	603b      	str	r3, [r7, #0]
 80085c2:	e7fe      	b.n	80085c2 <vPortEnterCritical+0x46>
	}
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr
 80085d0:	2000002c 	.word	0x2000002c
 80085d4:	e000ed04 	.word	0xe000ed04

080085d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80085de:	4b11      	ldr	r3, [pc, #68]	; (8008624 <vPortExitCritical+0x4c>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d109      	bne.n	80085fa <vPortExitCritical+0x22>
 80085e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	607b      	str	r3, [r7, #4]
 80085f8:	e7fe      	b.n	80085f8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80085fa:	4b0a      	ldr	r3, [pc, #40]	; (8008624 <vPortExitCritical+0x4c>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	3b01      	subs	r3, #1
 8008600:	4a08      	ldr	r2, [pc, #32]	; (8008624 <vPortExitCritical+0x4c>)
 8008602:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008604:	4b07      	ldr	r3, [pc, #28]	; (8008624 <vPortExitCritical+0x4c>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d104      	bne.n	8008616 <vPortExitCritical+0x3e>
 800860c:	2300      	movs	r3, #0
 800860e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008616:	bf00      	nop
 8008618:	370c      	adds	r7, #12
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr
 8008622:	bf00      	nop
 8008624:	2000002c 	.word	0x2000002c
	...

08008630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008630:	f3ef 8009 	mrs	r0, PSP
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	4b15      	ldr	r3, [pc, #84]	; (8008690 <pxCurrentTCBConst>)
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	f01e 0f10 	tst.w	lr, #16
 8008640:	bf08      	it	eq
 8008642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800864a:	6010      	str	r0, [r2, #0]
 800864c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008650:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008654:	f380 8811 	msr	BASEPRI, r0
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f7ff fb20 	bl	8007ca4 <vTaskSwitchContext>
 8008664:	f04f 0000 	mov.w	r0, #0
 8008668:	f380 8811 	msr	BASEPRI, r0
 800866c:	bc09      	pop	{r0, r3}
 800866e:	6819      	ldr	r1, [r3, #0]
 8008670:	6808      	ldr	r0, [r1, #0]
 8008672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008676:	f01e 0f10 	tst.w	lr, #16
 800867a:	bf08      	it	eq
 800867c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008680:	f380 8809 	msr	PSP, r0
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	f3af 8000 	nop.w

08008690 <pxCurrentTCBConst>:
 8008690:	20000268 	.word	0x20000268
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008694:	bf00      	nop
 8008696:	bf00      	nop

08008698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80086b0:	f7ff fa3c 	bl	8007b2c <xTaskIncrementTick>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d003      	beq.n	80086c2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80086ba:	4b06      	ldr	r3, [pc, #24]	; (80086d4 <SysTick_Handler+0x3c>)
 80086bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086c0:	601a      	str	r2, [r3, #0]
 80086c2:	2300      	movs	r3, #0
 80086c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80086cc:	bf00      	nop
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	e000ed04 	.word	0xe000ed04

080086d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086dc:	4b0b      	ldr	r3, [pc, #44]	; (800870c <vPortSetupTimerInterrupt+0x34>)
 80086de:	2200      	movs	r2, #0
 80086e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086e2:	4b0b      	ldr	r3, [pc, #44]	; (8008710 <vPortSetupTimerInterrupt+0x38>)
 80086e4:	2200      	movs	r2, #0
 80086e6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086e8:	4b0a      	ldr	r3, [pc, #40]	; (8008714 <vPortSetupTimerInterrupt+0x3c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a0a      	ldr	r2, [pc, #40]	; (8008718 <vPortSetupTimerInterrupt+0x40>)
 80086ee:	fba2 2303 	umull	r2, r3, r2, r3
 80086f2:	099b      	lsrs	r3, r3, #6
 80086f4:	4a09      	ldr	r2, [pc, #36]	; (800871c <vPortSetupTimerInterrupt+0x44>)
 80086f6:	3b01      	subs	r3, #1
 80086f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086fa:	4b04      	ldr	r3, [pc, #16]	; (800870c <vPortSetupTimerInterrupt+0x34>)
 80086fc:	2207      	movs	r2, #7
 80086fe:	601a      	str	r2, [r3, #0]
}
 8008700:	bf00      	nop
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	e000e010 	.word	0xe000e010
 8008710:	e000e018 	.word	0xe000e018
 8008714:	20000030 	.word	0x20000030
 8008718:	10624dd3 	.word	0x10624dd3
 800871c:	e000e014 	.word	0xe000e014

08008720 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008720:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008730 <vPortEnableVFP+0x10>
 8008724:	6801      	ldr	r1, [r0, #0]
 8008726:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800872a:	6001      	str	r1, [r0, #0]
 800872c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800872e:	bf00      	nop
 8008730:	e000ed88 	.word	0xe000ed88

08008734 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b08a      	sub	sp, #40	; 0x28
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800873c:	2300      	movs	r3, #0
 800873e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008740:	f7ff f94a 	bl	80079d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008744:	4b57      	ldr	r3, [pc, #348]	; (80088a4 <pvPortMalloc+0x170>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d101      	bne.n	8008750 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800874c:	f000 f90c 	bl	8008968 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008750:	4b55      	ldr	r3, [pc, #340]	; (80088a8 <pvPortMalloc+0x174>)
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4013      	ands	r3, r2
 8008758:	2b00      	cmp	r3, #0
 800875a:	f040 808c 	bne.w	8008876 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d01c      	beq.n	800879e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008764:	2208      	movs	r2, #8
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4413      	add	r3, r2
 800876a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f003 0307 	and.w	r3, r3, #7
 8008772:	2b00      	cmp	r3, #0
 8008774:	d013      	beq.n	800879e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f023 0307 	bic.w	r3, r3, #7
 800877c:	3308      	adds	r3, #8
 800877e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f003 0307 	and.w	r3, r3, #7
 8008786:	2b00      	cmp	r3, #0
 8008788:	d009      	beq.n	800879e <pvPortMalloc+0x6a>
	__asm volatile
 800878a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800878e:	f383 8811 	msr	BASEPRI, r3
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	617b      	str	r3, [r7, #20]
 800879c:	e7fe      	b.n	800879c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d068      	beq.n	8008876 <pvPortMalloc+0x142>
 80087a4:	4b41      	ldr	r3, [pc, #260]	; (80088ac <pvPortMalloc+0x178>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d863      	bhi.n	8008876 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80087ae:	4b40      	ldr	r3, [pc, #256]	; (80088b0 <pvPortMalloc+0x17c>)
 80087b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80087b2:	4b3f      	ldr	r3, [pc, #252]	; (80088b0 <pvPortMalloc+0x17c>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80087b8:	e004      	b.n	80087c4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80087ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80087be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d903      	bls.n	80087d6 <pvPortMalloc+0xa2>
 80087ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1f1      	bne.n	80087ba <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80087d6:	4b33      	ldr	r3, [pc, #204]	; (80088a4 <pvPortMalloc+0x170>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087dc:	429a      	cmp	r2, r3
 80087de:	d04a      	beq.n	8008876 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087e0:	6a3b      	ldr	r3, [r7, #32]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2208      	movs	r2, #8
 80087e6:	4413      	add	r3, r2
 80087e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f4:	685a      	ldr	r2, [r3, #4]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	1ad2      	subs	r2, r2, r3
 80087fa:	2308      	movs	r3, #8
 80087fc:	005b      	lsls	r3, r3, #1
 80087fe:	429a      	cmp	r2, r3
 8008800:	d91e      	bls.n	8008840 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4413      	add	r3, r2
 8008808:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	f003 0307 	and.w	r3, r3, #7
 8008810:	2b00      	cmp	r3, #0
 8008812:	d009      	beq.n	8008828 <pvPortMalloc+0xf4>
 8008814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	613b      	str	r3, [r7, #16]
 8008826:	e7fe      	b.n	8008826 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	1ad2      	subs	r2, r2, r3
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800883a:	69b8      	ldr	r0, [r7, #24]
 800883c:	f000 f8f6 	bl	8008a2c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008840:	4b1a      	ldr	r3, [pc, #104]	; (80088ac <pvPortMalloc+0x178>)
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	4a18      	ldr	r2, [pc, #96]	; (80088ac <pvPortMalloc+0x178>)
 800884c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800884e:	4b17      	ldr	r3, [pc, #92]	; (80088ac <pvPortMalloc+0x178>)
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	4b18      	ldr	r3, [pc, #96]	; (80088b4 <pvPortMalloc+0x180>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	429a      	cmp	r2, r3
 8008858:	d203      	bcs.n	8008862 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800885a:	4b14      	ldr	r3, [pc, #80]	; (80088ac <pvPortMalloc+0x178>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a15      	ldr	r2, [pc, #84]	; (80088b4 <pvPortMalloc+0x180>)
 8008860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008864:	685a      	ldr	r2, [r3, #4]
 8008866:	4b10      	ldr	r3, [pc, #64]	; (80088a8 <pvPortMalloc+0x174>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	431a      	orrs	r2, r3
 800886c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	2200      	movs	r2, #0
 8008874:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008876:	f7ff f8bd 	bl	80079f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800887a:	69fb      	ldr	r3, [r7, #28]
 800887c:	f003 0307 	and.w	r3, r3, #7
 8008880:	2b00      	cmp	r3, #0
 8008882:	d009      	beq.n	8008898 <pvPortMalloc+0x164>
 8008884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008888:	f383 8811 	msr	BASEPRI, r3
 800888c:	f3bf 8f6f 	isb	sy
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	60fb      	str	r3, [r7, #12]
 8008896:	e7fe      	b.n	8008896 <pvPortMalloc+0x162>
	return pvReturn;
 8008898:	69fb      	ldr	r3, [r7, #28]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3728      	adds	r7, #40	; 0x28
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20003fa4 	.word	0x20003fa4
 80088a8:	20003fb0 	.word	0x20003fb0
 80088ac:	20003fa8 	.word	0x20003fa8
 80088b0:	20003f9c 	.word	0x20003f9c
 80088b4:	20003fac 	.word	0x20003fac

080088b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d046      	beq.n	8008958 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80088ca:	2308      	movs	r3, #8
 80088cc:	425b      	negs	r3, r3
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	4413      	add	r3, r2
 80088d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	685a      	ldr	r2, [r3, #4]
 80088dc:	4b20      	ldr	r3, [pc, #128]	; (8008960 <vPortFree+0xa8>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4013      	ands	r3, r2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d109      	bne.n	80088fa <vPortFree+0x42>
 80088e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60fb      	str	r3, [r7, #12]
 80088f8:	e7fe      	b.n	80088f8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d009      	beq.n	8008916 <vPortFree+0x5e>
 8008902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008906:	f383 8811 	msr	BASEPRI, r3
 800890a:	f3bf 8f6f 	isb	sy
 800890e:	f3bf 8f4f 	dsb	sy
 8008912:	60bb      	str	r3, [r7, #8]
 8008914:	e7fe      	b.n	8008914 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	4b11      	ldr	r3, [pc, #68]	; (8008960 <vPortFree+0xa8>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	d019      	beq.n	8008958 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d115      	bne.n	8008958 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	4b0b      	ldr	r3, [pc, #44]	; (8008960 <vPortFree+0xa8>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	43db      	mvns	r3, r3
 8008936:	401a      	ands	r2, r3
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800893c:	f7ff f84c 	bl	80079d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	4b07      	ldr	r3, [pc, #28]	; (8008964 <vPortFree+0xac>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4413      	add	r3, r2
 800894a:	4a06      	ldr	r2, [pc, #24]	; (8008964 <vPortFree+0xac>)
 800894c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800894e:	6938      	ldr	r0, [r7, #16]
 8008950:	f000 f86c 	bl	8008a2c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008954:	f7ff f84e 	bl	80079f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008958:	bf00      	nop
 800895a:	3718      	adds	r7, #24
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	20003fb0 	.word	0x20003fb0
 8008964:	20003fa8 	.word	0x20003fa8

08008968 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008968:	b480      	push	{r7}
 800896a:	b085      	sub	sp, #20
 800896c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800896e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008972:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008974:	4b27      	ldr	r3, [pc, #156]	; (8008a14 <prvHeapInit+0xac>)
 8008976:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f003 0307 	and.w	r3, r3, #7
 800897e:	2b00      	cmp	r3, #0
 8008980:	d00c      	beq.n	800899c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	3307      	adds	r3, #7
 8008986:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f023 0307 	bic.w	r3, r3, #7
 800898e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	4a1f      	ldr	r2, [pc, #124]	; (8008a14 <prvHeapInit+0xac>)
 8008998:	4413      	add	r3, r2
 800899a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80089a0:	4a1d      	ldr	r2, [pc, #116]	; (8008a18 <prvHeapInit+0xb0>)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80089a6:	4b1c      	ldr	r3, [pc, #112]	; (8008a18 <prvHeapInit+0xb0>)
 80089a8:	2200      	movs	r2, #0
 80089aa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	4413      	add	r3, r2
 80089b2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80089b4:	2208      	movs	r2, #8
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f023 0307 	bic.w	r3, r3, #7
 80089c2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4a15      	ldr	r2, [pc, #84]	; (8008a1c <prvHeapInit+0xb4>)
 80089c8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089ca:	4b14      	ldr	r3, [pc, #80]	; (8008a1c <prvHeapInit+0xb4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2200      	movs	r2, #0
 80089d0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089d2:	4b12      	ldr	r3, [pc, #72]	; (8008a1c <prvHeapInit+0xb4>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2200      	movs	r2, #0
 80089d8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	1ad2      	subs	r2, r2, r3
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089e8:	4b0c      	ldr	r3, [pc, #48]	; (8008a1c <prvHeapInit+0xb4>)
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	4a0a      	ldr	r2, [pc, #40]	; (8008a20 <prvHeapInit+0xb8>)
 80089f6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	4a09      	ldr	r2, [pc, #36]	; (8008a24 <prvHeapInit+0xbc>)
 80089fe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a00:	4b09      	ldr	r3, [pc, #36]	; (8008a28 <prvHeapInit+0xc0>)
 8008a02:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008a06:	601a      	str	r2, [r3, #0]
}
 8008a08:	bf00      	nop
 8008a0a:	3714      	adds	r7, #20
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr
 8008a14:	2000039c 	.word	0x2000039c
 8008a18:	20003f9c 	.word	0x20003f9c
 8008a1c:	20003fa4 	.word	0x20003fa4
 8008a20:	20003fac 	.word	0x20003fac
 8008a24:	20003fa8 	.word	0x20003fa8
 8008a28:	20003fb0 	.word	0x20003fb0

08008a2c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b085      	sub	sp, #20
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a34:	4b28      	ldr	r3, [pc, #160]	; (8008ad8 <prvInsertBlockIntoFreeList+0xac>)
 8008a36:	60fb      	str	r3, [r7, #12]
 8008a38:	e002      	b.n	8008a40 <prvInsertBlockIntoFreeList+0x14>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	60fb      	str	r3, [r7, #12]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d8f7      	bhi.n	8008a3a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	4413      	add	r3, r2
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d108      	bne.n	8008a6e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	441a      	add	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	441a      	add	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d118      	bne.n	8008ab4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	4b15      	ldr	r3, [pc, #84]	; (8008adc <prvInsertBlockIntoFreeList+0xb0>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d00d      	beq.n	8008aaa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685a      	ldr	r2, [r3, #4]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	441a      	add	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	e008      	b.n	8008abc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008aaa:	4b0c      	ldr	r3, [pc, #48]	; (8008adc <prvInsertBlockIntoFreeList+0xb0>)
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	e003      	b.n	8008abc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d002      	beq.n	8008aca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008aca:	bf00      	nop
 8008acc:	3714      	adds	r7, #20
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop
 8008ad8:	20003f9c 	.word	0x20003f9c
 8008adc:	20003fa4 	.word	0x20003fa4

08008ae0 <_ZN12SocketClientC1Ev>:
#include "SocketClient.h"

SPI_HandleTypeDef *W5500Chip::hspi;

SocketClient::SocketClient() {}
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	4a09      	ldr	r2, [pc, #36]	; (8008b10 <_ZN12SocketClientC1Ev+0x30>)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	601a      	str	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a08      	ldr	r2, [pc, #32]	; (8008b14 <_ZN12SocketClientC1Ev+0x34>)
 8008af2:	330d      	adds	r3, #13
 8008af4:	6810      	ldr	r0, [r2, #0]
 8008af6:	6018      	str	r0, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f241 328c 	movw	r2, #5004	; 0x138c
 8008afe:	825a      	strh	r2, [r3, #18]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4618      	mov	r0, r3
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	0800d558 	.word	0x0800d558
 8008b14:	0800d3ac 	.word	0x0800d3ac

08008b18 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper>:

void SocketClient::init(SPI_HandleTypeDef *main_hspi1, UartHelper *main_uart_helper) {
 8008b18:	b590      	push	{r4, r7, lr}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
	uart_helper = main_uart_helper;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	609a      	str	r2, [r3, #8]
	W5500Chip::hspi = main_hspi1;
 8008b2a:	4a15      	ldr	r2, [pc, #84]	; (8008b80 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper+0x68>)
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	6013      	str	r3, [r2, #0]
	chip = new CHIP();
 8008b30:	2001      	movs	r0, #1
 8008b32:	f001 f90d 	bl	8009d50 <_Znwj>
 8008b36:	4603      	mov	r3, r0
 8008b38:	461c      	mov	r4, r3
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f000 f9b9 	bl	8008eb2 <_ZN9W5500ChipC1Ev>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	615c      	str	r4, [r3, #20]

	 HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8008b44:	2200      	movs	r2, #0
 8008b46:	2140      	movs	r1, #64	; 0x40
 8008b48:	480e      	ldr	r0, [pc, #56]	; (8008b84 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper+0x6c>)
 8008b4a:	f7f8 fc7d 	bl	8001448 <HAL_GPIO_WritePin>
	 HAL_Delay(100);
 8008b4e:	2064      	movs	r0, #100	; 0x64
 8008b50:	f7f8 f9f4 	bl	8000f3c <HAL_Delay>
	 HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 8008b54:	2201      	movs	r2, #1
 8008b56:	2140      	movs	r1, #64	; 0x40
 8008b58:	480a      	ldr	r0, [pc, #40]	; (8008b84 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper+0x6c>)
 8008b5a:	f7f8 fc75 	bl	8001448 <HAL_GPIO_WritePin>
	 HAL_Delay(100);
 8008b5e:	2064      	movs	r0, #100	; 0x64
 8008b60:	f7f8 f9ec 	bl	8000f3c <HAL_Delay>

	SocketClient::socket_init();
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f000 f8ef 	bl	8008d48 <_ZN12SocketClient11socket_initEv>
	(*uart_helper).printf("socket inited\r\n");
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	4906      	ldr	r1, [pc, #24]	; (8008b88 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper+0x70>)
 8008b70:	4618      	mov	r0, r3
 8008b72:	f000 f95d 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
}
 8008b76:	bf00      	nop
 8008b78:	3714      	adds	r7, #20
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd90      	pop	{r4, r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	20003fb4 	.word	0x20003fb4
 8008b84:	40020400 	.word	0x40020400
 8008b88:	0800d3b0 	.word	0x0800d3b0

08008b8c <_ZN12SocketClientD1Ev>:

SocketClient::~SocketClient() {
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	4a08      	ldr	r2, [pc, #32]	; (8008bb8 <_ZN12SocketClientD1Ev+0x2c>)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	601a      	str	r2, [r3, #0]
	(*uart_helper).printf("\r\ndestructor\r\n");
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	4907      	ldr	r1, [pc, #28]	; (8008bbc <_ZN12SocketClientD1Ev+0x30>)
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 f945 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
	SocketClient::socket_close();
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f8b8 	bl	8008d1c <_ZN12SocketClient12socket_closeEv>
}
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	0800d558 	.word	0x0800d558
 8008bbc:	0800d3c0 	.word	0x0800d3c0

08008bc0 <_ZN12SocketClientD0Ev>:
SocketClient::~SocketClient() {
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
}
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7ff ffdf 	bl	8008b8c <_ZN12SocketClientD1Ev>
 8008bce:	2118      	movs	r1, #24
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 ffd2 	bl	800ab7a <_ZdlPvj>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <_ZN12SocketClient14socket_connectEv>:
void SocketClient::socket_connect(){
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
	//uint8_t code = connect(http_socket, addr, port);
	uint8_t code = listen(http_socket);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	791b      	ldrb	r3, [r3, #4]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7fd f80d 	bl	8005c0c <listen>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	73fb      	strb	r3, [r7, #15]
	if(code < 0) {
    	(*uart_helper).printf("connect() failed, code = %d\r\n", code);
        close(http_socket);
        return;
    }
    (*uart_helper).printf("socket connected\r\n");
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	4903      	ldr	r1, [pc, #12]	; (8008c08 <_ZN12SocketClient14socket_connectEv+0x28>)
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f000 f917 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
}
 8008c02:	3710      	adds	r7, #16
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	0800d3d0 	.word	0x0800d3d0

08008c0c <_ZN12SocketClient11socket_sendEPht>:

void SocketClient::socket_send(uint8_t *pData, uint16_t len){
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b088      	sub	sp, #32
 8008c10:	af02      	add	r7, sp, #8
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	4613      	mov	r3, r2
 8008c18:	80fb      	strh	r3, [r7, #6]

    while(len > 0) {
 8008c1a:	88fb      	ldrh	r3, [r7, #6]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d02a      	beq.n	8008c76 <_ZN12SocketClient11socket_sendEPht+0x6a>
        //int32_t nbytes = send(http_socket, pData, len);
    	int32_t nbytes = sendto(http_socket, pData, len, addr, port);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	7918      	ldrb	r0, [r3, #4]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f103 010d 	add.w	r1, r3, #13
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	8a5b      	ldrh	r3, [r3, #18]
 8008c2e:	88fa      	ldrh	r2, [r7, #6]
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	460b      	mov	r3, r1
 8008c34:	68b9      	ldr	r1, [r7, #8]
 8008c36:	f7fd f843 	bl	8005cc0 <sendto>
 8008c3a:	6178      	str	r0, [r7, #20]

    	if(nbytes <= 0) {
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	dc0c      	bgt.n	8008c5c <_ZN12SocketClient11socket_sendEPht+0x50>
        	(*uart_helper).printf("send() failed, %d returned\r\n", nbytes);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	490c      	ldr	r1, [pc, #48]	; (8008c7c <_ZN12SocketClient11socket_sendEPht+0x70>)
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 f8f0 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
            close(http_socket);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	791b      	ldrb	r3, [r3, #4]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fc ff6b 	bl	8005b30 <close>
            return;
 8008c5a:	e00c      	b.n	8008c76 <_ZN12SocketClient11socket_sendEPht+0x6a>
        	HAL_Delay(50);
        } else{
			(*uart_helper).printf("%d bytes sent!\r\n", nbytes);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	697a      	ldr	r2, [r7, #20]
 8008c62:	4907      	ldr	r1, [pc, #28]	; (8008c80 <_ZN12SocketClient11socket_sendEPht+0x74>)
 8008c64:	4618      	mov	r0, r3
 8008c66:	f000 f8e3 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
			len -= nbytes;
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	88fa      	ldrh	r2, [r7, #6]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	80fb      	strh	r3, [r7, #6]
    while(len > 0) {
 8008c74:	e7d1      	b.n	8008c1a <_ZN12SocketClient11socket_sendEPht+0xe>
        }
    }
}
 8008c76:	3718      	adds	r7, #24
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	0800d3e4 	.word	0x0800d3e4
 8008c80:	0800d404 	.word	0x0800d404

08008c84 <_ZN12SocketClient14socket_receiveEPhtPm>:
			len -= nbytes;
        }
    }
}

void SocketClient::socket_receive(uint8_t *pData, uint16_t Size, uint32_t* rdmaInd){
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b088      	sub	sp, #32
 8008c88:	af02      	add	r7, sp, #8
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	603b      	str	r3, [r7, #0]
 8008c90:	4613      	mov	r3, r2
 8008c92:	80fb      	strh	r3, [r7, #6]
		int32_t nbytes = 0;
 8008c94:	2300      	movs	r3, #0
 8008c96:	617b      	str	r3, [r7, #20]
		uint16_t recvsize = getSn_RX_RSR(http_socket);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	791b      	ldrb	r3, [r3, #4]
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7fc fce6 	bl	800566e <getSn_RX_RSR>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	827b      	strh	r3, [r7, #18]
		if (recvsize > 0){
 8008ca6:	8a7b      	ldrh	r3, [r7, #18]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00d      	beq.n	8008cc8 <_ZN12SocketClient14socket_receiveEPhtPm+0x44>
			//nbytes = recv(http_socket, pData, Size);
			nbytes = recvfrom(http_socket, pData, Size, addr, &port);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	7918      	ldrb	r0, [r3, #4]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f103 010d 	add.w	r1, r3, #13
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3312      	adds	r3, #18
 8008cba:	88fa      	ldrh	r2, [r7, #6]
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	68b9      	ldr	r1, [r7, #8]
 8008cc2:	f7fd f933 	bl	8005f2c <recvfrom>
 8008cc6:	6178      	str	r0, [r7, #20]
		}
		*rdmaInd = nbytes;
 8008cc8:	697a      	ldr	r2, [r7, #20]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	601a      	str	r2, [r3, #0]


		if(nbytes < 0) {
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	da07      	bge.n	8008ce4 <_ZN12SocketClient14socket_receiveEPhtPm+0x60>
			(*uart_helper).printf("\r\nrecv() failed, %d returned\r\n", nbytes);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	697a      	ldr	r2, [r7, #20]
 8008cda:	490d      	ldr	r1, [pc, #52]	; (8008d10 <_ZN12SocketClient14socket_receiveEPhtPm+0x8c>)
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f000 f8a7 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
			return;
 8008ce2:	e011      	b.n	8008d08 <_ZN12SocketClient14socket_receiveEPhtPm+0x84>
		}
		if (nbytes > 0){
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	dd07      	ble.n	8008cfa <_ZN12SocketClient14socket_receiveEPhtPm+0x76>
			(*uart_helper).printf("\r\nrecv() %d returned\r\n", nbytes);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	697a      	ldr	r2, [r7, #20]
 8008cf0:	4908      	ldr	r1, [pc, #32]	; (8008d14 <_ZN12SocketClient14socket_receiveEPhtPm+0x90>)
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f000 f89c 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
			return;
 8008cf8:	e006      	b.n	8008d08 <_ZN12SocketClient14socket_receiveEPhtPm+0x84>
		} else {
			(*uart_helper).printf("\r\nrecv() socket busy\r\n");
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	689b      	ldr	r3, [r3, #8]
 8008cfe:	4906      	ldr	r1, [pc, #24]	; (8008d18 <_ZN12SocketClient14socket_receiveEPhtPm+0x94>)
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 f895 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
			return;
 8008d06:	bf00      	nop
		}
}
 8008d08:	3718      	adds	r7, #24
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	0800d418 	.word	0x0800d418
 8008d14:	0800d438 	.word	0x0800d438
 8008d18:	0800d450 	.word	0x0800d450

08008d1c <_ZN12SocketClient12socket_closeEv>:


void SocketClient::socket_close(){
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b082      	sub	sp, #8
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
	  close(http_socket);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	791b      	ldrb	r3, [r3, #4]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fc ff01 	bl	8005b30 <close>
	  (*uart_helper).printf("Closing socket.\r\n");
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	4904      	ldr	r1, [pc, #16]	; (8008d44 <_ZN12SocketClient12socket_closeEv+0x28>)
 8008d34:	4618      	mov	r0, r3
 8008d36:	f000 f87b 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
}
 8008d3a:	bf00      	nop
 8008d3c:	3708      	adds	r7, #8
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	0800d468 	.word	0x0800d468

08008d48 <_ZN12SocketClient11socket_initEv>:

void SocketClient::socket_init(){
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
	chip->initChip();
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	695b      	ldr	r3, [r3, #20]
 8008d54:	4618      	mov	r0, r3
 8008d56:	f000 f8b7 	bl	8008ec8 <_ZN9W5500Chip8initChipEv>

    SocketClient::http_socket = HTTP_SOCKET;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2202      	movs	r2, #2
 8008d5e:	711a      	strb	r2, [r3, #4]
    //uint8_t code = socket(SocketClient::http_socket, Sn_MR_TCP, 10888, SF_IO_NONBLOCK );
    uint8_t code = socket(SocketClient::http_socket, Sn_MR_UDP, 10888, SF_IO_NONBLOCK );
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	7918      	ldrb	r0, [r3, #4]
 8008d64:	2301      	movs	r3, #1
 8008d66:	f642 2288 	movw	r2, #10888	; 0x2a88
 8008d6a:	2102      	movs	r1, #2
 8008d6c:	f7fc fdca 	bl	8005904 <socket>
 8008d70:	4603      	mov	r3, r0
 8008d72:	73fb      	strb	r3, [r7, #15]

    if(code != SocketClient::http_socket) {
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	791b      	ldrb	r3, [r3, #4]
 8008d78:	7bfa      	ldrb	r2, [r7, #15]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d007      	beq.n	8008d8e <_ZN12SocketClient11socket_initEv+0x46>
    	(*uart_helper).printf("socket() failed, code = %d\r\n", code);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	7bfa      	ldrb	r2, [r7, #15]
 8008d84:	4906      	ldr	r1, [pc, #24]	; (8008da0 <_ZN12SocketClient11socket_initEv+0x58>)
 8008d86:	4618      	mov	r0, r3
 8008d88:	f000 f852 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
        return;
 8008d8c:	e005      	b.n	8008d9a <_ZN12SocketClient11socket_initEv+0x52>
    }

    (*uart_helper).printf("Socket created, connecting...\r\n");
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	4904      	ldr	r1, [pc, #16]	; (8008da4 <_ZN12SocketClient11socket_initEv+0x5c>)
 8008d94:	4618      	mov	r0, r3
 8008d96:	f000 f84b 	bl	8008e30 <_ZN10UartHelper6printfEPKcz>
}
 8008d9a:	3710      	adds	r7, #16
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	0800d47c 	.word	0x0800d47c
 8008da4:	0800d49c 	.word	0x0800d49c

08008da8 <_ZN10UartHelperC1Ev>:
 */

#include <stdlib.h>
#include "UartHelper.h"

UartHelper::UartHelper() {
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b088      	sub	sp, #32
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	4a07      	ldr	r2, [pc, #28]	; (8008dd0 <_ZN10UartHelperC1Ev+0x28>)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	char buff[20];
	uart_queue = xQueueCreate( 8, sizeof( buff ) );
 8008db6:	2200      	movs	r2, #0
 8008db8:	2114      	movs	r1, #20
 8008dba:	2008      	movs	r0, #8
 8008dbc:	f7fe f8b2 	bl	8006f24 <xQueueGenericCreate>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	605a      	str	r2, [r3, #4]
}
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3720      	adds	r7, #32
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}
 8008dd0:	0800d568 	.word	0x0800d568

08008dd4 <_ZN10UartHelperD1Ev>:

UartHelper::~UartHelper() {
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	4a04      	ldr	r2, [pc, #16]	; (8008df0 <_ZN10UartHelperD1Ev+0x1c>)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4618      	mov	r0, r3
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	0800d568 	.word	0x0800d568

08008df4 <_ZN10UartHelperD0Ev>:
UartHelper::~UartHelper() {
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
}
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f7ff ffe9 	bl	8008dd4 <_ZN10UartHelperD1Ev>
 8008e02:	210c      	movs	r1, #12
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f001 feb8 	bl	800ab7a <_ZdlPvj>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3708      	adds	r7, #8
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <_ZN10UartHelper4initEP20__UART_HandleTypeDef>:

void UartHelper::init(UART_HandleTypeDef *main_huart){
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
	huart = main_huart;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	609a      	str	r2, [r3, #8]
}
 8008e24:	bf00      	nop
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <_ZN10UartHelper6printfEPKcz>:

void UartHelper::printf(const char* fmt, ...) {
 8008e30:	b40e      	push	{r1, r2, r3}
 8008e32:	b580      	push	{r7, lr}
 8008e34:	b089      	sub	sp, #36	; 0x24
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
	char buff[20];
    //int len = strlen(fmt);
    //void* buff = calloc(len+1, sizeof(char));
    va_list args;
    va_start(args, fmt);
 8008e3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008e3e:	60bb      	str	r3, [r7, #8]
    vsnprintf((char*)buff, sizeof(buff), fmt, args);
 8008e40:	f107 000c 	add.w	r0, r7, #12
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e48:	2114      	movs	r1, #20
 8008e4a:	f002 fe6b 	bl	800bb24 <vsniprintf>
    xQueueSend( uart_queue, ( void * ) &buff, portMAX_DELAY  );
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6858      	ldr	r0, [r3, #4]
 8008e52:	f107 010c 	add.w	r1, r7, #12
 8008e56:	2300      	movs	r3, #0
 8008e58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e5c:	f7fe f8be 	bl	8006fdc <xQueueGenericSend>
    va_end(args);
}
 8008e60:	bf00      	nop
 8008e62:	3724      	adds	r7, #36	; 0x24
 8008e64:	46bd      	mov	sp, r7
 8008e66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e6a:	b003      	add	sp, #12
 8008e6c:	4770      	bx	lr

08008e6e <_ZN10UartHelper8UARTTaskEv>:
    xQueueSend( uart_queue, ( void * ) &buff, portMAX_DELAY  );
//    va_end(args);
}

void UartHelper::UARTTask()
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b088      	sub	sp, #32
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	  char buff[20];
	  xQueueReceive( uart_queue, &( buff ), portMAX_DELAY );
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	f107 0108 	add.w	r1, r7, #8
 8008e7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7fe f9a4 	bl	80071d0 <xQueueReceive>
	  int len = strlen(buff);
 8008e88:	f107 0308 	add.w	r3, r7, #8
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f7f7 f9f7 	bl	8000280 <strlen>
 8008e92:	4603      	mov	r3, r0
 8008e94:	61fb      	str	r3, [r7, #28]
	  HAL_UART_Transmit(huart, (uint8_t*)buff, len, HAL_MAX_DELAY);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6898      	ldr	r0, [r3, #8]
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	f107 0108 	add.w	r1, r7, #8
 8008ea2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008ea6:	f7fa fbd3 	bl	8003650 <HAL_UART_Transmit>
	  osDelay(50);
 8008eaa:	2032      	movs	r0, #50	; 0x32
 8008eac:	f7fd ff0a 	bl	8006cc4 <osDelay>
  }
 8008eb0:	e7e1      	b.n	8008e76 <_ZN10UartHelper8UARTTaskEv+0x8>

08008eb2 <_ZN9W5500ChipC1Ev>:
#include "W5500_chip.h"

W5500Chip::W5500Chip() {}
 8008eb2:	b480      	push	{r7}
 8008eb4:	b083      	sub	sp, #12
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <_ZN9W5500Chip8initChipEv>:

void W5500Chip::initChip(void) {
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b08a      	sub	sp, #40	; 0x28
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 8008ed0:	4927      	ldr	r1, [pc, #156]	; (8008f70 <_ZN9W5500Chip8initChipEv+0xa8>)
 8008ed2:	4828      	ldr	r0, [pc, #160]	; (8008f74 <_ZN9W5500Chip8initChipEv+0xac>)
 8008ed4:	f7fd fa7a 	bl	80063cc <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8008ed8:	4927      	ldr	r1, [pc, #156]	; (8008f78 <_ZN9W5500Chip8initChipEv+0xb0>)
 8008eda:	4828      	ldr	r0, [pc, #160]	; (8008f7c <_ZN9W5500Chip8initChipEv+0xb4>)
 8008edc:	f7fd fa9a 	bl	8006414 <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 8008ee0:	4927      	ldr	r1, [pc, #156]	; (8008f80 <_ZN9W5500Chip8initChipEv+0xb8>)
 8008ee2:	4828      	ldr	r0, [pc, #160]	; (8008f84 <_ZN9W5500Chip8initChipEv+0xbc>)
 8008ee4:	f7fd fac2 	bl	800646c <reg_wizchip_spiburst_cbfunc>
    uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2};
 8008ee8:	4b27      	ldr	r3, [pc, #156]	; (8008f88 <_ZN9W5500Chip8initChipEv+0xc0>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	627b      	str	r3, [r7, #36]	; 0x24
    wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 8008eee:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8008ef2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ef6:	4611      	mov	r1, r2
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fd fb2f 	bl	800655c <wizchip_init>
    wiz_NetInfo net_info = {
 8008efe:	f107 030c 	add.w	r3, r7, #12
 8008f02:	2200      	movs	r2, #0
 8008f04:	601a      	str	r2, [r3, #0]
 8008f06:	605a      	str	r2, [r3, #4]
 8008f08:	609a      	str	r2, [r3, #8]
 8008f0a:	60da      	str	r2, [r3, #12]
 8008f0c:	611a      	str	r2, [r3, #16]
 8008f0e:	f8c3 2013 	str.w	r2, [r3, #19]
 8008f12:	2308      	movs	r3, #8
 8008f14:	737b      	strb	r3, [r7, #13]
 8008f16:	23dc      	movs	r3, #220	; 0xdc
 8008f18:	73bb      	strb	r3, [r7, #14]
 8008f1a:	23ab      	movs	r3, #171	; 0xab
 8008f1c:	73fb      	strb	r3, [r7, #15]
 8008f1e:	231d      	movs	r3, #29
 8008f20:	743b      	strb	r3, [r7, #16]
 8008f22:	23e8      	movs	r3, #232	; 0xe8
 8008f24:	747b      	strb	r3, [r7, #17]
 8008f26:	23c0      	movs	r3, #192	; 0xc0
 8008f28:	74bb      	strb	r3, [r7, #18]
 8008f2a:	23a8      	movs	r3, #168	; 0xa8
 8008f2c:	74fb      	strb	r3, [r7, #19]
 8008f2e:	2337      	movs	r3, #55	; 0x37
 8008f30:	753b      	strb	r3, [r7, #20]
 8008f32:	2372      	movs	r3, #114	; 0x72
 8008f34:	757b      	strb	r3, [r7, #21]
 8008f36:	23ff      	movs	r3, #255	; 0xff
 8008f38:	75bb      	strb	r3, [r7, #22]
 8008f3a:	23ff      	movs	r3, #255	; 0xff
 8008f3c:	75fb      	strb	r3, [r7, #23]
 8008f3e:	23ff      	movs	r3, #255	; 0xff
 8008f40:	763b      	strb	r3, [r7, #24]
 8008f42:	23c0      	movs	r3, #192	; 0xc0
 8008f44:	76bb      	strb	r3, [r7, #26]
 8008f46:	23a8      	movs	r3, #168	; 0xa8
 8008f48:	76fb      	strb	r3, [r7, #27]
 8008f4a:	2337      	movs	r3, #55	; 0x37
 8008f4c:	773b      	strb	r3, [r7, #28]
 8008f4e:	2301      	movs	r3, #1
 8008f50:	777b      	strb	r3, [r7, #29]
    	.mac = {0x00, 0x08, 0xdc, 0xab, 0x1d, 0xe8},
        .ip = {192, 168, 55, 114},
        .sn = {255, 255, 255, 0},
        .gw = {192, 168,55, 1}};
    wizchip_setnetinfo(&net_info);
 8008f52:	f107 030c 	add.w	r3, r7, #12
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fd fb8c 	bl	8006674 <wizchip_setnetinfo>
    wizchip_getnetinfo(&net_info);
 8008f5c:	f107 030c 	add.w	r3, r7, #12
 8008f60:	4618      	mov	r0, r3
 8008f62:	f7fd fbc7 	bl	80066f4 <wizchip_getnetinfo>
}
 8008f66:	bf00      	nop
 8008f68:	3728      	adds	r7, #40	; 0x28
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	08008fa5 	.word	0x08008fa5
 8008f74:	08008f8d 	.word	0x08008f8d
 8008f78:	0800905f 	.word	0x0800905f
 8008f7c:	08009045 	.word	0x08009045
 8008f80:	08009001 	.word	0x08009001
 8008f84:	08008fbd 	.word	0x08008fbd
 8008f88:	0800d4bc 	.word	0x0800d4bc

08008f8c <_ZN9W5500Chip12W5500_SelectEv>:

void W5500Chip::W5500_Select(void) {
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 8008f90:	2200      	movs	r2, #0
 8008f92:	2104      	movs	r1, #4
 8008f94:	4802      	ldr	r0, [pc, #8]	; (8008fa0 <_ZN9W5500Chip12W5500_SelectEv+0x14>)
 8008f96:	f7f8 fa57 	bl	8001448 <HAL_GPIO_WritePin>
}
 8008f9a:	bf00      	nop
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	40020400 	.word	0x40020400

08008fa4 <_ZN9W5500Chip14W5500_UnselectEv>:

void W5500Chip::W5500_Unselect(void) {
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8008fa8:	2201      	movs	r2, #1
 8008faa:	2104      	movs	r1, #4
 8008fac:	4802      	ldr	r0, [pc, #8]	; (8008fb8 <_ZN9W5500Chip14W5500_UnselectEv+0x14>)
 8008fae:	f7f8 fa4b 	bl	8001448 <HAL_GPIO_WritePin>
}
 8008fb2:	bf00      	nop
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	40020400 	.word	0x40020400

08008fbc <_ZN9W5500Chip14W5500_ReadBuffEPht>:

void W5500Chip::W5500_ReadBuff(uint8_t* buff, uint16_t len) {
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	807b      	strh	r3, [r7, #2]
	uint32_t begin = HAL_GetTick();
 8008fc8:	f7f7 ffac 	bl	8000f24 <HAL_GetTick>
 8008fcc:	60f8      	str	r0, [r7, #12]
	HAL_SPI_Receive(hspi, buff, len, 100);
 8008fce:	4b0b      	ldr	r3, [pc, #44]	; (8008ffc <_ZN9W5500Chip14W5500_ReadBuffEPht+0x40>)
 8008fd0:	6818      	ldr	r0, [r3, #0]
 8008fd2:	887a      	ldrh	r2, [r7, #2]
 8008fd4:	2364      	movs	r3, #100	; 0x64
 8008fd6:	6879      	ldr	r1, [r7, #4]
 8008fd8:	f7f9 f86e 	bl	80020b8 <HAL_SPI_Receive>
	uint32_t end = HAL_GetTick();
 8008fdc:	f7f7 ffa2 	bl	8000f24 <HAL_GetTick>
 8008fe0:	60b8      	str	r0, [r7, #8]
	if(end - begin > 110) {
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	2b6e      	cmp	r3, #110	; 0x6e
 8008fea:	d902      	bls.n	8008ff2 <_ZN9W5500Chip14W5500_ReadBuffEPht+0x36>
		HAL_Delay(50);
 8008fec:	2032      	movs	r0, #50	; 0x32
 8008fee:	f7f7 ffa5 	bl	8000f3c <HAL_Delay>
	}
}
 8008ff2:	bf00      	nop
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	bf00      	nop
 8008ffc:	20003fb4 	.word	0x20003fb4

08009000 <_ZN9W5500Chip15W5500_WriteBuffEPht>:

void W5500Chip::W5500_WriteBuff(uint8_t* buff, uint16_t len) {
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	460b      	mov	r3, r1
 800900a:	807b      	strh	r3, [r7, #2]
	uint32_t begin = HAL_GetTick();
 800900c:	f7f7 ff8a 	bl	8000f24 <HAL_GetTick>
 8009010:	60f8      	str	r0, [r7, #12]
	HAL_SPI_Transmit(hspi, buff, len, 100);
 8009012:	4b0b      	ldr	r3, [pc, #44]	; (8009040 <_ZN9W5500Chip15W5500_WriteBuffEPht+0x40>)
 8009014:	6818      	ldr	r0, [r3, #0]
 8009016:	887a      	ldrh	r2, [r7, #2]
 8009018:	2364      	movs	r3, #100	; 0x64
 800901a:	6879      	ldr	r1, [r7, #4]
 800901c:	f7f8 ff18 	bl	8001e50 <HAL_SPI_Transmit>
	uint32_t end = HAL_GetTick();
 8009020:	f7f7 ff80 	bl	8000f24 <HAL_GetTick>
 8009024:	60b8      	str	r0, [r7, #8]
	if(end - begin > 110) {
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	2b6e      	cmp	r3, #110	; 0x6e
 800902e:	d902      	bls.n	8009036 <_ZN9W5500Chip15W5500_WriteBuffEPht+0x36>
		HAL_Delay(50);
 8009030:	2032      	movs	r0, #50	; 0x32
 8009032:	f7f7 ff83 	bl	8000f3c <HAL_Delay>
	}
}
 8009036:	bf00      	nop
 8009038:	3710      	adds	r7, #16
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop
 8009040:	20003fb4 	.word	0x20003fb4

08009044 <_ZN9W5500Chip14W5500_ReadByteEv>:

uint8_t W5500Chip::W5500_ReadByte(void) {
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
    uint8_t byte;
    W5500_ReadBuff(&byte, sizeof(byte));
 800904a:	1dfb      	adds	r3, r7, #7
 800904c:	2101      	movs	r1, #1
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff ffb4 	bl	8008fbc <_ZN9W5500Chip14W5500_ReadBuffEPht>
    return byte;
 8009054:	79fb      	ldrb	r3, [r7, #7]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <_ZN9W5500Chip15W5500_WriteByteEh>:

void W5500Chip::W5500_WriteByte(uint8_t byte) {
 800905e:	b580      	push	{r7, lr}
 8009060:	b082      	sub	sp, #8
 8009062:	af00      	add	r7, sp, #0
 8009064:	4603      	mov	r3, r0
 8009066:	71fb      	strb	r3, [r7, #7]
    W5500_WriteBuff(&byte, sizeof(byte));
 8009068:	1dfb      	adds	r3, r7, #7
 800906a:	2101      	movs	r1, #1
 800906c:	4618      	mov	r0, r3
 800906e:	f7ff ffc7 	bl	8009000 <_ZN9W5500Chip15W5500_WriteBuffEPht>
}
 8009072:	bf00      	nop
 8009074:	3708      	adds	r7, #8
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
	...

0800907c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800907c:	b480      	push	{r7}
 800907e:	b085      	sub	sp, #20
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4a07      	ldr	r2, [pc, #28]	; (80090a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800908c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	4a06      	ldr	r2, [pc, #24]	; (80090ac <vApplicationGetIdleTaskMemory+0x30>)
 8009092:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2280      	movs	r2, #128	; 0x80
 8009098:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800909a:	bf00      	nop
 800909c:	3714      	adds	r7, #20
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	20003fb8 	.word	0x20003fb8
 80090ac:	2000400c 	.word	0x2000400c

080090b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80090b0:	b5b0      	push	{r4, r5, r7, lr}
 80090b2:	b08a      	sub	sp, #40	; 0x28
 80090b4:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80090b6:	f7f7 feff 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80090ba:	f000 f839 	bl	8009130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80090be:	f000 fa45 	bl	800954c <MX_GPIO_Init>
  MX_SPI1_Init();
 80090c2:	f000 f89f 	bl	8009204 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80090c6:	f000 fa17 	bl	80094f8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80090ca:	f000 f929 	bl	8009320 <MX_TIM2_Init>
  MX_TIM3_Init();
 80090ce:	f000 f97b 	bl	80093c8 <MX_TIM3_Init>
  MX_TIM1_Init();
 80090d2:	f000 f8cd 	bl	8009270 <MX_TIM1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80090d6:	4b0f      	ldr	r3, [pc, #60]	; (8009114 <main+0x64>)
 80090d8:	1d3c      	adds	r4, r7, #4
 80090da:	461d      	mov	r5, r3
 80090dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80090e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80090e8:	1d3b      	adds	r3, r7, #4
 80090ea:	2100      	movs	r1, #0
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fd fd9d 	bl	8006c2c <osThreadCreate>
 80090f2:	4602      	mov	r2, r0
 80090f4:	4b08      	ldr	r3, [pc, #32]	; (8009118 <main+0x68>)
 80090f6:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  setup(&huart2, &hspi1, &htim3, &htim3, &htim2, &htim1);
 80090f8:	4b08      	ldr	r3, [pc, #32]	; (800911c <main+0x6c>)
 80090fa:	9301      	str	r3, [sp, #4]
 80090fc:	4b08      	ldr	r3, [pc, #32]	; (8009120 <main+0x70>)
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	4b08      	ldr	r3, [pc, #32]	; (8009124 <main+0x74>)
 8009102:	4a08      	ldr	r2, [pc, #32]	; (8009124 <main+0x74>)
 8009104:	4908      	ldr	r1, [pc, #32]	; (8009128 <main+0x78>)
 8009106:	4809      	ldr	r0, [pc, #36]	; (800912c <main+0x7c>)
 8009108:	f000 fdbe 	bl	8009c88 <setup>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800910c:	f7fd fd87 	bl	8006c1e <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009110:	e7fe      	b.n	8009110 <main+0x60>
 8009112:	bf00      	nop
 8009114:	0800d4cc 	.word	0x0800d4cc
 8009118:	2000437c 	.word	0x2000437c
 800911c:	200043c0 	.word	0x200043c0
 8009120:	20004458 	.word	0x20004458
 8009124:	20004380 	.word	0x20004380
 8009128:	20004400 	.word	0x20004400
 800912c:	20004498 	.word	0x20004498

08009130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b094      	sub	sp, #80	; 0x50
 8009134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009136:	f107 0320 	add.w	r3, r7, #32
 800913a:	2230      	movs	r2, #48	; 0x30
 800913c:	2100      	movs	r1, #0
 800913e:	4618      	mov	r0, r3
 8009140:	f002 f81c 	bl	800b17c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009144:	f107 030c 	add.w	r3, r7, #12
 8009148:	2200      	movs	r2, #0
 800914a:	601a      	str	r2, [r3, #0]
 800914c:	605a      	str	r2, [r3, #4]
 800914e:	609a      	str	r2, [r3, #8]
 8009150:	60da      	str	r2, [r3, #12]
 8009152:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009154:	2300      	movs	r3, #0
 8009156:	60bb      	str	r3, [r7, #8]
 8009158:	4b28      	ldr	r3, [pc, #160]	; (80091fc <SystemClock_Config+0xcc>)
 800915a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800915c:	4a27      	ldr	r2, [pc, #156]	; (80091fc <SystemClock_Config+0xcc>)
 800915e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009162:	6413      	str	r3, [r2, #64]	; 0x40
 8009164:	4b25      	ldr	r3, [pc, #148]	; (80091fc <SystemClock_Config+0xcc>)
 8009166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800916c:	60bb      	str	r3, [r7, #8]
 800916e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8009170:	2300      	movs	r3, #0
 8009172:	607b      	str	r3, [r7, #4]
 8009174:	4b22      	ldr	r3, [pc, #136]	; (8009200 <SystemClock_Config+0xd0>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800917c:	4a20      	ldr	r2, [pc, #128]	; (8009200 <SystemClock_Config+0xd0>)
 800917e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009182:	6013      	str	r3, [r2, #0]
 8009184:	4b1e      	ldr	r3, [pc, #120]	; (8009200 <SystemClock_Config+0xd0>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800918c:	607b      	str	r3, [r7, #4]
 800918e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009190:	2301      	movs	r3, #1
 8009192:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8009194:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8009198:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800919a:	2302      	movs	r3, #2
 800919c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800919e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80091a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80091a4:	2304      	movs	r3, #4
 80091a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80091a8:	2348      	movs	r3, #72	; 0x48
 80091aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80091ac:	2302      	movs	r3, #2
 80091ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80091b0:	2307      	movs	r3, #7
 80091b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80091b4:	f107 0320 	add.w	r3, r7, #32
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7f8 f983 	bl	80014c4 <HAL_RCC_OscConfig>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d001      	beq.n	80091c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80091c4:	f000 fa8a 	bl	80096dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80091c8:	230f      	movs	r3, #15
 80091ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80091cc:	2302      	movs	r3, #2
 80091ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80091d0:	2300      	movs	r3, #0
 80091d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80091d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80091da:	2300      	movs	r3, #0
 80091dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80091de:	f107 030c 	add.w	r3, r7, #12
 80091e2:	2102      	movs	r1, #2
 80091e4:	4618      	mov	r0, r3
 80091e6:	f7f8 fbaf 	bl	8001948 <HAL_RCC_ClockConfig>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80091f0:	f000 fa74 	bl	80096dc <Error_Handler>
  }
}
 80091f4:	bf00      	nop
 80091f6:	3750      	adds	r7, #80	; 0x50
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	40023800 	.word	0x40023800
 8009200:	40007000 	.word	0x40007000

08009204 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009208:	4b17      	ldr	r3, [pc, #92]	; (8009268 <MX_SPI1_Init+0x64>)
 800920a:	4a18      	ldr	r2, [pc, #96]	; (800926c <MX_SPI1_Init+0x68>)
 800920c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800920e:	4b16      	ldr	r3, [pc, #88]	; (8009268 <MX_SPI1_Init+0x64>)
 8009210:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009214:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009216:	4b14      	ldr	r3, [pc, #80]	; (8009268 <MX_SPI1_Init+0x64>)
 8009218:	2200      	movs	r2, #0
 800921a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800921c:	4b12      	ldr	r3, [pc, #72]	; (8009268 <MX_SPI1_Init+0x64>)
 800921e:	2200      	movs	r2, #0
 8009220:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009222:	4b11      	ldr	r3, [pc, #68]	; (8009268 <MX_SPI1_Init+0x64>)
 8009224:	2200      	movs	r2, #0
 8009226:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009228:	4b0f      	ldr	r3, [pc, #60]	; (8009268 <MX_SPI1_Init+0x64>)
 800922a:	2200      	movs	r2, #0
 800922c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800922e:	4b0e      	ldr	r3, [pc, #56]	; (8009268 <MX_SPI1_Init+0x64>)
 8009230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009234:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009236:	4b0c      	ldr	r3, [pc, #48]	; (8009268 <MX_SPI1_Init+0x64>)
 8009238:	2200      	movs	r2, #0
 800923a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800923c:	4b0a      	ldr	r3, [pc, #40]	; (8009268 <MX_SPI1_Init+0x64>)
 800923e:	2200      	movs	r2, #0
 8009240:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009242:	4b09      	ldr	r3, [pc, #36]	; (8009268 <MX_SPI1_Init+0x64>)
 8009244:	2200      	movs	r2, #0
 8009246:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009248:	4b07      	ldr	r3, [pc, #28]	; (8009268 <MX_SPI1_Init+0x64>)
 800924a:	2200      	movs	r2, #0
 800924c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800924e:	4b06      	ldr	r3, [pc, #24]	; (8009268 <MX_SPI1_Init+0x64>)
 8009250:	220a      	movs	r2, #10
 8009252:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009254:	4804      	ldr	r0, [pc, #16]	; (8009268 <MX_SPI1_Init+0x64>)
 8009256:	f7f8 fd97 	bl	8001d88 <HAL_SPI_Init>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d001      	beq.n	8009264 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8009260:	f000 fa3c 	bl	80096dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009264:	bf00      	nop
 8009266:	bd80      	pop	{r7, pc}
 8009268:	20004400 	.word	0x20004400
 800926c:	40013000 	.word	0x40013000

08009270 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08c      	sub	sp, #48	; 0x30
 8009274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009276:	f107 030c 	add.w	r3, r7, #12
 800927a:	2224      	movs	r2, #36	; 0x24
 800927c:	2100      	movs	r1, #0
 800927e:	4618      	mov	r0, r3
 8009280:	f001 ff7c 	bl	800b17c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009284:	1d3b      	adds	r3, r7, #4
 8009286:	2200      	movs	r2, #0
 8009288:	601a      	str	r2, [r3, #0]
 800928a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800928c:	4b22      	ldr	r3, [pc, #136]	; (8009318 <MX_TIM1_Init+0xa8>)
 800928e:	4a23      	ldr	r2, [pc, #140]	; (800931c <MX_TIM1_Init+0xac>)
 8009290:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009292:	4b21      	ldr	r3, [pc, #132]	; (8009318 <MX_TIM1_Init+0xa8>)
 8009294:	2200      	movs	r2, #0
 8009296:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009298:	4b1f      	ldr	r3, [pc, #124]	; (8009318 <MX_TIM1_Init+0xa8>)
 800929a:	2200      	movs	r2, #0
 800929c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800929e:	4b1e      	ldr	r3, [pc, #120]	; (8009318 <MX_TIM1_Init+0xa8>)
 80092a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80092a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80092a6:	4b1c      	ldr	r3, [pc, #112]	; (8009318 <MX_TIM1_Init+0xa8>)
 80092a8:	2200      	movs	r2, #0
 80092aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80092ac:	4b1a      	ldr	r3, [pc, #104]	; (8009318 <MX_TIM1_Init+0xa8>)
 80092ae:	2200      	movs	r2, #0
 80092b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80092b2:	4b19      	ldr	r3, [pc, #100]	; (8009318 <MX_TIM1_Init+0xa8>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80092b8:	2303      	movs	r3, #3
 80092ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80092bc:	2300      	movs	r3, #0
 80092be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80092c0:	2301      	movs	r3, #1
 80092c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80092c4:	2300      	movs	r3, #0
 80092c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80092c8:	2300      	movs	r3, #0
 80092ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80092cc:	2302      	movs	r3, #2
 80092ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80092d0:	2301      	movs	r3, #1
 80092d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80092d4:	2300      	movs	r3, #0
 80092d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80092d8:	2300      	movs	r3, #0
 80092da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80092dc:	f107 030c 	add.w	r3, r7, #12
 80092e0:	4619      	mov	r1, r3
 80092e2:	480d      	ldr	r0, [pc, #52]	; (8009318 <MX_TIM1_Init+0xa8>)
 80092e4:	f7f9 fb28 	bl	8002938 <HAL_TIM_Encoder_Init>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80092ee:	f000 f9f5 	bl	80096dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80092f2:	2300      	movs	r3, #0
 80092f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80092f6:	2300      	movs	r3, #0
 80092f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80092fa:	1d3b      	adds	r3, r7, #4
 80092fc:	4619      	mov	r1, r3
 80092fe:	4806      	ldr	r0, [pc, #24]	; (8009318 <MX_TIM1_Init+0xa8>)
 8009300:	f7fa f900 	bl	8003504 <HAL_TIMEx_MasterConfigSynchronization>
 8009304:	4603      	mov	r3, r0
 8009306:	2b00      	cmp	r3, #0
 8009308:	d001      	beq.n	800930e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800930a:	f000 f9e7 	bl	80096dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800930e:	bf00      	nop
 8009310:	3730      	adds	r7, #48	; 0x30
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	200043c0 	.word	0x200043c0
 800931c:	40010000 	.word	0x40010000

08009320 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b08c      	sub	sp, #48	; 0x30
 8009324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009326:	f107 030c 	add.w	r3, r7, #12
 800932a:	2224      	movs	r2, #36	; 0x24
 800932c:	2100      	movs	r1, #0
 800932e:	4618      	mov	r0, r3
 8009330:	f001 ff24 	bl	800b17c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009334:	1d3b      	adds	r3, r7, #4
 8009336:	2200      	movs	r2, #0
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800933c:	4b21      	ldr	r3, [pc, #132]	; (80093c4 <MX_TIM2_Init+0xa4>)
 800933e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009342:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009344:	4b1f      	ldr	r3, [pc, #124]	; (80093c4 <MX_TIM2_Init+0xa4>)
 8009346:	2200      	movs	r2, #0
 8009348:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800934a:	4b1e      	ldr	r3, [pc, #120]	; (80093c4 <MX_TIM2_Init+0xa4>)
 800934c:	2200      	movs	r2, #0
 800934e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009350:	4b1c      	ldr	r3, [pc, #112]	; (80093c4 <MX_TIM2_Init+0xa4>)
 8009352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009356:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009358:	4b1a      	ldr	r3, [pc, #104]	; (80093c4 <MX_TIM2_Init+0xa4>)
 800935a:	2200      	movs	r2, #0
 800935c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800935e:	4b19      	ldr	r3, [pc, #100]	; (80093c4 <MX_TIM2_Init+0xa4>)
 8009360:	2200      	movs	r2, #0
 8009362:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009364:	2303      	movs	r3, #3
 8009366:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009368:	2300      	movs	r3, #0
 800936a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800936c:	2301      	movs	r3, #1
 800936e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009370:	2300      	movs	r3, #0
 8009372:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009374:	2300      	movs	r3, #0
 8009376:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8009378:	2302      	movs	r3, #2
 800937a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800937c:	2301      	movs	r3, #1
 800937e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009380:	2300      	movs	r3, #0
 8009382:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009384:	2300      	movs	r3, #0
 8009386:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8009388:	f107 030c 	add.w	r3, r7, #12
 800938c:	4619      	mov	r1, r3
 800938e:	480d      	ldr	r0, [pc, #52]	; (80093c4 <MX_TIM2_Init+0xa4>)
 8009390:	f7f9 fad2 	bl	8002938 <HAL_TIM_Encoder_Init>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d001      	beq.n	800939e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800939a:	f000 f99f 	bl	80096dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800939e:	2300      	movs	r3, #0
 80093a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80093a2:	2300      	movs	r3, #0
 80093a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80093a6:	1d3b      	adds	r3, r7, #4
 80093a8:	4619      	mov	r1, r3
 80093aa:	4806      	ldr	r0, [pc, #24]	; (80093c4 <MX_TIM2_Init+0xa4>)
 80093ac:	f7fa f8aa 	bl	8003504 <HAL_TIMEx_MasterConfigSynchronization>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d001      	beq.n	80093ba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80093b6:	f000 f991 	bl	80096dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80093ba:	bf00      	nop
 80093bc:	3730      	adds	r7, #48	; 0x30
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	bf00      	nop
 80093c4:	20004458 	.word	0x20004458

080093c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08e      	sub	sp, #56	; 0x38
 80093cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80093ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	605a      	str	r2, [r3, #4]
 80093d8:	609a      	str	r2, [r3, #8]
 80093da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80093dc:	f107 0320 	add.w	r3, r7, #32
 80093e0:	2200      	movs	r2, #0
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80093e6:	1d3b      	adds	r3, r7, #4
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	609a      	str	r2, [r3, #8]
 80093f0:	60da      	str	r2, [r3, #12]
 80093f2:	611a      	str	r2, [r3, #16]
 80093f4:	615a      	str	r2, [r3, #20]
 80093f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80093f8:	4b3d      	ldr	r3, [pc, #244]	; (80094f0 <MX_TIM3_Init+0x128>)
 80093fa:	4a3e      	ldr	r2, [pc, #248]	; (80094f4 <MX_TIM3_Init+0x12c>)
 80093fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 40;
 80093fe:	4b3c      	ldr	r3, [pc, #240]	; (80094f0 <MX_TIM3_Init+0x128>)
 8009400:	2228      	movs	r2, #40	; 0x28
 8009402:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009404:	4b3a      	ldr	r3, [pc, #232]	; (80094f0 <MX_TIM3_Init+0x128>)
 8009406:	2200      	movs	r2, #0
 8009408:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 256;
 800940a:	4b39      	ldr	r3, [pc, #228]	; (80094f0 <MX_TIM3_Init+0x128>)
 800940c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009410:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009412:	4b37      	ldr	r3, [pc, #220]	; (80094f0 <MX_TIM3_Init+0x128>)
 8009414:	2200      	movs	r2, #0
 8009416:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009418:	4b35      	ldr	r3, [pc, #212]	; (80094f0 <MX_TIM3_Init+0x128>)
 800941a:	2200      	movs	r2, #0
 800941c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800941e:	4834      	ldr	r0, [pc, #208]	; (80094f0 <MX_TIM3_Init+0x128>)
 8009420:	f7f9 fa06 	bl	8002830 <HAL_TIM_Base_Init>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d001      	beq.n	800942e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800942a:	f000 f957 	bl	80096dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800942e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009432:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8009434:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009438:	4619      	mov	r1, r3
 800943a:	482d      	ldr	r0, [pc, #180]	; (80094f0 <MX_TIM3_Init+0x128>)
 800943c:	f7f9 fcdc 	bl	8002df8 <HAL_TIM_ConfigClockSource>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8009446:	f000 f949 	bl	80096dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800944a:	4829      	ldr	r0, [pc, #164]	; (80094f0 <MX_TIM3_Init+0x128>)
 800944c:	f7f9 fa3f 	bl	80028ce <HAL_TIM_PWM_Init>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d001      	beq.n	800945a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8009456:	f000 f941 	bl	80096dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800945a:	2300      	movs	r3, #0
 800945c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800945e:	2300      	movs	r3, #0
 8009460:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009462:	f107 0320 	add.w	r3, r7, #32
 8009466:	4619      	mov	r1, r3
 8009468:	4821      	ldr	r0, [pc, #132]	; (80094f0 <MX_TIM3_Init+0x128>)
 800946a:	f7fa f84b 	bl	8003504 <HAL_TIMEx_MasterConfigSynchronization>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d001      	beq.n	8009478 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8009474:	f000 f932 	bl	80096dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009478:	2360      	movs	r3, #96	; 0x60
 800947a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800947c:	2300      	movs	r3, #0
 800947e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009480:	2300      	movs	r3, #0
 8009482:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009484:	2300      	movs	r3, #0
 8009486:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009488:	1d3b      	adds	r3, r7, #4
 800948a:	2200      	movs	r2, #0
 800948c:	4619      	mov	r1, r3
 800948e:	4818      	ldr	r0, [pc, #96]	; (80094f0 <MX_TIM3_Init+0x128>)
 8009490:	f7f9 fbec 	bl	8002c6c <HAL_TIM_PWM_ConfigChannel>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d001      	beq.n	800949e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800949a:	f000 f91f 	bl	80096dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800949e:	1d3b      	adds	r3, r7, #4
 80094a0:	2204      	movs	r2, #4
 80094a2:	4619      	mov	r1, r3
 80094a4:	4812      	ldr	r0, [pc, #72]	; (80094f0 <MX_TIM3_Init+0x128>)
 80094a6:	f7f9 fbe1 	bl	8002c6c <HAL_TIM_PWM_ConfigChannel>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d001      	beq.n	80094b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80094b0:	f000 f914 	bl	80096dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80094b4:	1d3b      	adds	r3, r7, #4
 80094b6:	2208      	movs	r2, #8
 80094b8:	4619      	mov	r1, r3
 80094ba:	480d      	ldr	r0, [pc, #52]	; (80094f0 <MX_TIM3_Init+0x128>)
 80094bc:	f7f9 fbd6 	bl	8002c6c <HAL_TIM_PWM_ConfigChannel>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80094c6:	f000 f909 	bl	80096dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80094ca:	1d3b      	adds	r3, r7, #4
 80094cc:	220c      	movs	r2, #12
 80094ce:	4619      	mov	r1, r3
 80094d0:	4807      	ldr	r0, [pc, #28]	; (80094f0 <MX_TIM3_Init+0x128>)
 80094d2:	f7f9 fbcb 	bl	8002c6c <HAL_TIM_PWM_ConfigChannel>
 80094d6:	4603      	mov	r3, r0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d001      	beq.n	80094e0 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80094dc:	f000 f8fe 	bl	80096dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80094e0:	4803      	ldr	r0, [pc, #12]	; (80094f0 <MX_TIM3_Init+0x128>)
 80094e2:	f001 f98b 	bl	800a7fc <HAL_TIM_MspPostInit>

}
 80094e6:	bf00      	nop
 80094e8:	3738      	adds	r7, #56	; 0x38
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	20004380 	.word	0x20004380
 80094f4:	40000400 	.word	0x40000400

080094f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80094fc:	4b11      	ldr	r3, [pc, #68]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 80094fe:	4a12      	ldr	r2, [pc, #72]	; (8009548 <MX_USART2_UART_Init+0x50>)
 8009500:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8009502:	4b10      	ldr	r3, [pc, #64]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 8009504:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009508:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800950a:	4b0e      	ldr	r3, [pc, #56]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 800950c:	2200      	movs	r2, #0
 800950e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009510:	4b0c      	ldr	r3, [pc, #48]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 8009512:	2200      	movs	r2, #0
 8009514:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009516:	4b0b      	ldr	r3, [pc, #44]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 8009518:	2200      	movs	r2, #0
 800951a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800951c:	4b09      	ldr	r3, [pc, #36]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 800951e:	220c      	movs	r2, #12
 8009520:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009522:	4b08      	ldr	r3, [pc, #32]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 8009524:	2200      	movs	r2, #0
 8009526:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009528:	4b06      	ldr	r3, [pc, #24]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 800952a:	2200      	movs	r2, #0
 800952c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800952e:	4805      	ldr	r0, [pc, #20]	; (8009544 <MX_USART2_UART_Init+0x4c>)
 8009530:	f7fa f841 	bl	80035b6 <HAL_UART_Init>
 8009534:	4603      	mov	r3, r0
 8009536:	2b00      	cmp	r3, #0
 8009538:	d001      	beq.n	800953e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800953a:	f000 f8cf 	bl	80096dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800953e:	bf00      	nop
 8009540:	bd80      	pop	{r7, pc}
 8009542:	bf00      	nop
 8009544:	20004498 	.word	0x20004498
 8009548:	40004400 	.word	0x40004400

0800954c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b08a      	sub	sp, #40	; 0x28
 8009550:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009552:	f107 0314 	add.w	r3, r7, #20
 8009556:	2200      	movs	r2, #0
 8009558:	601a      	str	r2, [r3, #0]
 800955a:	605a      	str	r2, [r3, #4]
 800955c:	609a      	str	r2, [r3, #8]
 800955e:	60da      	str	r2, [r3, #12]
 8009560:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009562:	2300      	movs	r3, #0
 8009564:	613b      	str	r3, [r7, #16]
 8009566:	4b45      	ldr	r3, [pc, #276]	; (800967c <MX_GPIO_Init+0x130>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956a:	4a44      	ldr	r2, [pc, #272]	; (800967c <MX_GPIO_Init+0x130>)
 800956c:	f043 0304 	orr.w	r3, r3, #4
 8009570:	6313      	str	r3, [r2, #48]	; 0x30
 8009572:	4b42      	ldr	r3, [pc, #264]	; (800967c <MX_GPIO_Init+0x130>)
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	f003 0304 	and.w	r3, r3, #4
 800957a:	613b      	str	r3, [r7, #16]
 800957c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
 8009582:	4b3e      	ldr	r3, [pc, #248]	; (800967c <MX_GPIO_Init+0x130>)
 8009584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009586:	4a3d      	ldr	r2, [pc, #244]	; (800967c <MX_GPIO_Init+0x130>)
 8009588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800958c:	6313      	str	r3, [r2, #48]	; 0x30
 800958e:	4b3b      	ldr	r3, [pc, #236]	; (800967c <MX_GPIO_Init+0x130>)
 8009590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009596:	60fb      	str	r3, [r7, #12]
 8009598:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800959a:	2300      	movs	r3, #0
 800959c:	60bb      	str	r3, [r7, #8]
 800959e:	4b37      	ldr	r3, [pc, #220]	; (800967c <MX_GPIO_Init+0x130>)
 80095a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095a2:	4a36      	ldr	r2, [pc, #216]	; (800967c <MX_GPIO_Init+0x130>)
 80095a4:	f043 0301 	orr.w	r3, r3, #1
 80095a8:	6313      	str	r3, [r2, #48]	; 0x30
 80095aa:	4b34      	ldr	r3, [pc, #208]	; (800967c <MX_GPIO_Init+0x130>)
 80095ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	60bb      	str	r3, [r7, #8]
 80095b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80095b6:	2300      	movs	r3, #0
 80095b8:	607b      	str	r3, [r7, #4]
 80095ba:	4b30      	ldr	r3, [pc, #192]	; (800967c <MX_GPIO_Init+0x130>)
 80095bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095be:	4a2f      	ldr	r2, [pc, #188]	; (800967c <MX_GPIO_Init+0x130>)
 80095c0:	f043 0302 	orr.w	r3, r3, #2
 80095c4:	6313      	str	r3, [r2, #48]	; 0x30
 80095c6:	4b2d      	ldr	r3, [pc, #180]	; (800967c <MX_GPIO_Init+0x130>)
 80095c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	607b      	str	r3, [r7, #4]
 80095d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80095d2:	2200      	movs	r2, #0
 80095d4:	21ff      	movs	r1, #255	; 0xff
 80095d6:	482a      	ldr	r0, [pc, #168]	; (8009680 <MX_GPIO_Init+0x134>)
 80095d8:	f7f7 ff36 	bl	8001448 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80095dc:	2200      	movs	r2, #0
 80095de:	2110      	movs	r1, #16
 80095e0:	4828      	ldr	r0, [pc, #160]	; (8009684 <MX_GPIO_Init+0x138>)
 80095e2:	f7f7 ff31 	bl	8001448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12 
 80095e6:	2200      	movs	r2, #0
 80095e8:	f247 4145 	movw	r1, #29765	; 0x7445
 80095ec:	4826      	ldr	r0, [pc, #152]	; (8009688 <MX_GPIO_Init+0x13c>)
 80095ee:	f7f7 ff2b 	bl	8001448 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80095f2:	23ff      	movs	r3, #255	; 0xff
 80095f4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80095f6:	2301      	movs	r3, #1
 80095f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095fe:	2300      	movs	r3, #0
 8009600:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009602:	f107 0314 	add.w	r3, r7, #20
 8009606:	4619      	mov	r1, r3
 8009608:	481d      	ldr	r0, [pc, #116]	; (8009680 <MX_GPIO_Init+0x134>)
 800960a:	f7f7 fd9b 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800960e:	2310      	movs	r3, #16
 8009610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009612:	2301      	movs	r3, #1
 8009614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009616:	2300      	movs	r3, #0
 8009618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800961a:	2300      	movs	r3, #0
 800961c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800961e:	f107 0314 	add.w	r3, r7, #20
 8009622:	4619      	mov	r1, r3
 8009624:	4817      	ldr	r0, [pc, #92]	; (8009684 <MX_GPIO_Init+0x138>)
 8009626:	f7f7 fd8d 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB12 
                           PB13 PB14 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12 
 800962a:	f247 4345 	movw	r3, #29765	; 0x7445
 800962e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009630:	2301      	movs	r3, #1
 8009632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009634:	2300      	movs	r3, #0
 8009636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009638:	2300      	movs	r3, #0
 800963a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800963c:	f107 0314 	add.w	r3, r7, #20
 8009640:	4619      	mov	r1, r3
 8009642:	4811      	ldr	r0, [pc, #68]	; (8009688 <MX_GPIO_Init+0x13c>)
 8009644:	f7f7 fd7e 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8009648:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800964c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800964e:	4b0f      	ldr	r3, [pc, #60]	; (800968c <MX_GPIO_Init+0x140>)
 8009650:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009652:	2300      	movs	r3, #0
 8009654:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009656:	f107 0314 	add.w	r3, r7, #20
 800965a:	4619      	mov	r1, r3
 800965c:	4808      	ldr	r0, [pc, #32]	; (8009680 <MX_GPIO_Init+0x134>)
 800965e:	f7f7 fd71 	bl	8001144 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8009662:	2200      	movs	r2, #0
 8009664:	2105      	movs	r1, #5
 8009666:	2028      	movs	r0, #40	; 0x28
 8009668:	f7f7 fd42 	bl	80010f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800966c:	2028      	movs	r0, #40	; 0x28
 800966e:	f7f7 fd5b 	bl	8001128 <HAL_NVIC_EnableIRQ>

}
 8009672:	bf00      	nop
 8009674:	3728      	adds	r7, #40	; 0x28
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop
 800967c:	40023800 	.word	0x40023800
 8009680:	40020800 	.word	0x40020800
 8009684:	40020000 	.word	0x40020000
 8009688:	40020400 	.word	0x40020400
 800968c:	10310000 	.word	0x10310000

08009690 <malloc>:

/* USER CODE BEGIN 4 */

void* malloc(size_t size) {
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
	return pvPortMalloc( size );
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7ff f84b 	bl	8008734 <pvPortMalloc>
 800969e:	4603      	mov	r3, r0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
//		__HAL_TIM_SetCompare(htim, CHANNEL_REV1, speed * (-1));
//	}
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80096b0:	2001      	movs	r0, #1
 80096b2:	f7fd fb07 	bl	8006cc4 <osDelay>
 80096b6:	e7fb      	b.n	80096b0 <StartDefaultTask+0x8>

080096b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a04      	ldr	r2, [pc, #16]	; (80096d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d101      	bne.n	80096ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80096ca:	f7f7 fc17 	bl	8000efc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80096ce:	bf00      	nop
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	40000800 	.word	0x40000800

080096dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80096dc:	b480      	push	{r7}
 80096de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80096e0:	bf00      	nop
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr

080096ea <_ZN10ValueFieldC1Ev>:
struct ValueField {
	std::vector<unsigned char> value;
	bool exist;
public:
	ValueField(std::vector<unsigned char> value): value(value) {}
	ValueField() {}
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b082      	sub	sp, #8
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 fb9a 	bl	8009e2e <_ZNSt6vectorIhSaIhEEC1Ev>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	4618      	mov	r0, r3
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <_ZN10ValueField8getValueEv>:
//		int size = value.size();
//		std::copy(begin, begin + value.size(), value.begin());
	}
	void setValue(std::vector<unsigned char> value) {this->value = value;}
	unsigned short getSize() {return value.size();}
	std::vector<unsigned char> getValue() {return value;}
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	4619      	mov	r1, r3
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 fb33 	bl	8009d7e <_ZNSt6vectorIhSaIhEEC1ERKS1_>
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	3708      	adds	r7, #8
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <_ZN10ValueFieldD1Ev>:
struct ValueField {
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4618      	mov	r0, r3
 800972c:	f000 fb64 	bl	8009df8 <_ZNSt6vectorIhSaIhEED1Ev>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4618      	mov	r0, r3
 8009734:	3708      	adds	r7, #8
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <_ZN10SLMPPacketC1Ev>:
	Field<unsigned short, 2> no_of_device_points;
	Field<unsigned short, 2> end_code;
	ValueField value;
	//ValueField<100> value;

	SLMPPacket() {data_length.exist = true;}
 800973a:	b580      	push	{r7, lr}
 800973c:	b082      	sub	sp, #8
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	4618      	mov	r0, r3
 8009746:	f000 fb7f 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	3304      	adds	r3, #4
 800974e:	4618      	mov	r0, r3
 8009750:	f000 fb7a 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	3308      	adds	r3, #8
 8009758:	4618      	mov	r0, r3
 800975a:	f000 fb83 	bl	8009e64 <_ZN5FieldIhLj1EEC1Ev>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	330a      	adds	r3, #10
 8009762:	4618      	mov	r0, r3
 8009764:	f000 fb7e 	bl	8009e64 <_ZN5FieldIhLj1EEC1Ev>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	330c      	adds	r3, #12
 800976c:	4618      	mov	r0, r3
 800976e:	f000 fb6b 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	3310      	adds	r3, #16
 8009776:	4618      	mov	r0, r3
 8009778:	f000 fb74 	bl	8009e64 <_ZN5FieldIhLj1EEC1Ev>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	3312      	adds	r3, #18
 8009780:	4618      	mov	r0, r3
 8009782:	f000 fb61 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	3316      	adds	r3, #22
 800978a:	4618      	mov	r0, r3
 800978c:	f000 fb5c 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	331a      	adds	r3, #26
 8009794:	4618      	mov	r0, r3
 8009796:	f000 fb57 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	3320      	adds	r3, #32
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 fb6e 	bl	8009e80 <_ZN5FieldIjLj3EEC1Ev>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	3328      	adds	r3, #40	; 0x28
 80097a8:	4618      	mov	r0, r3
 80097aa:	f000 fb5b 	bl	8009e64 <_ZN5FieldIhLj1EEC1Ev>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	332a      	adds	r3, #42	; 0x2a
 80097b2:	4618      	mov	r0, r3
 80097b4:	f000 fb48 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	332e      	adds	r3, #46	; 0x2e
 80097bc:	4618      	mov	r0, r3
 80097be:	f000 fb43 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	3334      	adds	r3, #52	; 0x34
 80097c6:	4618      	mov	r0, r3
 80097c8:	f7ff ff8f 	bl	80096ea <_ZN10ValueFieldC1Ev>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	3344      	adds	r3, #68	; 0x44
 80097d0:	4618      	mov	r0, r3
 80097d2:	f000 fb39 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	3348      	adds	r3, #72	; 0x48
 80097da:	4618      	mov	r0, r3
 80097dc:	f000 fb34 	bl	8009e48 <_ZN5FieldItLj2EEC1Ev>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4618      	mov	r0, r3
 80097ec:	3708      	adds	r7, #8
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
	...

080097f4 <_Z13StartUARTTaskPKv>:
  }
}


void StartUARTTask(void const * argument)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	uart_helper.UARTTask();
 80097fc:	4803      	ldr	r0, [pc, #12]	; (800980c <_Z13StartUARTTaskPKv+0x18>)
 80097fe:	f7ff fb36 	bl	8008e6e <_ZN10UartHelper8UARTTaskEv>
}
 8009802:	bf00      	nop
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	20004214 	.word	0x20004214

08009810 <_ZN10SLMPPacketD1Ev>:
struct SLMPPacket {
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	3334      	adds	r3, #52	; 0x34
 800981c:	4618      	mov	r0, r3
 800981e:	f7ff ff7f 	bl	8009720 <_ZN10ValueFieldD1Ev>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4618      	mov	r0, r3
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <__tcf_0>:
			static float a_before = 0;

			uint8_t rbuf[rbuflen];
			uint16_t Size = 30;
			uint32_t* rdmaInd;
			static SLMPPacket packet1;
 800982c:	b580      	push	{r7, lr}
 800982e:	af00      	add	r7, sp, #0
 8009830:	4801      	ldr	r0, [pc, #4]	; (8009838 <__tcf_0+0xc>)
 8009832:	f7ff ffed 	bl	8009810 <_ZN10SLMPPacketD1Ev>
 8009836:	bd80      	pop	{r7, pc}
 8009838:	2000428c 	.word	0x2000428c

0800983c <_Z19StartSocketSendTaskPKv>:
{
 800983c:	b590      	push	{r4, r7, lr}
 800983e:	b09f      	sub	sp, #124	; 0x7c
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
		unsigned char msg[msg_len];
 8009844:	4b57      	ldr	r3, [pc, #348]	; (80099a4 <_Z19StartSocketSendTaskPKv+0x168>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	1e58      	subs	r0, r3, #1
 800984a:	6778      	str	r0, [r7, #116]	; 0x74
 800984c:	4603      	mov	r3, r0
 800984e:	3301      	adds	r3, #1
 8009850:	4619      	mov	r1, r3
 8009852:	f04f 0200 	mov.w	r2, #0
 8009856:	f04f 0300 	mov.w	r3, #0
 800985a:	f04f 0400 	mov.w	r4, #0
 800985e:	00d4      	lsls	r4, r2, #3
 8009860:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009864:	00cb      	lsls	r3, r1, #3
 8009866:	4603      	mov	r3, r0
 8009868:	3301      	adds	r3, #1
 800986a:	4619      	mov	r1, r3
 800986c:	f04f 0200 	mov.w	r2, #0
 8009870:	f04f 0300 	mov.w	r3, #0
 8009874:	f04f 0400 	mov.w	r4, #0
 8009878:	00d4      	lsls	r4, r2, #3
 800987a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800987e:	00cb      	lsls	r3, r1, #3
 8009880:	4603      	mov	r3, r0
 8009882:	3301      	adds	r3, #1
 8009884:	3307      	adds	r3, #7
 8009886:	08db      	lsrs	r3, r3, #3
 8009888:	00db      	lsls	r3, r3, #3
 800988a:	ebad 0d03 	sub.w	sp, sp, r3
 800988e:	466b      	mov	r3, sp
 8009890:	3300      	adds	r3, #0
 8009892:	673b      	str	r3, [r7, #112]	; 0x70
		buildRequest(&packet, msg);
 8009894:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009896:	4619      	mov	r1, r3
 8009898:	4843      	ldr	r0, [pc, #268]	; (80099a8 <_Z19StartSocketSendTaskPKv+0x16c>)
 800989a:	f7fa f9ed 	bl	8003c78 <_Z12buildRequestP10SLMPPacketPh>
			uint16_t Size = 30;
 800989e:	231e      	movs	r3, #30
 80098a0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			static SLMPPacket packet1;
 80098a4:	4b41      	ldr	r3, [pc, #260]	; (80099ac <_Z19StartSocketSendTaskPKv+0x170>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 0301 	and.w	r3, r3, #1
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d108      	bne.n	80098c2 <_Z19StartSocketSendTaskPKv+0x86>
 80098b0:	483f      	ldr	r0, [pc, #252]	; (80099b0 <_Z19StartSocketSendTaskPKv+0x174>)
 80098b2:	f7ff ff42 	bl	800973a <_ZN10SLMPPacketC1Ev>
 80098b6:	4b3d      	ldr	r3, [pc, #244]	; (80099ac <_Z19StartSocketSendTaskPKv+0x170>)
 80098b8:	2201      	movs	r2, #1
 80098ba:	601a      	str	r2, [r3, #0]
 80098bc:	483d      	ldr	r0, [pc, #244]	; (80099b4 <_Z19StartSocketSendTaskPKv+0x178>)
 80098be:	f001 fc08 	bl	800b0d2 <atexit>
			  for(;;)
			  {
				  socket_client.socket_send(msg, msg_len);
 80098c2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80098c4:	4b37      	ldr	r3, [pc, #220]	; (80099a4 <_Z19StartSocketSendTaskPKv+0x168>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	461a      	mov	r2, r3
 80098cc:	483a      	ldr	r0, [pc, #232]	; (80099b8 <_Z19StartSocketSendTaskPKv+0x17c>)
 80098ce:	f7ff f99d 	bl	8008c0c <_ZN12SocketClient11socket_sendEPht>
				  osDelay(1000);
 80098d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80098d6:	f7fd f9f5 	bl	8006cc4 <osDelay>
				  socket_client.socket_receive(rbuf, Size, rdmaInd);
 80098da:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 80098de:	f107 011c 	add.w	r1, r7, #28
 80098e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098e4:	4834      	ldr	r0, [pc, #208]	; (80099b8 <_Z19StartSocketSendTaskPKv+0x17c>)
 80098e6:	f7ff f9cd 	bl	8008c84 <_ZN12SocketClient14socket_receiveEPhtPm>
				  parseResponse(&packet1, rbuf);
 80098ea:	f107 031c 	add.w	r3, r7, #28
 80098ee:	4619      	mov	r1, r3
 80098f0:	482f      	ldr	r0, [pc, #188]	; (80099b0 <_Z19StartSocketSendTaskPKv+0x174>)
 80098f2:	f7fa fd82 	bl	80043fa <_Z13parseResponseP10SLMPPacketPh>
				  std::vector<unsigned char> v = packet1.value.getValue();
 80098f6:	f107 0310 	add.w	r3, r7, #16
 80098fa:	4930      	ldr	r1, [pc, #192]	; (80099bc <_Z19StartSocketSendTaskPKv+0x180>)
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff ff01 	bl	8009704 <_ZN10ValueField8getValueEv>

				  Field<float, 4> res_val;
 8009902:	f107 0308 	add.w	r3, r7, #8
 8009906:	4618      	mov	r0, r3
 8009908:	f000 fad3 	bl	8009eb2 <_ZN5FieldIfLj4EEC1Ev>

				  unsigned char * begin = &packet1.value.getValue().front();
 800990c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009910:	492a      	ldr	r1, [pc, #168]	; (80099bc <_Z19StartSocketSendTaskPKv+0x180>)
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff fef6 	bl	8009704 <_ZN10ValueField8getValueEv>
 8009918:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800991c:	4618      	mov	r0, r3
 800991e:	f000 fad6 	bl	8009ece <_ZNSt6vectorIhSaIhEE5frontEv>
 8009922:	6678      	str	r0, [r7, #100]	; 0x64
 8009924:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009928:	4618      	mov	r0, r3
 800992a:	f000 fa65 	bl	8009df8 <_ZNSt6vectorIhSaIhEED1Ev>
				  res_val.getFromDump(begin);
 800992e:	f107 0308 	add.w	r3, r7, #8
 8009932:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009934:	4618      	mov	r0, r3
 8009936:	f000 fadd 	bl	8009ef4 <_ZN5FieldIfLj4EE11getFromDumpEPh>
				  float a = res_val.getValue();
 800993a:	f107 0308 	add.w	r3, r7, #8
 800993e:	4618      	mov	r0, r3
 8009940:	f000 faed 	bl	8009f1e <_ZN5FieldIfLj4EE8getValueEv>
 8009944:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60

				  if  (a != a_before) {
 8009948:	4b1d      	ldr	r3, [pc, #116]	; (80099c0 <_Z19StartSocketSendTaskPKv+0x184>)
 800994a:	edd3 7a00 	vldr	s15, [r3]
 800994e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009952:	eeb4 7a67 	vcmp.f32	s14, s15
 8009956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800995a:	d019      	beq.n	8009990 <_Z19StartSocketSendTaskPKv+0x154>
					  a_before = a;
 800995c:	4a18      	ldr	r2, [pc, #96]	; (80099c0 <_Z19StartSocketSendTaskPKv+0x184>)
 800995e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009960:	6013      	str	r3, [r2, #0]
					  clear();
 8009962:	f7fb fbad 	bl	80050c0 <_Z5clearv>
					  print(float_to_std_string(a).c_str());
 8009966:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800996a:	ed97 0a18 	vldr	s0, [r7, #96]	; 0x60
 800996e:	4618      	mov	r0, r3
 8009970:	f7fc ff2c 	bl	80067cc <_Z19float_to_std_stringB5cxx11f>
 8009974:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8009978:	4618      	mov	r0, r3
 800997a:	f001 fb11 	bl	800afa0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800997e:	4603      	mov	r3, r0
 8009980:	4618      	mov	r0, r3
 8009982:	f7fb fbbd 	bl	8005100 <_Z5printPKc>
 8009986:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800998a:	4618      	mov	r0, r3
 800998c:	f001 fa1d 	bl	800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
				  }
				  osDelay(100);
 8009990:	2064      	movs	r0, #100	; 0x64
 8009992:	f7fd f997 	bl	8006cc4 <osDelay>
				  std::vector<unsigned char> v = packet1.value.getValue();
 8009996:	f107 0310 	add.w	r3, r7, #16
 800999a:	4618      	mov	r0, r3
 800999c:	f000 fa2c 	bl	8009df8 <_ZNSt6vectorIhSaIhEED1Ev>
			  }
 80099a0:	e78f      	b.n	80098c2 <_Z19StartSocketSendTaskPKv+0x86>
 80099a2:	bf00      	nop
 80099a4:	20004284 	.word	0x20004284
 80099a8:	20004238 	.word	0x20004238
 80099ac:	200042d8 	.word	0x200042d8
 80099b0:	2000428c 	.word	0x2000428c
 80099b4:	0800982d 	.word	0x0800982d
 80099b8:	20004220 	.word	0x20004220
 80099bc:	200042c0 	.word	0x200042c0
 80099c0:	20004288 	.word	0x20004288

080099c4 <_ZN10ValueFieldaSEOS_>:
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	683a      	ldr	r2, [r7, #0]
 80099d2:	4611      	mov	r1, r2
 80099d4:	4618      	mov	r0, r3
 80099d6:	f000 fab3 	bl	8009f40 <_ZNSt6vectorIhSaIhEEaSEOS1_>
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	7b1a      	ldrb	r2, [r3, #12]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	731a      	strb	r2, [r3, #12]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4618      	mov	r0, r3
 80099e6:	3708      	adds	r7, #8
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <_ZN10SLMPPacketaSEOS_>:
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	683a      	ldr	r2, [r7, #0]
 80099fa:	8811      	ldrh	r1, [r2, #0]
 80099fc:	7892      	ldrb	r2, [r2, #2]
 80099fe:	8019      	strh	r1, [r3, #0]
 8009a00:	709a      	strb	r2, [r3, #2]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	3304      	adds	r3, #4
 8009a08:	3204      	adds	r2, #4
 8009a0a:	8811      	ldrh	r1, [r2, #0]
 8009a0c:	7892      	ldrb	r2, [r2, #2]
 8009a0e:	8019      	strh	r1, [r3, #0]
 8009a10:	709a      	strb	r2, [r3, #2]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	8912      	ldrh	r2, [r2, #8]
 8009a18:	811a      	strh	r2, [r3, #8]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	683a      	ldr	r2, [r7, #0]
 8009a1e:	8952      	ldrh	r2, [r2, #10]
 8009a20:	815a      	strh	r2, [r3, #10]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	683a      	ldr	r2, [r7, #0]
 8009a26:	330c      	adds	r3, #12
 8009a28:	320c      	adds	r2, #12
 8009a2a:	8811      	ldrh	r1, [r2, #0]
 8009a2c:	7892      	ldrb	r2, [r2, #2]
 8009a2e:	8019      	strh	r1, [r3, #0]
 8009a30:	709a      	strb	r2, [r3, #2]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	683a      	ldr	r2, [r7, #0]
 8009a36:	8a12      	ldrh	r2, [r2, #16]
 8009a38:	821a      	strh	r2, [r3, #16]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	683a      	ldr	r2, [r7, #0]
 8009a3e:	3312      	adds	r3, #18
 8009a40:	3212      	adds	r2, #18
 8009a42:	8811      	ldrh	r1, [r2, #0]
 8009a44:	7892      	ldrb	r2, [r2, #2]
 8009a46:	8019      	strh	r1, [r3, #0]
 8009a48:	709a      	strb	r2, [r3, #2]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	683a      	ldr	r2, [r7, #0]
 8009a4e:	3316      	adds	r3, #22
 8009a50:	3216      	adds	r2, #22
 8009a52:	8811      	ldrh	r1, [r2, #0]
 8009a54:	7892      	ldrb	r2, [r2, #2]
 8009a56:	8019      	strh	r1, [r3, #0]
 8009a58:	709a      	strb	r2, [r3, #2]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	683a      	ldr	r2, [r7, #0]
 8009a5e:	331a      	adds	r3, #26
 8009a60:	321a      	adds	r2, #26
 8009a62:	8811      	ldrh	r1, [r2, #0]
 8009a64:	7892      	ldrb	r2, [r2, #2]
 8009a66:	8019      	strh	r1, [r3, #0]
 8009a68:	709a      	strb	r2, [r3, #2]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	683a      	ldr	r2, [r7, #0]
 8009a6e:	3320      	adds	r3, #32
 8009a70:	3220      	adds	r2, #32
 8009a72:	6811      	ldr	r1, [r2, #0]
 8009a74:	6019      	str	r1, [r3, #0]
 8009a76:	7912      	ldrb	r2, [r2, #4]
 8009a78:	711a      	strb	r2, [r3, #4]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	683a      	ldr	r2, [r7, #0]
 8009a7e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009a80:	851a      	strh	r2, [r3, #40]	; 0x28
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	683a      	ldr	r2, [r7, #0]
 8009a86:	332a      	adds	r3, #42	; 0x2a
 8009a88:	322a      	adds	r2, #42	; 0x2a
 8009a8a:	8811      	ldrh	r1, [r2, #0]
 8009a8c:	7892      	ldrb	r2, [r2, #2]
 8009a8e:	8019      	strh	r1, [r3, #0]
 8009a90:	709a      	strb	r2, [r3, #2]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	683a      	ldr	r2, [r7, #0]
 8009a96:	332e      	adds	r3, #46	; 0x2e
 8009a98:	322e      	adds	r2, #46	; 0x2e
 8009a9a:	8811      	ldrh	r1, [r2, #0]
 8009a9c:	7892      	ldrb	r2, [r2, #2]
 8009a9e:	8019      	strh	r1, [r3, #0]
 8009aa0:	709a      	strb	r2, [r3, #2]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	3334      	adds	r3, #52	; 0x34
 8009aac:	4619      	mov	r1, r3
 8009aae:	4610      	mov	r0, r2
 8009ab0:	f7ff ff88 	bl	80099c4 <_ZN10ValueFieldaSEOS_>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	683a      	ldr	r2, [r7, #0]
 8009ab8:	3344      	adds	r3, #68	; 0x44
 8009aba:	3244      	adds	r2, #68	; 0x44
 8009abc:	8811      	ldrh	r1, [r2, #0]
 8009abe:	7892      	ldrb	r2, [r2, #2]
 8009ac0:	8019      	strh	r1, [r3, #0]
 8009ac2:	709a      	strb	r2, [r3, #2]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	683a      	ldr	r2, [r7, #0]
 8009ac8:	3348      	adds	r3, #72	; 0x48
 8009aca:	3248      	adds	r2, #72	; 0x48
 8009acc:	8811      	ldrh	r1, [r2, #0]
 8009ace:	7892      	ldrb	r2, [r2, #2]
 8009ad0:	8019      	strh	r1, [r3, #0]
 8009ad2:	709a      	strb	r2, [r3, #2]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3708      	adds	r7, #8
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
	...

08009ae0 <prepareSLMPRequest>:

//	vTaskDelete( NULL );
}

void prepareSLMPRequest(void) {
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b0a0      	sub	sp, #128	; 0x80
 8009ae4:	af00      	add	r7, sp, #0
	packet = SLMPPacket();
 8009ae6:	1d3b      	adds	r3, r7, #4
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff fe26 	bl	800973a <_ZN10SLMPPacketC1Ev>
 8009aee:	1d3b      	adds	r3, r7, #4
 8009af0:	4619      	mov	r1, r3
 8009af2:	4863      	ldr	r0, [pc, #396]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009af4:	f7ff ff7a 	bl	80099ec <_ZN10SLMPPacketaSEOS_>
 8009af8:	1d3b      	adds	r3, r7, #4
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7ff fe88 	bl	8009810 <_ZN10SLMPPacketD1Ev>

		  packet.is_serial_no = Field<unsigned short, 2>(0x0050);
 8009b00:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009b04:	2150      	movs	r1, #80	; 0x50
 8009b06:	4618      	mov	r0, r3
 8009b08:	f7fa fabb 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009b0c:	4b5c      	ldr	r3, [pc, #368]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b0e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009b12:	6812      	ldr	r2, [r2, #0]
 8009b14:	4611      	mov	r1, r2
 8009b16:	8019      	strh	r1, [r3, #0]
 8009b18:	3302      	adds	r3, #2
 8009b1a:	0c12      	lsrs	r2, r2, #16
 8009b1c:	701a      	strb	r2, [r3, #0]
		  packet.is_serial_no.exist = true;
 8009b1e:	4b58      	ldr	r3, [pc, #352]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b20:	2201      	movs	r2, #1
 8009b22:	709a      	strb	r2, [r3, #2]

		  packet.request_dest_net_no = Field<unsigned char, 1>(0x0);
 8009b24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8009b28:	2100      	movs	r1, #0
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f000 fa1d 	bl	8009f6a <_ZN5FieldIhLj1EEC1Eh>
 8009b30:	4a53      	ldr	r2, [pc, #332]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b32:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009b36:	8113      	strh	r3, [r2, #8]
		  packet.request_dest_net_no.exist = true;
 8009b38:	4b51      	ldr	r3, [pc, #324]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	725a      	strb	r2, [r3, #9]

		  packet.request_dest_station_no = Field<unsigned char, 1>(0xff);
 8009b3e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009b42:	21ff      	movs	r1, #255	; 0xff
 8009b44:	4618      	mov	r0, r3
 8009b46:	f000 fa10 	bl	8009f6a <_ZN5FieldIhLj1EEC1Eh>
 8009b4a:	4a4d      	ldr	r2, [pc, #308]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b4c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8009b50:	8153      	strh	r3, [r2, #10]
		  packet.request_dest_station_no.exist = true;
 8009b52:	4b4b      	ldr	r3, [pc, #300]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b54:	2201      	movs	r2, #1
 8009b56:	72da      	strb	r2, [r3, #11]

		  packet.request_processor = Field<unsigned short, 2>(0x3ff);
 8009b58:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8009b5c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7fa fa8e 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009b66:	4b46      	ldr	r3, [pc, #280]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b68:	330c      	adds	r3, #12
 8009b6a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8009b6e:	6812      	ldr	r2, [r2, #0]
 8009b70:	4611      	mov	r1, r2
 8009b72:	8019      	strh	r1, [r3, #0]
 8009b74:	3302      	adds	r3, #2
 8009b76:	0c12      	lsrs	r2, r2, #16
 8009b78:	701a      	strb	r2, [r3, #0]
		  packet.request_processor.exist = true;
 8009b7a:	4b41      	ldr	r3, [pc, #260]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	739a      	strb	r2, [r3, #14]

		  packet.request_reserved = Field<unsigned char, 1>(0x0);
 8009b80:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009b84:	2100      	movs	r1, #0
 8009b86:	4618      	mov	r0, r3
 8009b88:	f000 f9ef 	bl	8009f6a <_ZN5FieldIhLj1EEC1Eh>
 8009b8c:	4a3c      	ldr	r2, [pc, #240]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b8e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8009b92:	8213      	strh	r3, [r2, #16]
		  packet.request_reserved.exist = true;
 8009b94:	4b3a      	ldr	r3, [pc, #232]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009b96:	2201      	movs	r2, #1
 8009b98:	745a      	strb	r2, [r3, #17]

		  packet.monitoring_time = Field<unsigned short, 2>(0x1);
 8009b9a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f7fa fa6e 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009ba6:	4b36      	ldr	r3, [pc, #216]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009ba8:	3312      	adds	r3, #18
 8009baa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8009bae:	8811      	ldrh	r1, [r2, #0]
 8009bb0:	7892      	ldrb	r2, [r2, #2]
 8009bb2:	8019      	strh	r1, [r3, #0]
 8009bb4:	709a      	strb	r2, [r3, #2]
		  packet.monitoring_time.exist = true;
 8009bb6:	4b32      	ldr	r3, [pc, #200]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009bb8:	2201      	movs	r2, #1
 8009bba:	751a      	strb	r2, [r3, #20]

		  packet.command = Field<unsigned short, 2>(0x0401);
 8009bbc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8009bc0:	f240 4101 	movw	r1, #1025	; 0x401
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7fa fa5c 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009bca:	4b2d      	ldr	r3, [pc, #180]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009bcc:	3316      	adds	r3, #22
 8009bce:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8009bd2:	8811      	ldrh	r1, [r2, #0]
 8009bd4:	7892      	ldrb	r2, [r2, #2]
 8009bd6:	8019      	strh	r1, [r3, #0]
 8009bd8:	709a      	strb	r2, [r3, #2]
		  //packet.command = Field<unsigned short, 2>(0x1401);
		  packet.command.exist = true;
 8009bda:	4b29      	ldr	r3, [pc, #164]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009bdc:	2201      	movs	r2, #1
 8009bde:	761a      	strb	r2, [r3, #24]

		  packet.subcommand = Field<unsigned short, 2>(0x0);
 8009be0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009be4:	2100      	movs	r1, #0
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7fa fa4b 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009bec:	4b24      	ldr	r3, [pc, #144]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009bee:	331a      	adds	r3, #26
 8009bf0:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8009bf4:	8811      	ldrh	r1, [r2, #0]
 8009bf6:	7892      	ldrb	r2, [r2, #2]
 8009bf8:	8019      	strh	r1, [r3, #0]
 8009bfa:	709a      	strb	r2, [r3, #2]
		  packet.subcommand.exist = true;
 8009bfc:	4b20      	ldr	r3, [pc, #128]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009bfe:	2201      	movs	r2, #1
 8009c00:	771a      	strb	r2, [r3, #28]

		  packet.head_device_no = Field<unsigned int, 3>(100);
 8009c02:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8009c06:	2164      	movs	r1, #100	; 0x64
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f000 f9c1 	bl	8009f90 <_ZN5FieldIjLj3EEC1Ej>
 8009c0e:	4b1c      	ldr	r3, [pc, #112]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c10:	3320      	adds	r3, #32
 8009c12:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8009c16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c1a:	6018      	str	r0, [r3, #0]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	7019      	strb	r1, [r3, #0]
		  packet.head_device_no.exist = true;
 8009c20:	4b17      	ldr	r3, [pc, #92]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c22:	2201      	movs	r2, #1
 8009c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		  packet.device_code = Field<unsigned char, 1>(0xa8);
 8009c28:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009c2c:	21a8      	movs	r1, #168	; 0xa8
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f000 f99b 	bl	8009f6a <_ZN5FieldIhLj1EEC1Eh>
 8009c34:	4a12      	ldr	r2, [pc, #72]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c36:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8009c3a:	8513      	strh	r3, [r2, #40]	; 0x28
		  packet.device_code.exist = true;
 8009c3c:	4b10      	ldr	r3, [pc, #64]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

		  packet.no_of_device_points = Field<unsigned short, 2>(0x2);
 8009c44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8009c48:	2102      	movs	r1, #2
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f7fa fa19 	bl	8004082 <_ZN5FieldItLj2EEC1Et>
 8009c50:	4b0b      	ldr	r3, [pc, #44]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c52:	332a      	adds	r3, #42	; 0x2a
 8009c54:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8009c58:	8811      	ldrh	r1, [r2, #0]
 8009c5a:	7892      	ldrb	r2, [r2, #2]
 8009c5c:	8019      	strh	r1, [r3, #0]
 8009c5e:	709a      	strb	r2, [r3, #2]
		  packet.no_of_device_points.exist = true;
 8009c60:	4b07      	ldr	r3, [pc, #28]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c62:	2201      	movs	r2, #1
 8009c64:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

//		  packet.value = ValueField({12, '\x00', 14, '\x00'});
//		  packet.value.exist = true;

		  msg_len = getMsgLen(&packet);
 8009c68:	4805      	ldr	r0, [pc, #20]	; (8009c80 <prepareSLMPRequest+0x1a0>)
 8009c6a:	f7fa f8fa 	bl	8003e62 <_Z9getMsgLenP10SLMPPacket>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	461a      	mov	r2, r3
 8009c72:	4b04      	ldr	r3, [pc, #16]	; (8009c84 <prepareSLMPRequest+0x1a4>)
 8009c74:	601a      	str	r2, [r3, #0]
}
 8009c76:	bf00      	nop
 8009c78:	3780      	adds	r7, #128	; 0x80
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	20004238 	.word	0x20004238
 8009c84:	20004284 	.word	0x20004284

08009c88 <setup>:

void setup(UART_HandleTypeDef *main_huart, SPI_HandleTypeDef *main_hspi1,
		TIM_HandleTypeDef *main_htim, TIM_HandleTypeDef *main_htim2,
		TIM_HandleTypeDef *main_encoder_htim1, TIM_HandleTypeDef *main_encoder_htim2)
{
 8009c88:	b5b0      	push	{r4, r5, r7, lr}
 8009c8a:	b096      	sub	sp, #88	; 0x58
 8009c8c:	af04      	add	r7, sp, #16
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	60b9      	str	r1, [r7, #8]
 8009c92:	607a      	str	r2, [r7, #4]
 8009c94:	603b      	str	r3, [r7, #0]
	LiquidCrystal(GPIOC, GPIO_PIN_0, GPIO_PIN_12, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3, GPIO_PIN_4, GPIO_PIN_5);
 8009c96:	2320      	movs	r3, #32
 8009c98:	9303      	str	r3, [sp, #12]
 8009c9a:	2310      	movs	r3, #16
 8009c9c:	9302      	str	r3, [sp, #8]
 8009c9e:	2308      	movs	r3, #8
 8009ca0:	9301      	str	r3, [sp, #4]
 8009ca2:	2304      	movs	r3, #4
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	2302      	movs	r3, #2
 8009ca8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009cac:	2101      	movs	r1, #1
 8009cae:	4821      	ldr	r0, [pc, #132]	; (8009d34 <setup+0xac>)
 8009cb0:	f7fa ffb0 	bl	8004c14 <_Z13LiquidCrystalP12GPIO_TypeDefttttttt>
	  huart = main_huart;
 8009cb4:	4a20      	ldr	r2, [pc, #128]	; (8009d38 <setup+0xb0>)
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	6013      	str	r3, [r2, #0]
	  hspi = main_hspi1;
 8009cba:	4a20      	ldr	r2, [pc, #128]	; (8009d3c <setup+0xb4>)
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	6013      	str	r3, [r2, #0]
	  uart_helper.init(huart);
 8009cc0:	4b1d      	ldr	r3, [pc, #116]	; (8009d38 <setup+0xb0>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	481e      	ldr	r0, [pc, #120]	; (8009d40 <setup+0xb8>)
 8009cc8:	f7ff f8a4 	bl	8008e14 <_ZN10UartHelper4initEP20__UART_HandleTypeDef>

	  socket_client.init(hspi, &uart_helper);
 8009ccc:	4b1b      	ldr	r3, [pc, #108]	; (8009d3c <setup+0xb4>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a1b      	ldr	r2, [pc, #108]	; (8009d40 <setup+0xb8>)
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	481b      	ldr	r0, [pc, #108]	; (8009d44 <setup+0xbc>)
 8009cd6:	f7fe ff1f 	bl	8008b18 <_ZN12SocketClient4initEP19__SPI_HandleTypeDefP10UartHelper>
	  HAL_Delay(1000 * 2);
 8009cda:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009cde:	f7f7 f92d 	bl	8000f3c <HAL_Delay>
	  socket_client.socket_connect();
 8009ce2:	4818      	ldr	r0, [pc, #96]	; (8009d44 <setup+0xbc>)
 8009ce4:	f7fe ff7c 	bl	8008be0 <_ZN12SocketClient14socket_connectEv>

	  prepareSLMPRequest();
 8009ce8:	f7ff fefa 	bl	8009ae0 <prepareSLMPRequest>
	  //****** UART **********
	  osThreadDef(UartTask, StartUARTTask, osPriorityNormal, 1, 256);
 8009cec:	4b16      	ldr	r3, [pc, #88]	; (8009d48 <setup+0xc0>)
 8009cee:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8009cf2:	461d      	mov	r5, r3
 8009cf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009cf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009cf8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009cfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  osThreadCreate(osThread(UartTask), NULL);
 8009d00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009d04:	2100      	movs	r1, #0
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7fc ff90 	bl	8006c2c <osThreadCreate>
	  //****** UART Test ***************
//	  osThreadDef(SecondTask, StartSecondTask, osPriorityNormal, 1, 256);
//	  osThreadCreate(osThread(SecondTask), NULL);

	  //******* Socket Test *************
	  osThreadDef(SocketSendTask, StartSocketSendTask, osPriorityNormal, 1, 2048);
 8009d0c:	4b0f      	ldr	r3, [pc, #60]	; (8009d4c <setup+0xc4>)
 8009d0e:	f107 0410 	add.w	r4, r7, #16
 8009d12:	461d      	mov	r5, r3
 8009d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009d18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009d1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  osThreadCreate(osThread(SocketSendTask), NULL);
 8009d20:	f107 0310 	add.w	r3, r7, #16
 8009d24:	2100      	movs	r1, #0
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fc ff80 	bl	8006c2c <osThreadCreate>
}
 8009d2c:	bf00      	nop
 8009d2e:	3748      	adds	r7, #72	; 0x48
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bdb0      	pop	{r4, r5, r7, pc}
 8009d34:	40020800 	.word	0x40020800
 8009d38:	2000420c 	.word	0x2000420c
 8009d3c:	20004210 	.word	0x20004210
 8009d40:	20004214 	.word	0x20004214
 8009d44:	20004220 	.word	0x20004220
 8009d48:	0800d508 	.word	0x0800d508
 8009d4c:	0800d534 	.word	0x0800d534

08009d50 <_Znwj>:

void * operator new( size_t size )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
    return pvPortMalloc( size );
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f7fe fceb 	bl	8008734 <pvPortMalloc>
 8009d5e:	4603      	mov	r3, r0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3708      	adds	r7, #8
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <_ZdlPv>:
{
    return pvPortMalloc(size);
}

void operator delete( void * ptr )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
    vPortFree ( ptr );
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f7fe fda1 	bl	80088b8 <vPortFree>
}
 8009d76:	bf00      	nop
 8009d78:	3708      	adds	r7, #8
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <_ZNSt6vectorIhSaIhEEC1ERKS1_>:
      vector(const vector& __x)
 8009d7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d80:	b085      	sub	sp, #20
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
 8009d86:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8009d88:	687c      	ldr	r4, [r7, #4]
 8009d8a:	6838      	ldr	r0, [r7, #0]
 8009d8c:	f7fa f92b 	bl	8003fe6 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8009d90:	4605      	mov	r5, r0
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7fa fc39 	bl	800460c <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	f107 030c 	add.w	r3, r7, #12
 8009da0:	4611      	mov	r1, r2
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 f906 	bl	8009fb4 <_ZN9__gnu_cxx14__alloc_traitsISaIhEE17_S_select_on_copyERKS1_>
 8009da8:	f107 030c 	add.w	r3, r7, #12
 8009dac:	461a      	mov	r2, r3
 8009dae:	4629      	mov	r1, r5
 8009db0:	4620      	mov	r0, r4
 8009db2:	f000 f925 	bl	800a000 <_ZNSt12_Vector_baseIhSaIhEEC1EjRKS0_>
 8009db6:	f107 030c 	add.w	r3, r7, #12
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f000 f908 	bl	8009fd0 <_ZNSaIhED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8009dc0:	6838      	ldr	r0, [r7, #0]
 8009dc2:	f000 f94a 	bl	800a05a <_ZNKSt6vectorIhSaIhEE5beginEv>
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	6838      	ldr	r0, [r7, #0]
 8009dca:	f000 f95a 	bl	800a082 <_ZNKSt6vectorIhSaIhEE3endEv>
 8009dce:	4606      	mov	r6, r0
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f7fa fc23 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8009ddc:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8009dde:	4622      	mov	r2, r4
 8009de0:	4631      	mov	r1, r6
 8009de2:	4628      	mov	r0, r5
 8009de4:	f000 f961 	bl	800a0aa <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhhET0_T_SA_S9_RSaIT1_E>
 8009de8:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	605a      	str	r2, [r3, #4]
      }
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	4618      	mov	r0, r3
 8009df2:	3714      	adds	r7, #20
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009df8 <_ZNSt6vectorIhSaIhEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8009df8:	b5b0      	push	{r4, r5, r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681c      	ldr	r4, [r3, #0]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7fa fc09 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8009e10:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8009e12:	461a      	mov	r2, r3
 8009e14:	4629      	mov	r1, r5
 8009e16:	4620      	mov	r0, r4
 8009e18:	f7fa fc0e 	bl	8004638 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 f902 	bl	800a028 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4618      	mov	r0, r3
 8009e28:	3708      	adds	r7, #8
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bdb0      	pop	{r4, r5, r7, pc}

08009e2e <_ZNSt6vectorIhSaIhEEC1Ev>:
      vector()
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b082      	sub	sp, #8
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f000 f947 	bl	800a0cc <_ZNSt12_Vector_baseIhSaIhEEC1Ev>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	4618      	mov	r0, r3
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <_ZN5FieldItLj2EEC1Ev>:
	Field() {}
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	709a      	strb	r2, [r3, #2]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	4618      	mov	r0, r3
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <_ZN5FieldIhLj1EEC1Ev>:
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	705a      	strb	r2, [r3, #1]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	4618      	mov	r0, r3
 8009e76:	370c      	adds	r7, #12
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr

08009e80 <_ZN5FieldIjLj3EEC1Ev>:
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	711a      	strb	r2, [r3, #4]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4618      	mov	r0, r3
 8009e92:	370c      	adds	r7, #12
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr

08009e9c <_ZSt4moveIRSt6vectorIhSaIhEEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <_ZN5FieldIfLj4EEC1Ev>:
 8009eb2:	b480      	push	{r7}
 8009eb4:	b083      	sub	sp, #12
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	711a      	strb	r2, [r3, #4]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	370c      	adds	r7, #12
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <_ZNSt6vectorIhSaIhEE5frontEv>:
      front() _GLIBCXX_NOEXCEPT
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b084      	sub	sp, #16
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
	return *begin();
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7fa f84c 	bl	8003f74 <_ZNSt6vectorIhSaIhEE5beginEv>
 8009edc:	4603      	mov	r3, r0
 8009ede:	60fb      	str	r3, [r7, #12]
 8009ee0:	f107 030c 	add.w	r3, r7, #12
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f000 f8fe 	bl	800a0e6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEdeEv>
 8009eea:	4603      	mov	r3, r0
      }
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <_ZN5FieldIfLj4EE11getFromDumpEPh>:
	void getFromDump(unsigned char * begin) {std::copy(begin, begin + DumpSize, data.raw.begin());}
 8009ef4:	b590      	push	{r4, r7, lr}
 8009ef6:	b083      	sub	sp, #12
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	1d1c      	adds	r4, r3, #4
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 f8fa 	bl	800a0fe <_ZNSt5arrayIhLj4EE5beginEv>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	4621      	mov	r1, r4
 8009f10:	6838      	ldr	r0, [r7, #0]
 8009f12:	f7fa f918 	bl	8004146 <_ZSt4copyIPhS0_ET0_T_S2_S1_>
 8009f16:	bf00      	nop
 8009f18:	370c      	adds	r7, #12
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd90      	pop	{r4, r7, pc}

08009f1e <_ZN5FieldIfLj4EE8getValueEv>:
	ValueType getValue() {
 8009f1e:	b480      	push	{r7}
 8009f20:	b085      	sub	sp, #20
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
		ValueType tmp = this->data.value;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	60fb      	str	r3, [r7, #12]
		return tmp;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	ee07 3a90 	vmov	s15, r3
	}
 8009f32:	eeb0 0a67 	vmov.f32	s0, s15
 8009f36:	3714      	adds	r7, #20
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <_ZNSt6vectorIhSaIhEEaSEOS1_>:
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 8009f40:	b590      	push	{r4, r7, lr}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	6039      	str	r1, [r7, #0]
	constexpr bool __move_storage =
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	73fb      	strb	r3, [r7, #15]
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 8009f4e:	6838      	ldr	r0, [r7, #0]
 8009f50:	f7ff ffa4 	bl	8009e9c <_ZSt4moveIRSt6vectorIhSaIhEEEONSt16remove_referenceIT_E4typeEOS5_>
 8009f54:	4603      	mov	r3, r0
 8009f56:	4622      	mov	r2, r4
 8009f58:	4619      	mov	r1, r3
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 f8db 	bl	800a116 <_ZNSt6vectorIhSaIhEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 8009f60:	687b      	ldr	r3, [r7, #4]
      }
 8009f62:	4618      	mov	r0, r3
 8009f64:	3714      	adds	r7, #20
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd90      	pop	{r4, r7, pc}

08009f6a <_ZN5FieldIhLj1EEC1Eh>:
	Field(ValueType value) {
 8009f6a:	b480      	push	{r7}
 8009f6c:	b083      	sub	sp, #12
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	460b      	mov	r3, r1
 8009f74:	70fb      	strb	r3, [r7, #3]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	705a      	strb	r2, [r3, #1]
		data.value = value;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	78fa      	ldrb	r2, [r7, #3]
 8009f80:	701a      	strb	r2, [r3, #0]
	}
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <_ZN5FieldIjLj3EEC1Ej>:
	Field(ValueType value) {
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	711a      	strb	r2, [r3, #4]
		data.value = value;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	683a      	ldr	r2, [r7, #0]
 8009fa4:	601a      	str	r2, [r3, #0]
	}
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	4618      	mov	r0, r3
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <_ZN9__gnu_cxx14__alloc_traitsISaIhEE17_S_select_on_copyERKS1_>:
    template<typename _Ptr>
      static typename std::enable_if<__is_custom_pointer<_Ptr>::value>::type
      destroy(_Alloc& __a, _Ptr __p)
      { _Base_type::destroy(__a, std::addressof(*__p)); }

    static _Alloc _S_select_on_copy(const _Alloc& __a)
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 f8e5 	bl	800a192 <_ZNSt16allocator_traitsISaIhEE37select_on_container_copy_constructionERKS0_>
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	3708      	adds	r7, #8
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
	allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 f8f5 	bl	800a1c8 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3708      	adds	r7, #8
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f7ff ffed 	bl	8009fd0 <_ZNSaIhED1Ev>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <_ZNSt12_Vector_baseIhSaIhEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6879      	ldr	r1, [r7, #4]
 800a010:	4618      	mov	r0, r3
 800a012:	f000 f8e4 	bl	800a1de <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 800a016:	68b9      	ldr	r1, [r7, #8]
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f8f7 	bl	800a20c <_ZNSt12_Vector_baseIhSaIhEE17_M_create_storageEj>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4618      	mov	r0, r3
 800a022:	3710      	adds	r7, #16
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800a028:	b580      	push	{r7, lr}
 800a02a:	b082      	sub	sp, #8
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6819      	ldr	r1, [r3, #0]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 800a038:	461a      	mov	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 800a040:	461a      	mov	r2, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f7fa fbba 	bl	80047bc <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4618      	mov	r0, r3
 800a04c:	f7ff ffcc 	bl	8009fe8 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4618      	mov	r0, r3
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <_ZNKSt6vectorIhSaIhEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b084      	sub	sp, #16
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	60fb      	str	r3, [r7, #12]
 800a068:	f107 020c 	add.w	r2, r7, #12
 800a06c:	f107 0308 	add.w	r3, r7, #8
 800a070:	4611      	mov	r1, r2
 800a072:	4618      	mov	r0, r3
 800a074:	f000 f8e4 	bl	800a240 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	4618      	mov	r0, r3
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}

0800a082 <_ZNKSt6vectorIhSaIhEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 800a082:	b580      	push	{r7, lr}
 800a084:	b084      	sub	sp, #16
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	60fb      	str	r3, [r7, #12]
 800a090:	f107 020c 	add.w	r2, r7, #12
 800a094:	f107 0308 	add.w	r3, r7, #8
 800a098:	4611      	mov	r1, r2
 800a09a:	4618      	mov	r0, r3
 800a09c:	f000 f8d0 	bl	800a240 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhhET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b084      	sub	sp, #16
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	60f8      	str	r0, [r7, #12]
 800a0b2:	60b9      	str	r1, [r7, #8]
 800a0b4:	607a      	str	r2, [r7, #4]
 800a0b6:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	68b9      	ldr	r1, [r7, #8]
 800a0bc:	68f8      	ldr	r0, [r7, #12]
 800a0be:	f000 f8cf 	bl	800a260 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <_ZNSt12_Vector_baseIhSaIhEEC1Ev>:
      _Vector_base()
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b082      	sub	sp, #8
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f000 f8d4 	bl	800a284 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3708      	adds	r7, #8
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800a0e6:	b480      	push	{r7}
 800a0e8:	b083      	sub	sp, #12
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr

0800a0fe <_ZNSt5arrayIhLj4EE5beginEv>:
      begin() noexcept
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b082      	sub	sp, #8
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f907 	bl	800a31a <_ZNSt5arrayIhLj4EE4dataEv>
 800a10c:	4603      	mov	r3, r0
 800a10e:	4618      	mov	r0, r3
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <_ZNSt6vectorIhSaIhEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, std::true_type) noexcept
 800a116:	b590      	push	{r4, r7, lr}
 800a118:	b089      	sub	sp, #36	; 0x24
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	60f8      	str	r0, [r7, #12]
 800a11e:	60b9      	str	r1, [r7, #8]
 800a120:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 800a122:	68fa      	ldr	r2, [r7, #12]
 800a124:	f107 031c 	add.w	r3, r7, #28
 800a128:	4611      	mov	r1, r2
 800a12a:	4618      	mov	r0, r3
 800a12c:	f000 f902 	bl	800a334 <_ZNKSt12_Vector_baseIhSaIhEE13get_allocatorEv>
 800a130:	f107 021c 	add.w	r2, r7, #28
 800a134:	f107 0310 	add.w	r3, r7, #16
 800a138:	4611      	mov	r1, r2
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 f90b 	bl	800a356 <_ZNSt6vectorIhSaIhEEC1ERKS0_>
 800a140:	f107 031c 	add.w	r3, r7, #28
 800a144:	4618      	mov	r0, r3
 800a146:	f7ff ff43 	bl	8009fd0 <_ZNSaIhED1Ev>
	this->_M_impl._M_swap_data(__tmp._M_impl);
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f107 0210 	add.w	r2, r7, #16
 800a150:	4611      	mov	r1, r2
 800a152:	4618      	mov	r0, r3
 800a154:	f000 f8c1 	bl	800a2da <_ZNSt12_Vector_baseIhSaIhEE12_Vector_impl12_M_swap_dataERS2_>
	this->_M_impl._M_swap_data(__x._M_impl);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	4611      	mov	r1, r2
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 f8bb 	bl	800a2da <_ZNSt12_Vector_baseIhSaIhEE12_Vector_impl12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	4618      	mov	r0, r3
 800a168:	f7fa fa5b 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800a16c:	4604      	mov	r4, r0
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	4618      	mov	r0, r3
 800a172:	f7fa fa56 	bl	8004622 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800a176:	4603      	mov	r3, r0
 800a178:	4619      	mov	r1, r3
 800a17a:	4620      	mov	r0, r4
 800a17c:	f000 f8fa 	bl	800a374 <_ZSt15__alloc_on_moveISaIhEEvRT_S2_>
	vector __tmp(get_allocator());
 800a180:	f107 0310 	add.w	r3, r7, #16
 800a184:	4618      	mov	r0, r3
 800a186:	f7ff fe37 	bl	8009df8 <_ZNSt6vectorIhSaIhEED1Ev>
      }
 800a18a:	bf00      	nop
 800a18c:	3724      	adds	r7, #36	; 0x24
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd90      	pop	{r4, r7, pc}

0800a192 <_ZNSt16allocator_traitsISaIhEE37select_on_container_copy_constructionERKS0_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 800a192:	b580      	push	{r7, lr}
 800a194:	b082      	sub	sp, #8
 800a196:	af00      	add	r7, sp, #0
 800a198:	6078      	str	r0, [r7, #4]
 800a19a:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 800a19c:	6839      	ldr	r1, [r7, #0]
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 f804 	bl	800a1ac <_ZNSaIhEC1ERKS_>
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800a1b6:	6839      	ldr	r1, [r7, #0]
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f8e9 	bl	800a390 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3708      	adds	r7, #8
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b082      	sub	sp, #8
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 800a1e8:	6839      	ldr	r1, [r7, #0]
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f7ff ffde 	bl	800a1ac <_ZNSaIhEC1ERKS_>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	605a      	str	r2, [r3, #4]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	609a      	str	r2, [r3, #8]
	{ }
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4618      	mov	r0, r3
 800a206:	3708      	adds	r7, #8
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <_ZNSt12_Vector_baseIhSaIhEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
 800a214:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f7fa fb70 	bl	80048fe <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 800a21e:	4602      	mov	r2, r0
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	441a      	add	r2, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	609a      	str	r2, [r3, #8]
      }
 800a238:	bf00      	nop
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
 800a248:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	681a      	ldr	r2, [r3, #0]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	601a      	str	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	4618      	mov	r0, r3
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 800a26c:	2301      	movs	r3, #1
 800a26e:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800a270:	687a      	ldr	r2, [r7, #4]
 800a272:	68b9      	ldr	r1, [r7, #8]
 800a274:	68f8      	ldr	r0, [r7, #12]
 800a276:	f000 f897 	bl	800a3a8 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhEET0_T_SC_SB_>
 800a27a:	4603      	mov	r3, r0
    }
 800a27c:	4618      	mov	r0, r3
 800a27e:	3718      	adds	r7, #24
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>:
	_Vector_impl()
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 f89b 	bl	800a3c8 <_ZNSaIhEC1Ev>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	601a      	str	r2, [r3, #0]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	605a      	str	r2, [r3, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	609a      	str	r2, [r3, #8]
	{ }
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3708      	adds	r7, #8
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}

0800a2ae <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>:
    __miter_base(_Iterator __it)
 800a2ae:	b480      	push	{r7}
 800a2b0:	b083      	sub	sp, #12
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
    { return __it; }
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	370c      	adds	r7, #12
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <_ZSt4moveIRSaIhEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800a2c4:	b480      	push	{r7}
 800a2c6:	b083      	sub	sp, #12
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	370c      	adds	r7, #12
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <_ZNSt12_Vector_baseIhSaIhEE12_Vector_impl12_M_swap_dataERS2_>:
	void _M_swap_data(_Vector_impl& __x) _GLIBCXX_NOEXCEPT
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b082      	sub	sp, #8
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
 800a2e2:	6039      	str	r1, [r7, #0]
	  std::swap(_M_start, __x._M_start);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	4611      	mov	r1, r2
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f000 f8a3 	bl	800a436 <_ZSt4swapIPhENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	  std::swap(_M_finish, __x._M_finish);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	1d1a      	adds	r2, r3, #4
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	3304      	adds	r3, #4
 800a2f8:	4619      	mov	r1, r3
 800a2fa:	4610      	mov	r0, r2
 800a2fc:	f000 f89b 	bl	800a436 <_ZSt4swapIPhENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	  std::swap(_M_end_of_storage, __x._M_end_of_storage);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f103 0208 	add.w	r2, r3, #8
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	3308      	adds	r3, #8
 800a30a:	4619      	mov	r1, r3
 800a30c:	4610      	mov	r0, r2
 800a30e:	f000 f892 	bl	800a436 <_ZSt4swapIPhENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	}
 800a312:	bf00      	nop
 800a314:	3708      	adds	r7, #8
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}

0800a31a <_ZNSt5arrayIhLj4EE4dataEv>:
      data() noexcept
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b082      	sub	sp, #8
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4618      	mov	r0, r3
 800a326:	f000 f8a5 	bl	800a474 <_ZNSt14__array_traitsIhLj4EE6_S_ptrERA4_Kh>
 800a32a:	4603      	mov	r3, r0
 800a32c:	4618      	mov	r0, r3
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <_ZNKSt12_Vector_baseIhSaIhEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 800a33e:	6838      	ldr	r0, [r7, #0]
 800a340:	f7fa f964 	bl	800460c <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800a344:	4603      	mov	r3, r0
 800a346:	4619      	mov	r1, r3
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7ff ff2f 	bl	800a1ac <_ZNSaIhEC1ERKS_>
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <_ZNSt6vectorIhSaIhEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800a356:	b580      	push	{r7, lr}
 800a358:	b082      	sub	sp, #8
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
 800a35e:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6839      	ldr	r1, [r7, #0]
 800a364:	4618      	mov	r0, r3
 800a366:	f000 f890 	bl	800a48a <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4618      	mov	r0, r3
 800a36e:	3708      	adds	r7, #8
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <_ZSt15__alloc_on_moveISaIhEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 800a37e:	461a      	mov	r2, r3
 800a380:	6839      	ldr	r1, [r7, #0]
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f890 	bl	800a4a8 <_ZSt18__do_alloc_on_moveISaIhEEvRT_S2_St17integral_constantIbLb1EE>
    }
 800a388:	bf00      	nop
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4618      	mov	r0, r3
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	68b9      	ldr	r1, [r7, #8]
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 f882 	bl	800a4c2 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <_ZNSaIhEC1Ev>:
      allocator() throw() { }
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f88e 	bl	800a4f2 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3708      	adds	r7, #8
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 800a3e8:	1d3b      	adds	r3, r7, #4
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 f88c 	bl	800a508 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b086      	sub	sp, #24
 800a400:	af00      	add	r7, sp, #0
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	60b9      	str	r1, [r7, #8]
 800a406:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 800a408:	2301      	movs	r3, #1
 800a40a:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	68b9      	ldr	r1, [r7, #8]
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	f7f9 ff7f 	bl	8004314 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 800a416:	4603      	mov	r3, r0
    }
 800a418:	4618      	mov	r0, r3
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4618      	mov	r0, r3
 800a42c:	370c      	adds	r7, #12
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr

0800a436 <_ZSt4swapIPhENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
    inline
#if __cplusplus >= 201103L
    typename enable_if<__and_<__not_<__is_tuple_like<_Tp>>,
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
    swap(_Tp& __a, _Tp& __b)
 800a436:	b580      	push	{r7, lr}
 800a438:	b084      	sub	sp, #16
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
 800a43e:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f7ff ffed 	bl	800a420 <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>
 800a446:	4603      	mov	r3, r0
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 800a44c:	6838      	ldr	r0, [r7, #0]
 800a44e:	f7ff ffe7 	bl	800a420 <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>
 800a452:	4603      	mov	r3, r0
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 800a45a:	f107 030c 	add.w	r3, r7, #12
 800a45e:	4618      	mov	r0, r3
 800a460:	f7ff ffde 	bl	800a420 <_ZSt4moveIRPhEONSt16remove_referenceIT_E4typeEOS3_>
 800a464:	4603      	mov	r3, r0
 800a466:	681a      	ldr	r2, [r3, #0]
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	601a      	str	r2, [r3, #0]
    }
 800a46c:	bf00      	nop
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <_ZNSt14__array_traitsIhLj4EE6_S_ptrERA4_Kh>:
      _S_ptr(const _Type& __t) noexcept
 800a474:	b480      	push	{r7}
 800a476:	b083      	sub	sp, #12
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	4618      	mov	r0, r3
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b082      	sub	sp, #8
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6839      	ldr	r1, [r7, #0]
 800a498:	4618      	mov	r0, r3
 800a49a:	f7ff fea0 	bl	800a1de <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <_ZSt18__do_alloc_on_moveISaIhEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60f8      	str	r0, [r7, #12]
 800a4b0:	60b9      	str	r1, [r7, #8]
 800a4b2:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 800a4b4:	68b8      	ldr	r0, [r7, #8]
 800a4b6:	f7ff ff05 	bl	800a2c4 <_ZSt4moveIRSaIhEEONSt16remove_referenceIT_E4typeEOS3_>
 800a4ba:	bf00      	nop
 800a4bc:	3710      	adds	r7, #16
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>:
    copy(_II __first, _II __last, _OI __result)
 800a4c2:	b590      	push	{r4, r7, lr}
 800a4c4:	b085      	sub	sp, #20
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	60f8      	str	r0, [r7, #12]
 800a4ca:	60b9      	str	r1, [r7, #8]
 800a4cc:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 800a4ce:	68f8      	ldr	r0, [r7, #12]
 800a4d0:	f7ff feed 	bl	800a2ae <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	68b8      	ldr	r0, [r7, #8]
 800a4d8:	f7ff fee9 	bl	800a2ae <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>
 800a4dc:	4603      	mov	r3, r0
	       __result));
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f000 f81b 	bl	800a51e <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET1_T0_SA_S9_>
 800a4e8:	4603      	mov	r3, r0
    }
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3714      	adds	r7, #20
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd90      	pop	{r4, r7, pc}

0800a4f2 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800a4f2:	b480      	push	{r7}
 800a4f4:	b083      	sub	sp, #12
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	370c      	adds	r7, #12
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr

0800a508 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800a508:	b480      	push	{r7}
 800a50a:	b083      	sub	sp, #12
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4618      	mov	r0, r3
 800a514:	370c      	adds	r7, #12
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET1_T0_SA_S9_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800a51e:	b5b0      	push	{r4, r5, r7, lr}
 800a520:	b084      	sub	sp, #16
 800a522:	af00      	add	r7, sp, #0
 800a524:	60f8      	str	r0, [r7, #12]
 800a526:	60b9      	str	r1, [r7, #8]
 800a528:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800a52a:	68f8      	ldr	r0, [r7, #12]
 800a52c:	f7ff ff58 	bl	800a3e0 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 800a530:	4604      	mov	r4, r0
 800a532:	68b8      	ldr	r0, [r7, #8]
 800a534:	f7ff ff54 	bl	800a3e0 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 800a538:	4605      	mov	r5, r0
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f7f9 fe74 	bl	8004228 <_ZSt12__niter_baseIPhET_S1_>
 800a540:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 800a542:	461a      	mov	r2, r3
 800a544:	4629      	mov	r1, r5
 800a546:	4620      	mov	r0, r4
 800a548:	f7ff ff58 	bl	800a3fc <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 800a54c:	4603      	mov	r3, r0
    }
 800a54e:	4618      	mov	r0, r3
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a558 <_Z41__static_initialization_and_destruction_0ii>:

void operator delete[]( void * ptr )
{
    vPortFree ( ptr );
}
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2b01      	cmp	r3, #1
 800a566:	d10d      	bne.n	800a584 <_Z41__static_initialization_and_destruction_0ii+0x2c>
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a56e:	4293      	cmp	r3, r2
 800a570:	d108      	bne.n	800a584 <_Z41__static_initialization_and_destruction_0ii+0x2c>
UartHelper uart_helper;
 800a572:	480f      	ldr	r0, [pc, #60]	; (800a5b0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800a574:	f7fe fc18 	bl	8008da8 <_ZN10UartHelperC1Ev>
SocketClient socket_client;
 800a578:	480e      	ldr	r0, [pc, #56]	; (800a5b4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800a57a:	f7fe fab1 	bl	8008ae0 <_ZN12SocketClientC1Ev>
SLMPPacket packet;
 800a57e:	480e      	ldr	r0, [pc, #56]	; (800a5b8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800a580:	f7ff f8db 	bl	800973a <_ZN10SLMPPacketC1Ev>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10d      	bne.n	800a5a6 <_Z41__static_initialization_and_destruction_0ii+0x4e>
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a590:	4293      	cmp	r3, r2
 800a592:	d108      	bne.n	800a5a6 <_Z41__static_initialization_and_destruction_0ii+0x4e>
 800a594:	4808      	ldr	r0, [pc, #32]	; (800a5b8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800a596:	f7ff f93b 	bl	8009810 <_ZN10SLMPPacketD1Ev>
SocketClient socket_client;
 800a59a:	4806      	ldr	r0, [pc, #24]	; (800a5b4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800a59c:	f7fe faf6 	bl	8008b8c <_ZN12SocketClientD1Ev>
UartHelper uart_helper;
 800a5a0:	4803      	ldr	r0, [pc, #12]	; (800a5b0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800a5a2:	f7fe fc17 	bl	8008dd4 <_ZN10UartHelperD1Ev>
}
 800a5a6:	bf00      	nop
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20004214 	.word	0x20004214
 800a5b4:	20004220 	.word	0x20004220
 800a5b8:	20004238 	.word	0x20004238

0800a5bc <_GLOBAL__sub_I_huart>:
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a5c4:	2001      	movs	r0, #1
 800a5c6:	f7ff ffc7 	bl	800a558 <_Z41__static_initialization_and_destruction_0ii>
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <_GLOBAL__sub_D_huart>:
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	f7ff ffbf 	bl	800a558 <_Z41__static_initialization_and_destruction_0ii>
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	607b      	str	r3, [r7, #4]
 800a5e6:	4b12      	ldr	r3, [pc, #72]	; (800a630 <HAL_MspInit+0x54>)
 800a5e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5ea:	4a11      	ldr	r2, [pc, #68]	; (800a630 <HAL_MspInit+0x54>)
 800a5ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a5f0:	6453      	str	r3, [r2, #68]	; 0x44
 800a5f2:	4b0f      	ldr	r3, [pc, #60]	; (800a630 <HAL_MspInit+0x54>)
 800a5f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a5fa:	607b      	str	r3, [r7, #4]
 800a5fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a5fe:	2300      	movs	r3, #0
 800a600:	603b      	str	r3, [r7, #0]
 800a602:	4b0b      	ldr	r3, [pc, #44]	; (800a630 <HAL_MspInit+0x54>)
 800a604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a606:	4a0a      	ldr	r2, [pc, #40]	; (800a630 <HAL_MspInit+0x54>)
 800a608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a60c:	6413      	str	r3, [r2, #64]	; 0x40
 800a60e:	4b08      	ldr	r3, [pc, #32]	; (800a630 <HAL_MspInit+0x54>)
 800a610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a616:	603b      	str	r3, [r7, #0]
 800a618:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a61a:	2200      	movs	r2, #0
 800a61c:	210f      	movs	r1, #15
 800a61e:	f06f 0001 	mvn.w	r0, #1
 800a622:	f7f6 fd65 	bl	80010f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a626:	bf00      	nop
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	40023800 	.word	0x40023800

0800a634 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b08a      	sub	sp, #40	; 0x28
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a63c:	f107 0314 	add.w	r3, r7, #20
 800a640:	2200      	movs	r2, #0
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	605a      	str	r2, [r3, #4]
 800a646:	609a      	str	r2, [r3, #8]
 800a648:	60da      	str	r2, [r3, #12]
 800a64a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a19      	ldr	r2, [pc, #100]	; (800a6b8 <HAL_SPI_MspInit+0x84>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d12b      	bne.n	800a6ae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a656:	2300      	movs	r3, #0
 800a658:	613b      	str	r3, [r7, #16]
 800a65a:	4b18      	ldr	r3, [pc, #96]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a65c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a65e:	4a17      	ldr	r2, [pc, #92]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a660:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a664:	6453      	str	r3, [r2, #68]	; 0x44
 800a666:	4b15      	ldr	r3, [pc, #84]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a66a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a66e:	613b      	str	r3, [r7, #16]
 800a670:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a672:	2300      	movs	r3, #0
 800a674:	60fb      	str	r3, [r7, #12]
 800a676:	4b11      	ldr	r3, [pc, #68]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a67a:	4a10      	ldr	r2, [pc, #64]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a67c:	f043 0301 	orr.w	r3, r3, #1
 800a680:	6313      	str	r3, [r2, #48]	; 0x30
 800a682:	4b0e      	ldr	r3, [pc, #56]	; (800a6bc <HAL_SPI_MspInit+0x88>)
 800a684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a686:	f003 0301 	and.w	r3, r3, #1
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a68e:	23e0      	movs	r3, #224	; 0xe0
 800a690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a692:	2302      	movs	r3, #2
 800a694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a696:	2300      	movs	r3, #0
 800a698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a69a:	2303      	movs	r3, #3
 800a69c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a69e:	2305      	movs	r3, #5
 800a6a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6a2:	f107 0314 	add.w	r3, r7, #20
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	4805      	ldr	r0, [pc, #20]	; (800a6c0 <HAL_SPI_MspInit+0x8c>)
 800a6aa:	f7f6 fd4b 	bl	8001144 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800a6ae:	bf00      	nop
 800a6b0:	3728      	adds	r7, #40	; 0x28
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	40013000 	.word	0x40013000
 800a6bc:	40023800 	.word	0x40023800
 800a6c0:	40020000 	.word	0x40020000

0800a6c4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b08c      	sub	sp, #48	; 0x30
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6cc:	f107 031c 	add.w	r3, r7, #28
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	601a      	str	r2, [r3, #0]
 800a6d4:	605a      	str	r2, [r3, #4]
 800a6d6:	609a      	str	r2, [r3, #8]
 800a6d8:	60da      	str	r2, [r3, #12]
 800a6da:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a32      	ldr	r2, [pc, #200]	; (800a7ac <HAL_TIM_Encoder_MspInit+0xe8>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d12d      	bne.n	800a742 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	61bb      	str	r3, [r7, #24]
 800a6ea:	4b31      	ldr	r3, [pc, #196]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a6ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6ee:	4a30      	ldr	r2, [pc, #192]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a6f0:	f043 0301 	orr.w	r3, r3, #1
 800a6f4:	6453      	str	r3, [r2, #68]	; 0x44
 800a6f6:	4b2e      	ldr	r3, [pc, #184]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6fa:	f003 0301 	and.w	r3, r3, #1
 800a6fe:	61bb      	str	r3, [r7, #24]
 800a700:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a702:	2300      	movs	r3, #0
 800a704:	617b      	str	r3, [r7, #20]
 800a706:	4b2a      	ldr	r3, [pc, #168]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a70a:	4a29      	ldr	r2, [pc, #164]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a70c:	f043 0301 	orr.w	r3, r3, #1
 800a710:	6313      	str	r3, [r2, #48]	; 0x30
 800a712:	4b27      	ldr	r3, [pc, #156]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a716:	f003 0301 	and.w	r3, r3, #1
 800a71a:	617b      	str	r3, [r7, #20]
 800a71c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a71e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a724:	2302      	movs	r3, #2
 800a726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a728:	2300      	movs	r3, #0
 800a72a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a72c:	2300      	movs	r3, #0
 800a72e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a730:	2301      	movs	r3, #1
 800a732:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a734:	f107 031c 	add.w	r3, r7, #28
 800a738:	4619      	mov	r1, r3
 800a73a:	481e      	ldr	r0, [pc, #120]	; (800a7b4 <HAL_TIM_Encoder_MspInit+0xf0>)
 800a73c:	f7f6 fd02 	bl	8001144 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800a740:	e030      	b.n	800a7a4 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM2)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a74a:	d12b      	bne.n	800a7a4 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a74c:	2300      	movs	r3, #0
 800a74e:	613b      	str	r3, [r7, #16]
 800a750:	4b17      	ldr	r3, [pc, #92]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a754:	4a16      	ldr	r2, [pc, #88]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a756:	f043 0301 	orr.w	r3, r3, #1
 800a75a:	6413      	str	r3, [r2, #64]	; 0x40
 800a75c:	4b14      	ldr	r3, [pc, #80]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a75e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a760:	f003 0301 	and.w	r3, r3, #1
 800a764:	613b      	str	r3, [r7, #16]
 800a766:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a768:	2300      	movs	r3, #0
 800a76a:	60fb      	str	r3, [r7, #12]
 800a76c:	4b10      	ldr	r3, [pc, #64]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a76e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a770:	4a0f      	ldr	r2, [pc, #60]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a772:	f043 0301 	orr.w	r3, r3, #1
 800a776:	6313      	str	r3, [r2, #48]	; 0x30
 800a778:	4b0d      	ldr	r3, [pc, #52]	; (800a7b0 <HAL_TIM_Encoder_MspInit+0xec>)
 800a77a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a77c:	f003 0301 	and.w	r3, r3, #1
 800a780:	60fb      	str	r3, [r7, #12]
 800a782:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a784:	2303      	movs	r3, #3
 800a786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a788:	2302      	movs	r3, #2
 800a78a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a78c:	2300      	movs	r3, #0
 800a78e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a790:	2300      	movs	r3, #0
 800a792:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a794:	2301      	movs	r3, #1
 800a796:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a798:	f107 031c 	add.w	r3, r7, #28
 800a79c:	4619      	mov	r1, r3
 800a79e:	4805      	ldr	r0, [pc, #20]	; (800a7b4 <HAL_TIM_Encoder_MspInit+0xf0>)
 800a7a0:	f7f6 fcd0 	bl	8001144 <HAL_GPIO_Init>
}
 800a7a4:	bf00      	nop
 800a7a6:	3730      	adds	r7, #48	; 0x30
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	40010000 	.word	0x40010000
 800a7b0:	40023800 	.word	0x40023800
 800a7b4:	40020000 	.word	0x40020000

0800a7b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b085      	sub	sp, #20
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4a0b      	ldr	r2, [pc, #44]	; (800a7f4 <HAL_TIM_Base_MspInit+0x3c>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d10d      	bne.n	800a7e6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	60fb      	str	r3, [r7, #12]
 800a7ce:	4b0a      	ldr	r3, [pc, #40]	; (800a7f8 <HAL_TIM_Base_MspInit+0x40>)
 800a7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7d2:	4a09      	ldr	r2, [pc, #36]	; (800a7f8 <HAL_TIM_Base_MspInit+0x40>)
 800a7d4:	f043 0302 	orr.w	r3, r3, #2
 800a7d8:	6413      	str	r3, [r2, #64]	; 0x40
 800a7da:	4b07      	ldr	r3, [pc, #28]	; (800a7f8 <HAL_TIM_Base_MspInit+0x40>)
 800a7dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7de:	f003 0302 	and.w	r3, r3, #2
 800a7e2:	60fb      	str	r3, [r7, #12]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a7e6:	bf00      	nop
 800a7e8:	3714      	adds	r7, #20
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr
 800a7f2:	bf00      	nop
 800a7f4:	40000400 	.word	0x40000400
 800a7f8:	40023800 	.word	0x40023800

0800a7fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b08a      	sub	sp, #40	; 0x28
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a804:	f107 0314 	add.w	r3, r7, #20
 800a808:	2200      	movs	r2, #0
 800a80a:	601a      	str	r2, [r3, #0]
 800a80c:	605a      	str	r2, [r3, #4]
 800a80e:	609a      	str	r2, [r3, #8]
 800a810:	60da      	str	r2, [r3, #12]
 800a812:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a21      	ldr	r2, [pc, #132]	; (800a8a0 <HAL_TIM_MspPostInit+0xa4>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d13c      	bne.n	800a898 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a81e:	2300      	movs	r3, #0
 800a820:	613b      	str	r3, [r7, #16]
 800a822:	4b20      	ldr	r3, [pc, #128]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a826:	4a1f      	ldr	r2, [pc, #124]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a828:	f043 0302 	orr.w	r3, r3, #2
 800a82c:	6313      	str	r3, [r2, #48]	; 0x30
 800a82e:	4b1d      	ldr	r3, [pc, #116]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a832:	f003 0302 	and.w	r3, r3, #2
 800a836:	613b      	str	r3, [r7, #16]
 800a838:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a83a:	2300      	movs	r3, #0
 800a83c:	60fb      	str	r3, [r7, #12]
 800a83e:	4b19      	ldr	r3, [pc, #100]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a842:	4a18      	ldr	r2, [pc, #96]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a844:	f043 0304 	orr.w	r3, r3, #4
 800a848:	6313      	str	r3, [r2, #48]	; 0x30
 800a84a:	4b16      	ldr	r3, [pc, #88]	; (800a8a4 <HAL_TIM_MspPostInit+0xa8>)
 800a84c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a84e:	f003 0304 	and.w	r3, r3, #4
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM3_CH4
    PC8     ------> TIM3_CH3
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a856:	2332      	movs	r3, #50	; 0x32
 800a858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a85a:	2302      	movs	r3, #2
 800a85c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a85e:	2300      	movs	r3, #0
 800a860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a862:	2300      	movs	r3, #0
 800a864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a866:	2302      	movs	r3, #2
 800a868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a86a:	f107 0314 	add.w	r3, r7, #20
 800a86e:	4619      	mov	r1, r3
 800a870:	480d      	ldr	r0, [pc, #52]	; (800a8a8 <HAL_TIM_MspPostInit+0xac>)
 800a872:	f7f6 fc67 	bl	8001144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800a876:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a87a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a87c:	2302      	movs	r3, #2
 800a87e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a880:	2300      	movs	r3, #0
 800a882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a884:	2300      	movs	r3, #0
 800a886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a888:	2302      	movs	r3, #2
 800a88a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a88c:	f107 0314 	add.w	r3, r7, #20
 800a890:	4619      	mov	r1, r3
 800a892:	4806      	ldr	r0, [pc, #24]	; (800a8ac <HAL_TIM_MspPostInit+0xb0>)
 800a894:	f7f6 fc56 	bl	8001144 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800a898:	bf00      	nop
 800a89a:	3728      	adds	r7, #40	; 0x28
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	40000400 	.word	0x40000400
 800a8a4:	40023800 	.word	0x40023800
 800a8a8:	40020400 	.word	0x40020400
 800a8ac:	40020800 	.word	0x40020800

0800a8b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b08a      	sub	sp, #40	; 0x28
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8b8:	f107 0314 	add.w	r3, r7, #20
 800a8bc:	2200      	movs	r2, #0
 800a8be:	601a      	str	r2, [r3, #0]
 800a8c0:	605a      	str	r2, [r3, #4]
 800a8c2:	609a      	str	r2, [r3, #8]
 800a8c4:	60da      	str	r2, [r3, #12]
 800a8c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a19      	ldr	r2, [pc, #100]	; (800a934 <HAL_UART_MspInit+0x84>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d12b      	bne.n	800a92a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	613b      	str	r3, [r7, #16]
 800a8d6:	4b18      	ldr	r3, [pc, #96]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8da:	4a17      	ldr	r2, [pc, #92]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a8dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8e0:	6413      	str	r3, [r2, #64]	; 0x40
 800a8e2:	4b15      	ldr	r3, [pc, #84]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8ea:	613b      	str	r3, [r7, #16]
 800a8ec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60fb      	str	r3, [r7, #12]
 800a8f2:	4b11      	ldr	r3, [pc, #68]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a8f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f6:	4a10      	ldr	r2, [pc, #64]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a8f8:	f043 0301 	orr.w	r3, r3, #1
 800a8fc:	6313      	str	r3, [r2, #48]	; 0x30
 800a8fe:	4b0e      	ldr	r3, [pc, #56]	; (800a938 <HAL_UART_MspInit+0x88>)
 800a900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800a90a:	230c      	movs	r3, #12
 800a90c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a90e:	2302      	movs	r3, #2
 800a910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a912:	2301      	movs	r3, #1
 800a914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a916:	2303      	movs	r3, #3
 800a918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a91a:	2307      	movs	r3, #7
 800a91c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a91e:	f107 0314 	add.w	r3, r7, #20
 800a922:	4619      	mov	r1, r3
 800a924:	4805      	ldr	r0, [pc, #20]	; (800a93c <HAL_UART_MspInit+0x8c>)
 800a926:	f7f6 fc0d 	bl	8001144 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800a92a:	bf00      	nop
 800a92c:	3728      	adds	r7, #40	; 0x28
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	40004400 	.word	0x40004400
 800a938:	40023800 	.word	0x40023800
 800a93c:	40020000 	.word	0x40020000

0800a940 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b08c      	sub	sp, #48	; 0x30
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800a948:	2300      	movs	r3, #0
 800a94a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800a94c:	2300      	movs	r3, #0
 800a94e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800a950:	2200      	movs	r2, #0
 800a952:	6879      	ldr	r1, [r7, #4]
 800a954:	201e      	movs	r0, #30
 800a956:	f7f6 fbcb 	bl	80010f0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 800a95a:	201e      	movs	r0, #30
 800a95c:	f7f6 fbe4 	bl	8001128 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800a960:	2300      	movs	r3, #0
 800a962:	60fb      	str	r3, [r7, #12]
 800a964:	4b1f      	ldr	r3, [pc, #124]	; (800a9e4 <HAL_InitTick+0xa4>)
 800a966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a968:	4a1e      	ldr	r2, [pc, #120]	; (800a9e4 <HAL_InitTick+0xa4>)
 800a96a:	f043 0304 	orr.w	r3, r3, #4
 800a96e:	6413      	str	r3, [r2, #64]	; 0x40
 800a970:	4b1c      	ldr	r3, [pc, #112]	; (800a9e4 <HAL_InitTick+0xa4>)
 800a972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a974:	f003 0304 	and.w	r3, r3, #4
 800a978:	60fb      	str	r3, [r7, #12]
 800a97a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800a97c:	f107 0210 	add.w	r2, r7, #16
 800a980:	f107 0314 	add.w	r3, r7, #20
 800a984:	4611      	mov	r1, r2
 800a986:	4618      	mov	r0, r3
 800a988:	f7f7 f9cc 	bl	8001d24 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800a98c:	f7f7 f9a2 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 800a990:	4603      	mov	r3, r0
 800a992:	005b      	lsls	r3, r3, #1
 800a994:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800a996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a998:	4a13      	ldr	r2, [pc, #76]	; (800a9e8 <HAL_InitTick+0xa8>)
 800a99a:	fba2 2303 	umull	r2, r3, r2, r3
 800a99e:	0c9b      	lsrs	r3, r3, #18
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800a9a4:	4b11      	ldr	r3, [pc, #68]	; (800a9ec <HAL_InitTick+0xac>)
 800a9a6:	4a12      	ldr	r2, [pc, #72]	; (800a9f0 <HAL_InitTick+0xb0>)
 800a9a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 800a9aa:	4b10      	ldr	r3, [pc, #64]	; (800a9ec <HAL_InitTick+0xac>)
 800a9ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a9b0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800a9b2:	4a0e      	ldr	r2, [pc, #56]	; (800a9ec <HAL_InitTick+0xac>)
 800a9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800a9b8:	4b0c      	ldr	r3, [pc, #48]	; (800a9ec <HAL_InitTick+0xac>)
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a9be:	4b0b      	ldr	r3, [pc, #44]	; (800a9ec <HAL_InitTick+0xac>)
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800a9c4:	4809      	ldr	r0, [pc, #36]	; (800a9ec <HAL_InitTick+0xac>)
 800a9c6:	f7f7 ff33 	bl	8002830 <HAL_TIM_Base_Init>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d104      	bne.n	800a9da <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800a9d0:	4806      	ldr	r0, [pc, #24]	; (800a9ec <HAL_InitTick+0xac>)
 800a9d2:	f7f7 ff58 	bl	8002886 <HAL_TIM_Base_Start_IT>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	e000      	b.n	800a9dc <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3730      	adds	r7, #48	; 0x30
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}
 800a9e4:	40023800 	.word	0x40023800
 800a9e8:	431bde83 	.word	0x431bde83
 800a9ec:	200044d8 	.word	0x200044d8
 800a9f0:	40000800 	.word	0x40000800

0800a9f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a9f8:	bf00      	nop
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr

0800aa02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800aa02:	b480      	push	{r7}
 800aa04:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  break;
 800aa06:	bf00      	nop
    /* USER CODE END W1_HardFault_IRQn 0 */
  }
}
 800aa08:	bf00      	nop
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr

0800aa12 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800aa12:	b480      	push	{r7}
 800aa14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800aa16:	e7fe      	b.n	800aa16 <MemManage_Handler+0x4>

0800aa18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800aa1c:	e7fe      	b.n	800aa1c <BusFault_Handler+0x4>

0800aa1e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800aa1e:	b480      	push	{r7}
 800aa20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800aa22:	e7fe      	b.n	800aa22 <UsageFault_Handler+0x4>

0800aa24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800aa24:	b480      	push	{r7}
 800aa26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800aa28:	bf00      	nop
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr
	...

0800aa34 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800aa38:	4802      	ldr	r0, [pc, #8]	; (800aa44 <TIM4_IRQHandler+0x10>)
 800aa3a:	f7f8 f80f 	bl	8002a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800aa3e:	bf00      	nop
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	200044d8 	.word	0x200044d8

0800aa48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800aa4c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800aa50:	f7f6 fd14 	bl	800147c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800aa54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800aa58:	f7f6 fd10 	bl	800147c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800aa5c:	bf00      	nop
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800aa60:	b480      	push	{r7}
 800aa62:	af00      	add	r7, sp, #0
	return 1;
 800aa64:	2301      	movs	r3, #1
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr

0800aa70 <_kill>:

int _kill(int pid, int sig)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800aa7a:	f000 fb31 	bl	800b0e0 <__errno>
 800aa7e:	4602      	mov	r2, r0
 800aa80:	2316      	movs	r3, #22
 800aa82:	6013      	str	r3, [r2, #0]
	return -1;
 800aa84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <_exit>:

void _exit (int status)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800aa98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f7ff ffe7 	bl	800aa70 <_kill>
	while (1) {}		/* Make sure we hang here */
 800aaa2:	e7fe      	b.n	800aaa2 <_exit+0x12>

0800aaa4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800aaac:	4b11      	ldr	r3, [pc, #68]	; (800aaf4 <_sbrk+0x50>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d102      	bne.n	800aaba <_sbrk+0x16>
		heap_end = &end;
 800aab4:	4b0f      	ldr	r3, [pc, #60]	; (800aaf4 <_sbrk+0x50>)
 800aab6:	4a10      	ldr	r2, [pc, #64]	; (800aaf8 <_sbrk+0x54>)
 800aab8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800aaba:	4b0e      	ldr	r3, [pc, #56]	; (800aaf4 <_sbrk+0x50>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800aac0:	4b0c      	ldr	r3, [pc, #48]	; (800aaf4 <_sbrk+0x50>)
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	4413      	add	r3, r2
 800aac8:	466a      	mov	r2, sp
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d907      	bls.n	800aade <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800aace:	f000 fb07 	bl	800b0e0 <__errno>
 800aad2:	4602      	mov	r2, r0
 800aad4:	230c      	movs	r3, #12
 800aad6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800aad8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aadc:	e006      	b.n	800aaec <_sbrk+0x48>
	}

	heap_end += incr;
 800aade:	4b05      	ldr	r3, [pc, #20]	; (800aaf4 <_sbrk+0x50>)
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	4413      	add	r3, r2
 800aae6:	4a03      	ldr	r2, [pc, #12]	; (800aaf4 <_sbrk+0x50>)
 800aae8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800aaea:	68fb      	ldr	r3, [r7, #12]
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3710      	adds	r7, #16
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	200042dc 	.word	0x200042dc
 800aaf8:	20004520 	.word	0x20004520

0800aafc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800aafc:	b480      	push	{r7}
 800aafe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ab00:	4b08      	ldr	r3, [pc, #32]	; (800ab24 <SystemInit+0x28>)
 800ab02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab06:	4a07      	ldr	r2, [pc, #28]	; (800ab24 <SystemInit+0x28>)
 800ab08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ab0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ab10:	4b04      	ldr	r3, [pc, #16]	; (800ab24 <SystemInit+0x28>)
 800ab12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ab16:	609a      	str	r2, [r3, #8]
#endif
}
 800ab18:	bf00      	nop
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	e000ed00 	.word	0xe000ed00

0800ab28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800ab28:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ab60 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ab2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ab2e:	e003      	b.n	800ab38 <LoopCopyDataInit>

0800ab30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ab30:	4b0c      	ldr	r3, [pc, #48]	; (800ab64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ab32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ab34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ab36:	3104      	adds	r1, #4

0800ab38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ab38:	480b      	ldr	r0, [pc, #44]	; (800ab68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ab3a:	4b0c      	ldr	r3, [pc, #48]	; (800ab6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ab3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ab3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ab40:	d3f6      	bcc.n	800ab30 <CopyDataInit>
  ldr  r2, =_sbss
 800ab42:	4a0b      	ldr	r2, [pc, #44]	; (800ab70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ab44:	e002      	b.n	800ab4c <LoopFillZerobss>

0800ab46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ab46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ab48:	f842 3b04 	str.w	r3, [r2], #4

0800ab4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ab4c:	4b09      	ldr	r3, [pc, #36]	; (800ab74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ab4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ab50:	d3f9      	bcc.n	800ab46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ab52:	f7ff ffd3 	bl	800aafc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ab56:	f000 fac9 	bl	800b0ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ab5a:	f7fe faa9 	bl	80090b0 <main>
  bx  lr    
 800ab5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800ab60:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800ab64:	0800d900 	.word	0x0800d900
  ldr  r0, =_sdata
 800ab68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ab6c:	20000204 	.word	0x20000204
  ldr  r2, =_sbss
 800ab70:	20000204 	.word	0x20000204
  ldr  r3, = _ebss
 800ab74:	2000451c 	.word	0x2000451c

0800ab78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ab78:	e7fe      	b.n	800ab78 <ADC_IRQHandler>

0800ab7a <_ZdlPvj>:
 800ab7a:	f7ff b8f5 	b.w	8009d68 <_ZdlPv>

0800ab7e <_ZNSaIcEC1Ev>:
 800ab7e:	4770      	bx	lr

0800ab80 <_ZNSaIcED1Ev>:
 800ab80:	4770      	bx	lr

0800ab82 <_ZSt17__throw_bad_allocv>:
 800ab82:	b508      	push	{r3, lr}
 800ab84:	f000 fa9e 	bl	800b0c4 <abort>

0800ab88 <_ZSt19__throw_logic_errorPKc>:
 800ab88:	b508      	push	{r3, lr}
 800ab8a:	f000 fa9b 	bl	800b0c4 <abort>

0800ab8e <_ZSt20__throw_length_errorPKc>:
 800ab8e:	b508      	push	{r3, lr}
 800ab90:	f000 fa98 	bl	800b0c4 <abort>

0800ab94 <_ZSt24__throw_out_of_range_fmtPKcz>:
 800ab94:	b40f      	push	{r0, r1, r2, r3}
 800ab96:	b580      	push	{r7, lr}
 800ab98:	b082      	sub	sp, #8
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	f107 0410 	add.w	r4, r7, #16
 800aba0:	f854 5b04 	ldr.w	r5, [r4], #4
 800aba4:	4628      	mov	r0, r5
 800aba6:	f7f5 fb6b 	bl	8000280 <strlen>
 800abaa:	f200 230e 	addw	r3, r0, #526	; 0x20e
 800abae:	f023 0307 	bic.w	r3, r3, #7
 800abb2:	ebad 0d03 	sub.w	sp, sp, r3
 800abb6:	f500 7100 	add.w	r1, r0, #512	; 0x200
 800abba:	4623      	mov	r3, r4
 800abbc:	462a      	mov	r2, r5
 800abbe:	4668      	mov	r0, sp
 800abc0:	607c      	str	r4, [r7, #4]
 800abc2:	f000 fa3f 	bl	800b044 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 800abc6:	f000 fa7d 	bl	800b0c4 <abort>

0800abca <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 800abca:	b10a      	cbz	r2, 800abd0 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 800abcc:	f000 bab2 	b.w	800b134 <memcpy>
 800abd0:	4770      	bx	lr

0800abd2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
 800abd2:	6001      	str	r1, [r0, #0]
 800abd4:	4770      	bx	lr

0800abd6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
 800abd6:	6800      	ldr	r0, [r0, #0]
 800abd8:	4770      	bx	lr

0800abda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
 800abda:	3008      	adds	r0, #8
 800abdc:	4770      	bx	lr

0800abde <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
 800abde:	6081      	str	r1, [r0, #8]
 800abe0:	4770      	bx	lr

0800abe2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
 800abe2:	6803      	ldr	r3, [r0, #0]
 800abe4:	6041      	str	r1, [r0, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	545a      	strb	r2, [r3, r1]
 800abea:	4770      	bx	lr

0800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800abec:	b508      	push	{r3, lr}
 800abee:	680b      	ldr	r3, [r1, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	da02      	bge.n	800abfa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 800abf4:	4809      	ldr	r0, [pc, #36]	; (800ac1c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 800abf6:	f7ff ffca 	bl	800ab8e <_ZSt20__throw_length_errorPKc>
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d908      	bls.n	800ac10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 800abfe:	0052      	lsls	r2, r2, #1
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d205      	bcs.n	800ac10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 800ac04:	2a00      	cmp	r2, #0
 800ac06:	bfb6      	itet	lt
 800ac08:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 800ac0c:	600a      	strge	r2, [r1, #0]
 800ac0e:	600b      	strlt	r3, [r1, #0]
 800ac10:	6808      	ldr	r0, [r1, #0]
 800ac12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ac16:	3001      	adds	r0, #1
 800ac18:	f7ff b89a 	b.w	8009d50 <_Znwj>
 800ac1c:	0800d603 	.word	0x0800d603

0800ac20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800ac20:	4603      	mov	r3, r0
 800ac22:	f853 0b08 	ldr.w	r0, [r3], #8
 800ac26:	4298      	cmp	r0, r3
 800ac28:	d001      	beq.n	800ac2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800ac2a:	f7ff b89d 	b.w	8009d68 <_ZdlPv>
 800ac2e:	4770      	bx	lr

0800ac30 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 800ac30:	b510      	push	{r4, lr}
 800ac32:	6843      	ldr	r3, [r0, #4]
 800ac34:	4299      	cmp	r1, r3
 800ac36:	4614      	mov	r4, r2
 800ac38:	d904      	bls.n	800ac44 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x14>
 800ac3a:	460a      	mov	r2, r1
 800ac3c:	4802      	ldr	r0, [pc, #8]	; (800ac48 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 800ac3e:	4621      	mov	r1, r4
 800ac40:	f7ff ffa8 	bl	800ab94 <_ZSt24__throw_out_of_range_fmtPKcz>
 800ac44:	4608      	mov	r0, r1
 800ac46:	bd10      	pop	{r4, pc}
 800ac48:	0800d588 	.word	0x0800d588

0800ac4c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 800ac4c:	b508      	push	{r3, lr}
 800ac4e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800ac52:	6840      	ldr	r0, [r0, #4]
 800ac54:	3901      	subs	r1, #1
 800ac56:	1a09      	subs	r1, r1, r0
 800ac58:	4291      	cmp	r1, r2
 800ac5a:	d202      	bcs.n	800ac62 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f7ff ff96 	bl	800ab8e <_ZSt20__throw_length_errorPKc>
 800ac62:	bd08      	pop	{r3, pc}

0800ac64 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 800ac64:	6803      	ldr	r3, [r0, #0]
 800ac66:	428b      	cmp	r3, r1
 800ac68:	d806      	bhi.n	800ac78 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 800ac6a:	6840      	ldr	r0, [r0, #4]
 800ac6c:	4418      	add	r0, r3
 800ac6e:	4281      	cmp	r1, r0
 800ac70:	bf94      	ite	ls
 800ac72:	2000      	movls	r0, #0
 800ac74:	2001      	movhi	r0, #1
 800ac76:	4770      	bx	lr
 800ac78:	2001      	movs	r0, #1
 800ac7a:	4770      	bx	lr

0800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800ac7c:	2a01      	cmp	r2, #1
 800ac7e:	b510      	push	{r4, lr}
 800ac80:	d102      	bne.n	800ac88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 800ac82:	780a      	ldrb	r2, [r1, #0]
 800ac84:	7002      	strb	r2, [r0, #0]
 800ac86:	bd10      	pop	{r4, pc}
 800ac88:	f7ff ff9f 	bl	800abca <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800ac8c:	e7fb      	b.n	800ac86 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

0800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 800ac8e:	2a01      	cmp	r2, #1
 800ac90:	b430      	push	{r4, r5}
 800ac92:	d103      	bne.n	800ac9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 800ac94:	780b      	ldrb	r3, [r1, #0]
 800ac96:	7003      	strb	r3, [r0, #0]
 800ac98:	bc30      	pop	{r4, r5}
 800ac9a:	4770      	bx	lr
 800ac9c:	2a00      	cmp	r2, #0
 800ac9e:	d0fb      	beq.n	800ac98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 800aca0:	bc30      	pop	{r4, r5}
 800aca2:	f000 ba52 	b.w	800b14a <memmove>

0800aca6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 800aca6:	460b      	mov	r3, r1
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	b410      	push	{r4}
 800acac:	4611      	mov	r1, r2
 800acae:	4604      	mov	r4, r0
 800acb0:	d103      	bne.n	800acba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x14>
 800acb2:	7022      	strb	r2, [r4, #0]
 800acb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acb8:	4770      	bx	lr
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d0fa      	beq.n	800acb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 800acbe:	461a      	mov	r2, r3
 800acc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acc4:	f000 ba5a 	b.w	800b17c <memset>

0800acc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
 800acc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acca:	290f      	cmp	r1, #15
 800accc:	4604      	mov	r4, r0
 800acce:	9101      	str	r1, [sp, #4]
 800acd0:	4615      	mov	r5, r2
 800acd2:	d906      	bls.n	800ace2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x1a>
 800acd4:	2200      	movs	r2, #0
 800acd6:	a901      	add	r1, sp, #4
 800acd8:	f7ff ff88 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800acdc:	9b01      	ldr	r3, [sp, #4]
 800acde:	6020      	str	r0, [r4, #0]
 800ace0:	60a3      	str	r3, [r4, #8]
 800ace2:	9901      	ldr	r1, [sp, #4]
 800ace4:	b119      	cbz	r1, 800acee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x26>
 800ace6:	462a      	mov	r2, r5
 800ace8:	6820      	ldr	r0, [r4, #0]
 800acea:	f7ff ffdc 	bl	800aca6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 800acee:	9b01      	ldr	r3, [sp, #4]
 800acf0:	6822      	ldr	r2, [r4, #0]
 800acf2:	6063      	str	r3, [r4, #4]
 800acf4:	2100      	movs	r1, #0
 800acf6:	54d1      	strb	r1, [r2, r3]
 800acf8:	b003      	add	sp, #12
 800acfa:	bd30      	pop	{r4, r5, pc}

0800acfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800acfc:	b508      	push	{r3, lr}
 800acfe:	1a52      	subs	r2, r2, r1
 800ad00:	f7ff ffbc 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800ad04:	bd08      	pop	{r3, pc}

0800ad06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800ad06:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad0a:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800ad0e:	4616      	mov	r6, r2
 800ad10:	6842      	ldr	r2, [r0, #4]
 800ad12:	469a      	mov	sl, r3
 800ad14:	eba8 0306 	sub.w	r3, r8, r6
 800ad18:	1a57      	subs	r7, r2, r1
 800ad1a:	4413      	add	r3, r2
 800ad1c:	6802      	ldr	r2, [r0, #0]
 800ad1e:	9301      	str	r3, [sp, #4]
 800ad20:	f100 0308 	add.w	r3, r0, #8
 800ad24:	429a      	cmp	r2, r3
 800ad26:	460d      	mov	r5, r1
 800ad28:	bf14      	ite	ne
 800ad2a:	6882      	ldrne	r2, [r0, #8]
 800ad2c:	220f      	moveq	r2, #15
 800ad2e:	a901      	add	r1, sp, #4
 800ad30:	4604      	mov	r4, r0
 800ad32:	f7ff ff5b 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800ad36:	1bbf      	subs	r7, r7, r6
 800ad38:	4681      	mov	r9, r0
 800ad3a:	b11d      	cbz	r5, 800ad44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800ad3c:	462a      	mov	r2, r5
 800ad3e:	6821      	ldr	r1, [r4, #0]
 800ad40:	f7ff ff9c 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800ad44:	f1ba 0f00 	cmp.w	sl, #0
 800ad48:	d008      	beq.n	800ad5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 800ad4a:	f1b8 0f00 	cmp.w	r8, #0
 800ad4e:	d005      	beq.n	800ad5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 800ad50:	4642      	mov	r2, r8
 800ad52:	4651      	mov	r1, sl
 800ad54:	eb09 0005 	add.w	r0, r9, r5
 800ad58:	f7ff ff90 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800ad5c:	b147      	cbz	r7, 800ad70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6a>
 800ad5e:	6821      	ldr	r1, [r4, #0]
 800ad60:	442e      	add	r6, r5
 800ad62:	eb05 0008 	add.w	r0, r5, r8
 800ad66:	463a      	mov	r2, r7
 800ad68:	4431      	add	r1, r6
 800ad6a:	4448      	add	r0, r9
 800ad6c:	f7ff ff86 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800ad70:	4620      	mov	r0, r4
 800ad72:	f7ff ff55 	bl	800ac20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800ad76:	9b01      	ldr	r3, [sp, #4]
 800ad78:	f8c4 9000 	str.w	r9, [r4]
 800ad7c:	60a3      	str	r3, [r4, #8]
 800ad7e:	b002      	add	sp, #8
 800ad80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ad84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>:
 800ad84:	b510      	push	{r4, lr}
 800ad86:	f100 0308 	add.w	r3, r0, #8
 800ad8a:	4604      	mov	r4, r0
 800ad8c:	6003      	str	r3, [r0, #0]
 800ad8e:	f7ff ff9b 	bl	800acc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 800ad92:	4620      	mov	r0, r4
 800ad94:	bd10      	pop	{r4, pc}

0800ad96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 800ad96:	b570      	push	{r4, r5, r6, lr}
 800ad98:	4604      	mov	r4, r0
 800ad9a:	460e      	mov	r6, r1
 800ad9c:	3008      	adds	r0, #8
 800ad9e:	6020      	str	r0, [r4, #0]
 800ada0:	f856 3b08 	ldr.w	r3, [r6], #8
 800ada4:	429e      	cmp	r6, r3
 800ada6:	460d      	mov	r5, r1
 800ada8:	d10b      	bne.n	800adc2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 800adaa:	2210      	movs	r2, #16
 800adac:	4631      	mov	r1, r6
 800adae:	f7ff ff0c 	bl	800abca <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800adb2:	686b      	ldr	r3, [r5, #4]
 800adb4:	6063      	str	r3, [r4, #4]
 800adb6:	2300      	movs	r3, #0
 800adb8:	602e      	str	r6, [r5, #0]
 800adba:	606b      	str	r3, [r5, #4]
 800adbc:	722b      	strb	r3, [r5, #8]
 800adbe:	4620      	mov	r0, r4
 800adc0:	bd70      	pop	{r4, r5, r6, pc}
 800adc2:	6023      	str	r3, [r4, #0]
 800adc4:	688b      	ldr	r3, [r1, #8]
 800adc6:	60a3      	str	r3, [r4, #8]
 800adc8:	e7f3      	b.n	800adb2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

0800adca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800adca:	b510      	push	{r4, lr}
 800adcc:	4604      	mov	r4, r0
 800adce:	f7ff ff27 	bl	800ac20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800add2:	4620      	mov	r0, r4
 800add4:	bd10      	pop	{r4, pc}

0800add6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 800add6:	6840      	ldr	r0, [r0, #4]
 800add8:	4770      	bx	lr

0800adda <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 800adda:	6802      	ldr	r2, [r0, #0]
 800addc:	f100 0308 	add.w	r3, r0, #8
 800ade0:	429a      	cmp	r2, r3
 800ade2:	bf14      	ite	ne
 800ade4:	6880      	ldrne	r0, [r0, #8]
 800ade6:	200f      	moveq	r0, #15
 800ade8:	4770      	bx	lr
	...

0800adec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 800adec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800adf2:	4614      	mov	r4, r2
 800adf4:	4681      	mov	r9, r0
 800adf6:	462a      	mov	r2, r5
 800adf8:	460f      	mov	r7, r1
 800adfa:	4698      	mov	r8, r3
 800adfc:	4621      	mov	r1, r4
 800adfe:	4b37      	ldr	r3, [pc, #220]	; (800aedc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf0>)
 800ae00:	f7ff ff24 	bl	800ac4c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800ae04:	464a      	mov	r2, r9
 800ae06:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ae0a:	f852 6b08 	ldr.w	r6, [r2], #8
 800ae0e:	4296      	cmp	r6, r2
 800ae10:	eba5 0b04 	sub.w	fp, r5, r4
 800ae14:	bf18      	it	ne
 800ae16:	f8d9 2008 	ldrne.w	r2, [r9, #8]
 800ae1a:	eb03 0a0b 	add.w	sl, r3, fp
 800ae1e:	bf08      	it	eq
 800ae20:	220f      	moveq	r2, #15
 800ae22:	4552      	cmp	r2, sl
 800ae24:	d34e      	bcc.n	800aec4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xd8>
 800ae26:	443e      	add	r6, r7
 800ae28:	4641      	mov	r1, r8
 800ae2a:	1bdf      	subs	r7, r3, r7
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	1b3f      	subs	r7, r7, r4
 800ae30:	f7ff ff18 	bl	800ac64 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 800ae34:	b170      	cbz	r0, 800ae54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 800ae36:	b137      	cbz	r7, 800ae46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x5a>
 800ae38:	42ac      	cmp	r4, r5
 800ae3a:	d004      	beq.n	800ae46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x5a>
 800ae3c:	463a      	mov	r2, r7
 800ae3e:	1931      	adds	r1, r6, r4
 800ae40:	1970      	adds	r0, r6, r5
 800ae42:	f7ff ff24 	bl	800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800ae46:	b30d      	cbz	r5, 800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800ae48:	462a      	mov	r2, r5
 800ae4a:	4641      	mov	r1, r8
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f7ff ff15 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800ae52:	e01b      	b.n	800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800ae54:	b135      	cbz	r5, 800ae64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x78>
 800ae56:	42ac      	cmp	r4, r5
 800ae58:	d33c      	bcc.n	800aed4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xe8>
 800ae5a:	462a      	mov	r2, r5
 800ae5c:	4641      	mov	r1, r8
 800ae5e:	4630      	mov	r0, r6
 800ae60:	f7ff ff15 	bl	800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800ae64:	b197      	cbz	r7, 800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800ae66:	42ac      	cmp	r4, r5
 800ae68:	d010      	beq.n	800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800ae6a:	463a      	mov	r2, r7
 800ae6c:	1931      	adds	r1, r6, r4
 800ae6e:	1970      	adds	r0, r6, r5
 800ae70:	f7ff ff0d 	bl	800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800ae74:	42ac      	cmp	r4, r5
 800ae76:	d209      	bcs.n	800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800ae78:	4434      	add	r4, r6
 800ae7a:	eb08 0305 	add.w	r3, r8, r5
 800ae7e:	429c      	cmp	r4, r3
 800ae80:	d30f      	bcc.n	800aea2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 800ae82:	462a      	mov	r2, r5
 800ae84:	4641      	mov	r1, r8
 800ae86:	4630      	mov	r0, r6
 800ae88:	f7ff ff01 	bl	800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800ae8c:	f8d9 3000 	ldr.w	r3, [r9]
 800ae90:	f8c9 a004 	str.w	sl, [r9, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	4648      	mov	r0, r9
 800ae98:	f803 200a 	strb.w	r2, [r3, sl]
 800ae9c:	b003      	add	sp, #12
 800ae9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea2:	4544      	cmp	r4, r8
 800aea4:	d803      	bhi.n	800aeae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xc2>
 800aea6:	462a      	mov	r2, r5
 800aea8:	eb08 010b 	add.w	r1, r8, fp
 800aeac:	e7ce      	b.n	800ae4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800aeae:	eba4 0408 	sub.w	r4, r4, r8
 800aeb2:	4622      	mov	r2, r4
 800aeb4:	4641      	mov	r1, r8
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	f7ff fee9 	bl	800ac8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800aebc:	1b2a      	subs	r2, r5, r4
 800aebe:	1971      	adds	r1, r6, r5
 800aec0:	1930      	adds	r0, r6, r4
 800aec2:	e7c4      	b.n	800ae4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x62>
 800aec4:	9500      	str	r5, [sp, #0]
 800aec6:	4643      	mov	r3, r8
 800aec8:	4622      	mov	r2, r4
 800aeca:	4639      	mov	r1, r7
 800aecc:	4648      	mov	r0, r9
 800aece:	f7ff ff1a 	bl	800ad06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800aed2:	e7db      	b.n	800ae8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 800aed4:	2f00      	cmp	r7, #0
 800aed6:	d0cf      	beq.n	800ae78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x8c>
 800aed8:	e7c7      	b.n	800ae6a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x7e>
 800aeda:	bf00      	nop
 800aedc:	0800d5bf 	.word	0x0800d5bf

0800aee0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
 800aee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aee2:	4604      	mov	r4, r0
 800aee4:	4615      	mov	r5, r2
 800aee6:	4a09      	ldr	r2, [pc, #36]	; (800af0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x2c>)
 800aee8:	460f      	mov	r7, r1
 800aeea:	461e      	mov	r6, r3
 800aeec:	f7ff fea0 	bl	800ac30 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 800aef0:	6862      	ldr	r2, [r4, #4]
 800aef2:	9b08      	ldr	r3, [sp, #32]
 800aef4:	9300      	str	r3, [sp, #0]
 800aef6:	1bd2      	subs	r2, r2, r7
 800aef8:	42aa      	cmp	r2, r5
 800aefa:	4601      	mov	r1, r0
 800aefc:	4633      	mov	r3, r6
 800aefe:	bf28      	it	cs
 800af00:	462a      	movcs	r2, r5
 800af02:	4620      	mov	r0, r4
 800af04:	f7ff ff72 	bl	800adec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 800af08:	b003      	add	sp, #12
 800af0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af0c:	0800d5ed 	.word	0x0800d5ed

0800af10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
 800af10:	b507      	push	{r0, r1, r2, lr}
 800af12:	6853      	ldr	r3, [r2, #4]
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	6813      	ldr	r3, [r2, #0]
 800af18:	2200      	movs	r2, #0
 800af1a:	f7ff ffe1 	bl	800aee0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 800af1e:	b003      	add	sp, #12
 800af20:	f85d fb04 	ldr.w	pc, [sp], #4

0800af24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800af24:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af26:	4604      	mov	r4, r0
 800af28:	4626      	mov	r6, r4
 800af2a:	6840      	ldr	r0, [r0, #4]
 800af2c:	f856 3b08 	ldr.w	r3, [r6], #8
 800af30:	42b3      	cmp	r3, r6
 800af32:	bf18      	it	ne
 800af34:	68a6      	ldrne	r6, [r4, #8]
 800af36:	eb00 0502 	add.w	r5, r0, r2
 800af3a:	bf08      	it	eq
 800af3c:	260f      	moveq	r6, #15
 800af3e:	42b5      	cmp	r5, r6
 800af40:	d80a      	bhi.n	800af58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 800af42:	b112      	cbz	r2, 800af4a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 800af44:	4418      	add	r0, r3
 800af46:	f7ff fe99 	bl	800ac7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800af4a:	6823      	ldr	r3, [r4, #0]
 800af4c:	6065      	str	r5, [r4, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	4620      	mov	r0, r4
 800af52:	555a      	strb	r2, [r3, r5]
 800af54:	b002      	add	sp, #8
 800af56:	bd70      	pop	{r4, r5, r6, pc}
 800af58:	9200      	str	r2, [sp, #0]
 800af5a:	460b      	mov	r3, r1
 800af5c:	2200      	movs	r2, #0
 800af5e:	4601      	mov	r1, r0
 800af60:	4620      	mov	r0, r4
 800af62:	f7ff fed0 	bl	800ad06 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800af66:	e7f0      	b.n	800af4a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

0800af68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 800af68:	b508      	push	{r3, lr}
 800af6a:	e9d1 1200 	ldrd	r1, r2, [r1]
 800af6e:	f7ff ffd9 	bl	800af24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800af72:	bd08      	pop	{r3, pc}

0800af74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800af74:	b570      	push	{r4, r5, r6, lr}
 800af76:	4604      	mov	r4, r0
 800af78:	4608      	mov	r0, r1
 800af7a:	460d      	mov	r5, r1
 800af7c:	f7f5 f980 	bl	8000280 <strlen>
 800af80:	4b06      	ldr	r3, [pc, #24]	; (800af9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800af82:	4606      	mov	r6, r0
 800af84:	4602      	mov	r2, r0
 800af86:	2100      	movs	r1, #0
 800af88:	4620      	mov	r0, r4
 800af8a:	f7ff fe5f 	bl	800ac4c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800af8e:	4632      	mov	r2, r6
 800af90:	4629      	mov	r1, r5
 800af92:	4620      	mov	r0, r4
 800af94:	f7ff ffc6 	bl	800af24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800af98:	bd70      	pop	{r4, r5, r6, pc}
 800af9a:	bf00      	nop
 800af9c:	0800d5d8 	.word	0x0800d5d8

0800afa0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800afa0:	6800      	ldr	r0, [r0, #0]
 800afa2:	4770      	bx	lr

0800afa4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
 800afa4:	6001      	str	r1, [r0, #0]
 800afa6:	4770      	bx	lr

0800afa8 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b09c      	sub	sp, #112	; 0x70
 800afac:	af00      	add	r7, sp, #0
 800afae:	1a0e      	subs	r6, r1, r0
 800afb0:	4680      	mov	r8, r0
 800afb2:	2269      	movs	r2, #105	; 0x69
 800afb4:	490e      	ldr	r1, [pc, #56]	; (800aff0 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 800afb6:	1d38      	adds	r0, r7, #4
 800afb8:	f000 f8bc 	bl	800b134 <memcpy>
 800afbc:	f106 0377 	add.w	r3, r6, #119	; 0x77
 800afc0:	f023 0307 	bic.w	r3, r3, #7
 800afc4:	ebad 0d03 	sub.w	sp, sp, r3
 800afc8:	466c      	mov	r4, sp
 800afca:	2268      	movs	r2, #104	; 0x68
 800afcc:	1d39      	adds	r1, r7, #4
 800afce:	1c75      	adds	r5, r6, #1
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 f8af 	bl	800b134 <memcpy>
 800afd6:	4425      	add	r5, r4
 800afd8:	4632      	mov	r2, r6
 800afda:	4641      	mov	r1, r8
 800afdc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800afe0:	f000 f8a8 	bl	800b134 <memcpy>
 800afe4:	2300      	movs	r3, #0
 800afe6:	f885 3067 	strb.w	r3, [r5, #103]	; 0x67
 800afea:	4620      	mov	r0, r4
 800afec:	f7ff fdcc 	bl	800ab88 <_ZSt19__throw_logic_errorPKc>
 800aff0:	0800d626 	.word	0x0800d626

0800aff4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 800aff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	b086      	sub	sp, #24
 800affa:	466d      	mov	r5, sp
 800affc:	f105 040c 	add.w	r4, r5, #12
 800b000:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800b040 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 800b004:	4623      	mov	r3, r4
 800b006:	f04f 0c0a 	mov.w	ip, #10
 800b00a:	fbb2 f6fc 	udiv	r6, r2, ip
 800b00e:	fb0c 2216 	mls	r2, ip, r6, r2
 800b012:	f81e 2002 	ldrb.w	r2, [lr, r2]
 800b016:	f803 2d01 	strb.w	r2, [r3, #-1]!
 800b01a:	4632      	mov	r2, r6
 800b01c:	2e00      	cmp	r6, #0
 800b01e:	d1f4      	bne.n	800b00a <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x16>
 800b020:	1ae4      	subs	r4, r4, r3
 800b022:	428c      	cmp	r4, r1
 800b024:	d808      	bhi.n	800b038 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 800b026:	f1c4 010c 	rsb	r1, r4, #12
 800b02a:	4622      	mov	r2, r4
 800b02c:	4429      	add	r1, r5
 800b02e:	f000 f881 	bl	800b134 <memcpy>
 800b032:	4620      	mov	r0, r4
 800b034:	46bd      	mov	sp, r7
 800b036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b038:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b03c:	e7f9      	b.n	800b032 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x3e>
 800b03e:	bf00      	nop
 800b040:	0800d61b 	.word	0x0800d61b

0800b044 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 800b044:	3901      	subs	r1, #1
 800b046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b04a:	4606      	mov	r6, r0
 800b04c:	4615      	mov	r5, r2
 800b04e:	1847      	adds	r7, r0, r1
 800b050:	4604      	mov	r4, r0
 800b052:	782a      	ldrb	r2, [r5, #0]
 800b054:	b392      	cbz	r2, 800b0bc <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x78>
 800b056:	42bc      	cmp	r4, r7
 800b058:	d22c      	bcs.n	800b0b4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 800b05a:	2a25      	cmp	r2, #37	; 0x25
 800b05c:	d107      	bne.n	800b06e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 800b05e:	786a      	ldrb	r2, [r5, #1]
 800b060:	2a73      	cmp	r2, #115	; 0x73
 800b062:	d009      	beq.n	800b078 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 800b064:	2a7a      	cmp	r2, #122	; 0x7a
 800b066:	d012      	beq.n	800b08e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4a>
 800b068:	2a25      	cmp	r2, #37	; 0x25
 800b06a:	d100      	bne.n	800b06e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 800b06c:	3501      	adds	r5, #1
 800b06e:	782a      	ldrb	r2, [r5, #0]
 800b070:	7022      	strb	r2, [r4, #0]
 800b072:	3501      	adds	r5, #1
 800b074:	3401      	adds	r4, #1
 800b076:	e7ec      	b.n	800b052 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 800b078:	1d19      	adds	r1, r3, #4
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	3b01      	subs	r3, #1
 800b07e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800b082:	b1a2      	cbz	r2, 800b0ae <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6a>
 800b084:	42bc      	cmp	r4, r7
 800b086:	d015      	beq.n	800b0b4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 800b088:	f804 2b01 	strb.w	r2, [r4], #1
 800b08c:	e7f7      	b.n	800b07e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3a>
 800b08e:	78aa      	ldrb	r2, [r5, #2]
 800b090:	2a75      	cmp	r2, #117	; 0x75
 800b092:	d1ec      	bne.n	800b06e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	1b39      	subs	r1, r7, r4
 800b098:	4620      	mov	r0, r4
 800b09a:	f103 0804 	add.w	r8, r3, #4
 800b09e:	f7ff ffa9 	bl	800aff4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	dd06      	ble.n	800b0b4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 800b0a6:	4404      	add	r4, r0
 800b0a8:	3503      	adds	r5, #3
 800b0aa:	4643      	mov	r3, r8
 800b0ac:	e7d1      	b.n	800b052 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 800b0ae:	3502      	adds	r5, #2
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	e7ce      	b.n	800b052 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	f7ff ff76 	bl	800afa8 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 800b0bc:	7022      	strb	r2, [r4, #0]
 800b0be:	1ba0      	subs	r0, r4, r6
 800b0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b0c4 <abort>:
 800b0c4:	b508      	push	{r3, lr}
 800b0c6:	2006      	movs	r0, #6
 800b0c8:	f000 fce4 	bl	800ba94 <raise>
 800b0cc:	2001      	movs	r0, #1
 800b0ce:	f7ff fcdf 	bl	800aa90 <_exit>

0800b0d2 <atexit>:
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	4601      	mov	r1, r0
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f000 bd31 	b.w	800bb40 <__register_exitproc>
	...

0800b0e0 <__errno>:
 800b0e0:	4b01      	ldr	r3, [pc, #4]	; (800b0e8 <__errno+0x8>)
 800b0e2:	6818      	ldr	r0, [r3, #0]
 800b0e4:	4770      	bx	lr
 800b0e6:	bf00      	nop
 800b0e8:	20000034 	.word	0x20000034

0800b0ec <__libc_init_array>:
 800b0ec:	b570      	push	{r4, r5, r6, lr}
 800b0ee:	4e0d      	ldr	r6, [pc, #52]	; (800b124 <__libc_init_array+0x38>)
 800b0f0:	4c0d      	ldr	r4, [pc, #52]	; (800b128 <__libc_init_array+0x3c>)
 800b0f2:	1ba4      	subs	r4, r4, r6
 800b0f4:	10a4      	asrs	r4, r4, #2
 800b0f6:	2500      	movs	r5, #0
 800b0f8:	42a5      	cmp	r5, r4
 800b0fa:	d109      	bne.n	800b110 <__libc_init_array+0x24>
 800b0fc:	4e0b      	ldr	r6, [pc, #44]	; (800b12c <__libc_init_array+0x40>)
 800b0fe:	4c0c      	ldr	r4, [pc, #48]	; (800b130 <__libc_init_array+0x44>)
 800b100:	f002 f918 	bl	800d334 <_init>
 800b104:	1ba4      	subs	r4, r4, r6
 800b106:	10a4      	asrs	r4, r4, #2
 800b108:	2500      	movs	r5, #0
 800b10a:	42a5      	cmp	r5, r4
 800b10c:	d105      	bne.n	800b11a <__libc_init_array+0x2e>
 800b10e:	bd70      	pop	{r4, r5, r6, pc}
 800b110:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b114:	4798      	blx	r3
 800b116:	3501      	adds	r5, #1
 800b118:	e7ee      	b.n	800b0f8 <__libc_init_array+0xc>
 800b11a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b11e:	4798      	blx	r3
 800b120:	3501      	adds	r5, #1
 800b122:	e7f2      	b.n	800b10a <__libc_init_array+0x1e>
 800b124:	0800d8f0 	.word	0x0800d8f0
 800b128:	0800d8f0 	.word	0x0800d8f0
 800b12c:	0800d8f0 	.word	0x0800d8f0
 800b130:	0800d8f8 	.word	0x0800d8f8

0800b134 <memcpy>:
 800b134:	b510      	push	{r4, lr}
 800b136:	1e43      	subs	r3, r0, #1
 800b138:	440a      	add	r2, r1
 800b13a:	4291      	cmp	r1, r2
 800b13c:	d100      	bne.n	800b140 <memcpy+0xc>
 800b13e:	bd10      	pop	{r4, pc}
 800b140:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b144:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b148:	e7f7      	b.n	800b13a <memcpy+0x6>

0800b14a <memmove>:
 800b14a:	4288      	cmp	r0, r1
 800b14c:	b510      	push	{r4, lr}
 800b14e:	eb01 0302 	add.w	r3, r1, r2
 800b152:	d807      	bhi.n	800b164 <memmove+0x1a>
 800b154:	1e42      	subs	r2, r0, #1
 800b156:	4299      	cmp	r1, r3
 800b158:	d00a      	beq.n	800b170 <memmove+0x26>
 800b15a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b15e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b162:	e7f8      	b.n	800b156 <memmove+0xc>
 800b164:	4283      	cmp	r3, r0
 800b166:	d9f5      	bls.n	800b154 <memmove+0xa>
 800b168:	1881      	adds	r1, r0, r2
 800b16a:	1ad2      	subs	r2, r2, r3
 800b16c:	42d3      	cmn	r3, r2
 800b16e:	d100      	bne.n	800b172 <memmove+0x28>
 800b170:	bd10      	pop	{r4, pc}
 800b172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b176:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b17a:	e7f7      	b.n	800b16c <memmove+0x22>

0800b17c <memset>:
 800b17c:	4402      	add	r2, r0
 800b17e:	4603      	mov	r3, r0
 800b180:	4293      	cmp	r3, r2
 800b182:	d100      	bne.n	800b186 <memset+0xa>
 800b184:	4770      	bx	lr
 800b186:	f803 1b01 	strb.w	r1, [r3], #1
 800b18a:	e7f9      	b.n	800b180 <memset+0x4>

0800b18c <__cvt>:
 800b18c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b190:	ec55 4b10 	vmov	r4, r5, d0
 800b194:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b196:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b19a:	2d00      	cmp	r5, #0
 800b19c:	460e      	mov	r6, r1
 800b19e:	4691      	mov	r9, r2
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	bfb8      	it	lt
 800b1a4:	4622      	movlt	r2, r4
 800b1a6:	462b      	mov	r3, r5
 800b1a8:	f027 0720 	bic.w	r7, r7, #32
 800b1ac:	bfbb      	ittet	lt
 800b1ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b1b2:	461d      	movlt	r5, r3
 800b1b4:	2300      	movge	r3, #0
 800b1b6:	232d      	movlt	r3, #45	; 0x2d
 800b1b8:	bfb8      	it	lt
 800b1ba:	4614      	movlt	r4, r2
 800b1bc:	2f46      	cmp	r7, #70	; 0x46
 800b1be:	700b      	strb	r3, [r1, #0]
 800b1c0:	d004      	beq.n	800b1cc <__cvt+0x40>
 800b1c2:	2f45      	cmp	r7, #69	; 0x45
 800b1c4:	d100      	bne.n	800b1c8 <__cvt+0x3c>
 800b1c6:	3601      	adds	r6, #1
 800b1c8:	2102      	movs	r1, #2
 800b1ca:	e000      	b.n	800b1ce <__cvt+0x42>
 800b1cc:	2103      	movs	r1, #3
 800b1ce:	ab03      	add	r3, sp, #12
 800b1d0:	9301      	str	r3, [sp, #4]
 800b1d2:	ab02      	add	r3, sp, #8
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	4632      	mov	r2, r6
 800b1d8:	4653      	mov	r3, sl
 800b1da:	ec45 4b10 	vmov	d0, r4, r5
 800b1de:	f000 fd9f 	bl	800bd20 <_dtoa_r>
 800b1e2:	2f47      	cmp	r7, #71	; 0x47
 800b1e4:	4680      	mov	r8, r0
 800b1e6:	d102      	bne.n	800b1ee <__cvt+0x62>
 800b1e8:	f019 0f01 	tst.w	r9, #1
 800b1ec:	d026      	beq.n	800b23c <__cvt+0xb0>
 800b1ee:	2f46      	cmp	r7, #70	; 0x46
 800b1f0:	eb08 0906 	add.w	r9, r8, r6
 800b1f4:	d111      	bne.n	800b21a <__cvt+0x8e>
 800b1f6:	f898 3000 	ldrb.w	r3, [r8]
 800b1fa:	2b30      	cmp	r3, #48	; 0x30
 800b1fc:	d10a      	bne.n	800b214 <__cvt+0x88>
 800b1fe:	2200      	movs	r2, #0
 800b200:	2300      	movs	r3, #0
 800b202:	4620      	mov	r0, r4
 800b204:	4629      	mov	r1, r5
 800b206:	f7f5 fc67 	bl	8000ad8 <__aeabi_dcmpeq>
 800b20a:	b918      	cbnz	r0, 800b214 <__cvt+0x88>
 800b20c:	f1c6 0601 	rsb	r6, r6, #1
 800b210:	f8ca 6000 	str.w	r6, [sl]
 800b214:	f8da 3000 	ldr.w	r3, [sl]
 800b218:	4499      	add	r9, r3
 800b21a:	2200      	movs	r2, #0
 800b21c:	2300      	movs	r3, #0
 800b21e:	4620      	mov	r0, r4
 800b220:	4629      	mov	r1, r5
 800b222:	f7f5 fc59 	bl	8000ad8 <__aeabi_dcmpeq>
 800b226:	b938      	cbnz	r0, 800b238 <__cvt+0xac>
 800b228:	2230      	movs	r2, #48	; 0x30
 800b22a:	9b03      	ldr	r3, [sp, #12]
 800b22c:	454b      	cmp	r3, r9
 800b22e:	d205      	bcs.n	800b23c <__cvt+0xb0>
 800b230:	1c59      	adds	r1, r3, #1
 800b232:	9103      	str	r1, [sp, #12]
 800b234:	701a      	strb	r2, [r3, #0]
 800b236:	e7f8      	b.n	800b22a <__cvt+0x9e>
 800b238:	f8cd 900c 	str.w	r9, [sp, #12]
 800b23c:	9b03      	ldr	r3, [sp, #12]
 800b23e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b240:	eba3 0308 	sub.w	r3, r3, r8
 800b244:	4640      	mov	r0, r8
 800b246:	6013      	str	r3, [r2, #0]
 800b248:	b004      	add	sp, #16
 800b24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b24e <__exponent>:
 800b24e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b250:	2900      	cmp	r1, #0
 800b252:	4604      	mov	r4, r0
 800b254:	bfba      	itte	lt
 800b256:	4249      	neglt	r1, r1
 800b258:	232d      	movlt	r3, #45	; 0x2d
 800b25a:	232b      	movge	r3, #43	; 0x2b
 800b25c:	2909      	cmp	r1, #9
 800b25e:	f804 2b02 	strb.w	r2, [r4], #2
 800b262:	7043      	strb	r3, [r0, #1]
 800b264:	dd20      	ble.n	800b2a8 <__exponent+0x5a>
 800b266:	f10d 0307 	add.w	r3, sp, #7
 800b26a:	461f      	mov	r7, r3
 800b26c:	260a      	movs	r6, #10
 800b26e:	fb91 f5f6 	sdiv	r5, r1, r6
 800b272:	fb06 1115 	mls	r1, r6, r5, r1
 800b276:	3130      	adds	r1, #48	; 0x30
 800b278:	2d09      	cmp	r5, #9
 800b27a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b27e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800b282:	4629      	mov	r1, r5
 800b284:	dc09      	bgt.n	800b29a <__exponent+0x4c>
 800b286:	3130      	adds	r1, #48	; 0x30
 800b288:	3b02      	subs	r3, #2
 800b28a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b28e:	42bb      	cmp	r3, r7
 800b290:	4622      	mov	r2, r4
 800b292:	d304      	bcc.n	800b29e <__exponent+0x50>
 800b294:	1a10      	subs	r0, r2, r0
 800b296:	b003      	add	sp, #12
 800b298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b29a:	4613      	mov	r3, r2
 800b29c:	e7e7      	b.n	800b26e <__exponent+0x20>
 800b29e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2a2:	f804 2b01 	strb.w	r2, [r4], #1
 800b2a6:	e7f2      	b.n	800b28e <__exponent+0x40>
 800b2a8:	2330      	movs	r3, #48	; 0x30
 800b2aa:	4419      	add	r1, r3
 800b2ac:	7083      	strb	r3, [r0, #2]
 800b2ae:	1d02      	adds	r2, r0, #4
 800b2b0:	70c1      	strb	r1, [r0, #3]
 800b2b2:	e7ef      	b.n	800b294 <__exponent+0x46>

0800b2b4 <_printf_float>:
 800b2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2b8:	b08d      	sub	sp, #52	; 0x34
 800b2ba:	460c      	mov	r4, r1
 800b2bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b2c0:	4616      	mov	r6, r2
 800b2c2:	461f      	mov	r7, r3
 800b2c4:	4605      	mov	r5, r0
 800b2c6:	f001 fae3 	bl	800c890 <_localeconv_r>
 800b2ca:	6803      	ldr	r3, [r0, #0]
 800b2cc:	9304      	str	r3, [sp, #16]
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f7f4 ffd6 	bl	8000280 <strlen>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	930a      	str	r3, [sp, #40]	; 0x28
 800b2d8:	f8d8 3000 	ldr.w	r3, [r8]
 800b2dc:	9005      	str	r0, [sp, #20]
 800b2de:	3307      	adds	r3, #7
 800b2e0:	f023 0307 	bic.w	r3, r3, #7
 800b2e4:	f103 0208 	add.w	r2, r3, #8
 800b2e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2ec:	f8d4 b000 	ldr.w	fp, [r4]
 800b2f0:	f8c8 2000 	str.w	r2, [r8]
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b2fc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b300:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b304:	9307      	str	r3, [sp, #28]
 800b306:	f8cd 8018 	str.w	r8, [sp, #24]
 800b30a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b30e:	4ba7      	ldr	r3, [pc, #668]	; (800b5ac <_printf_float+0x2f8>)
 800b310:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b314:	f7f5 fc12 	bl	8000b3c <__aeabi_dcmpun>
 800b318:	bb70      	cbnz	r0, 800b378 <_printf_float+0xc4>
 800b31a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b31e:	4ba3      	ldr	r3, [pc, #652]	; (800b5ac <_printf_float+0x2f8>)
 800b320:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b324:	f7f5 fbec 	bl	8000b00 <__aeabi_dcmple>
 800b328:	bb30      	cbnz	r0, 800b378 <_printf_float+0xc4>
 800b32a:	2200      	movs	r2, #0
 800b32c:	2300      	movs	r3, #0
 800b32e:	4640      	mov	r0, r8
 800b330:	4649      	mov	r1, r9
 800b332:	f7f5 fbdb 	bl	8000aec <__aeabi_dcmplt>
 800b336:	b110      	cbz	r0, 800b33e <_printf_float+0x8a>
 800b338:	232d      	movs	r3, #45	; 0x2d
 800b33a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b33e:	4a9c      	ldr	r2, [pc, #624]	; (800b5b0 <_printf_float+0x2fc>)
 800b340:	4b9c      	ldr	r3, [pc, #624]	; (800b5b4 <_printf_float+0x300>)
 800b342:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b346:	bf8c      	ite	hi
 800b348:	4690      	movhi	r8, r2
 800b34a:	4698      	movls	r8, r3
 800b34c:	2303      	movs	r3, #3
 800b34e:	f02b 0204 	bic.w	r2, fp, #4
 800b352:	6123      	str	r3, [r4, #16]
 800b354:	6022      	str	r2, [r4, #0]
 800b356:	f04f 0900 	mov.w	r9, #0
 800b35a:	9700      	str	r7, [sp, #0]
 800b35c:	4633      	mov	r3, r6
 800b35e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b360:	4621      	mov	r1, r4
 800b362:	4628      	mov	r0, r5
 800b364:	f000 f9e6 	bl	800b734 <_printf_common>
 800b368:	3001      	adds	r0, #1
 800b36a:	f040 808d 	bne.w	800b488 <_printf_float+0x1d4>
 800b36e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b372:	b00d      	add	sp, #52	; 0x34
 800b374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b378:	4642      	mov	r2, r8
 800b37a:	464b      	mov	r3, r9
 800b37c:	4640      	mov	r0, r8
 800b37e:	4649      	mov	r1, r9
 800b380:	f7f5 fbdc 	bl	8000b3c <__aeabi_dcmpun>
 800b384:	b110      	cbz	r0, 800b38c <_printf_float+0xd8>
 800b386:	4a8c      	ldr	r2, [pc, #560]	; (800b5b8 <_printf_float+0x304>)
 800b388:	4b8c      	ldr	r3, [pc, #560]	; (800b5bc <_printf_float+0x308>)
 800b38a:	e7da      	b.n	800b342 <_printf_float+0x8e>
 800b38c:	6861      	ldr	r1, [r4, #4]
 800b38e:	1c4b      	adds	r3, r1, #1
 800b390:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b394:	a80a      	add	r0, sp, #40	; 0x28
 800b396:	d13e      	bne.n	800b416 <_printf_float+0x162>
 800b398:	2306      	movs	r3, #6
 800b39a:	6063      	str	r3, [r4, #4]
 800b39c:	2300      	movs	r3, #0
 800b39e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b3a2:	ab09      	add	r3, sp, #36	; 0x24
 800b3a4:	9300      	str	r3, [sp, #0]
 800b3a6:	ec49 8b10 	vmov	d0, r8, r9
 800b3aa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b3ae:	6022      	str	r2, [r4, #0]
 800b3b0:	f8cd a004 	str.w	sl, [sp, #4]
 800b3b4:	6861      	ldr	r1, [r4, #4]
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	f7ff fee8 	bl	800b18c <__cvt>
 800b3bc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b3c0:	2b47      	cmp	r3, #71	; 0x47
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	d109      	bne.n	800b3da <_printf_float+0x126>
 800b3c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3c8:	1cd8      	adds	r0, r3, #3
 800b3ca:	db02      	blt.n	800b3d2 <_printf_float+0x11e>
 800b3cc:	6862      	ldr	r2, [r4, #4]
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	dd47      	ble.n	800b462 <_printf_float+0x1ae>
 800b3d2:	f1aa 0a02 	sub.w	sl, sl, #2
 800b3d6:	fa5f fa8a 	uxtb.w	sl, sl
 800b3da:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b3de:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3e0:	d824      	bhi.n	800b42c <_printf_float+0x178>
 800b3e2:	3901      	subs	r1, #1
 800b3e4:	4652      	mov	r2, sl
 800b3e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b3ea:	9109      	str	r1, [sp, #36]	; 0x24
 800b3ec:	f7ff ff2f 	bl	800b24e <__exponent>
 800b3f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3f2:	1813      	adds	r3, r2, r0
 800b3f4:	2a01      	cmp	r2, #1
 800b3f6:	4681      	mov	r9, r0
 800b3f8:	6123      	str	r3, [r4, #16]
 800b3fa:	dc02      	bgt.n	800b402 <_printf_float+0x14e>
 800b3fc:	6822      	ldr	r2, [r4, #0]
 800b3fe:	07d1      	lsls	r1, r2, #31
 800b400:	d501      	bpl.n	800b406 <_printf_float+0x152>
 800b402:	3301      	adds	r3, #1
 800b404:	6123      	str	r3, [r4, #16]
 800b406:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d0a5      	beq.n	800b35a <_printf_float+0xa6>
 800b40e:	232d      	movs	r3, #45	; 0x2d
 800b410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b414:	e7a1      	b.n	800b35a <_printf_float+0xa6>
 800b416:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b41a:	f000 8177 	beq.w	800b70c <_printf_float+0x458>
 800b41e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b422:	d1bb      	bne.n	800b39c <_printf_float+0xe8>
 800b424:	2900      	cmp	r1, #0
 800b426:	d1b9      	bne.n	800b39c <_printf_float+0xe8>
 800b428:	2301      	movs	r3, #1
 800b42a:	e7b6      	b.n	800b39a <_printf_float+0xe6>
 800b42c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b430:	d119      	bne.n	800b466 <_printf_float+0x1b2>
 800b432:	2900      	cmp	r1, #0
 800b434:	6863      	ldr	r3, [r4, #4]
 800b436:	dd0c      	ble.n	800b452 <_printf_float+0x19e>
 800b438:	6121      	str	r1, [r4, #16]
 800b43a:	b913      	cbnz	r3, 800b442 <_printf_float+0x18e>
 800b43c:	6822      	ldr	r2, [r4, #0]
 800b43e:	07d2      	lsls	r2, r2, #31
 800b440:	d502      	bpl.n	800b448 <_printf_float+0x194>
 800b442:	3301      	adds	r3, #1
 800b444:	440b      	add	r3, r1
 800b446:	6123      	str	r3, [r4, #16]
 800b448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b44a:	65a3      	str	r3, [r4, #88]	; 0x58
 800b44c:	f04f 0900 	mov.w	r9, #0
 800b450:	e7d9      	b.n	800b406 <_printf_float+0x152>
 800b452:	b913      	cbnz	r3, 800b45a <_printf_float+0x1a6>
 800b454:	6822      	ldr	r2, [r4, #0]
 800b456:	07d0      	lsls	r0, r2, #31
 800b458:	d501      	bpl.n	800b45e <_printf_float+0x1aa>
 800b45a:	3302      	adds	r3, #2
 800b45c:	e7f3      	b.n	800b446 <_printf_float+0x192>
 800b45e:	2301      	movs	r3, #1
 800b460:	e7f1      	b.n	800b446 <_printf_float+0x192>
 800b462:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b466:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b46a:	4293      	cmp	r3, r2
 800b46c:	db05      	blt.n	800b47a <_printf_float+0x1c6>
 800b46e:	6822      	ldr	r2, [r4, #0]
 800b470:	6123      	str	r3, [r4, #16]
 800b472:	07d1      	lsls	r1, r2, #31
 800b474:	d5e8      	bpl.n	800b448 <_printf_float+0x194>
 800b476:	3301      	adds	r3, #1
 800b478:	e7e5      	b.n	800b446 <_printf_float+0x192>
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	bfd4      	ite	le
 800b47e:	f1c3 0302 	rsble	r3, r3, #2
 800b482:	2301      	movgt	r3, #1
 800b484:	4413      	add	r3, r2
 800b486:	e7de      	b.n	800b446 <_printf_float+0x192>
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	055a      	lsls	r2, r3, #21
 800b48c:	d407      	bmi.n	800b49e <_printf_float+0x1ea>
 800b48e:	6923      	ldr	r3, [r4, #16]
 800b490:	4642      	mov	r2, r8
 800b492:	4631      	mov	r1, r6
 800b494:	4628      	mov	r0, r5
 800b496:	47b8      	blx	r7
 800b498:	3001      	adds	r0, #1
 800b49a:	d12b      	bne.n	800b4f4 <_printf_float+0x240>
 800b49c:	e767      	b.n	800b36e <_printf_float+0xba>
 800b49e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b4a2:	f240 80dc 	bls.w	800b65e <_printf_float+0x3aa>
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4ae:	f7f5 fb13 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4b2:	2800      	cmp	r0, #0
 800b4b4:	d033      	beq.n	800b51e <_printf_float+0x26a>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	4a41      	ldr	r2, [pc, #260]	; (800b5c0 <_printf_float+0x30c>)
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	4628      	mov	r0, r5
 800b4be:	47b8      	blx	r7
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	f43f af54 	beq.w	800b36e <_printf_float+0xba>
 800b4c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	db02      	blt.n	800b4d4 <_printf_float+0x220>
 800b4ce:	6823      	ldr	r3, [r4, #0]
 800b4d0:	07d8      	lsls	r0, r3, #31
 800b4d2:	d50f      	bpl.n	800b4f4 <_printf_float+0x240>
 800b4d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4d8:	4631      	mov	r1, r6
 800b4da:	4628      	mov	r0, r5
 800b4dc:	47b8      	blx	r7
 800b4de:	3001      	adds	r0, #1
 800b4e0:	f43f af45 	beq.w	800b36e <_printf_float+0xba>
 800b4e4:	f04f 0800 	mov.w	r8, #0
 800b4e8:	f104 091a 	add.w	r9, r4, #26
 800b4ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	4543      	cmp	r3, r8
 800b4f2:	dc09      	bgt.n	800b508 <_printf_float+0x254>
 800b4f4:	6823      	ldr	r3, [r4, #0]
 800b4f6:	079b      	lsls	r3, r3, #30
 800b4f8:	f100 8103 	bmi.w	800b702 <_printf_float+0x44e>
 800b4fc:	68e0      	ldr	r0, [r4, #12]
 800b4fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b500:	4298      	cmp	r0, r3
 800b502:	bfb8      	it	lt
 800b504:	4618      	movlt	r0, r3
 800b506:	e734      	b.n	800b372 <_printf_float+0xbe>
 800b508:	2301      	movs	r3, #1
 800b50a:	464a      	mov	r2, r9
 800b50c:	4631      	mov	r1, r6
 800b50e:	4628      	mov	r0, r5
 800b510:	47b8      	blx	r7
 800b512:	3001      	adds	r0, #1
 800b514:	f43f af2b 	beq.w	800b36e <_printf_float+0xba>
 800b518:	f108 0801 	add.w	r8, r8, #1
 800b51c:	e7e6      	b.n	800b4ec <_printf_float+0x238>
 800b51e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b520:	2b00      	cmp	r3, #0
 800b522:	dc2b      	bgt.n	800b57c <_printf_float+0x2c8>
 800b524:	2301      	movs	r3, #1
 800b526:	4a26      	ldr	r2, [pc, #152]	; (800b5c0 <_printf_float+0x30c>)
 800b528:	4631      	mov	r1, r6
 800b52a:	4628      	mov	r0, r5
 800b52c:	47b8      	blx	r7
 800b52e:	3001      	adds	r0, #1
 800b530:	f43f af1d 	beq.w	800b36e <_printf_float+0xba>
 800b534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b536:	b923      	cbnz	r3, 800b542 <_printf_float+0x28e>
 800b538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b53a:	b913      	cbnz	r3, 800b542 <_printf_float+0x28e>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	07d9      	lsls	r1, r3, #31
 800b540:	d5d8      	bpl.n	800b4f4 <_printf_float+0x240>
 800b542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b546:	4631      	mov	r1, r6
 800b548:	4628      	mov	r0, r5
 800b54a:	47b8      	blx	r7
 800b54c:	3001      	adds	r0, #1
 800b54e:	f43f af0e 	beq.w	800b36e <_printf_float+0xba>
 800b552:	f04f 0900 	mov.w	r9, #0
 800b556:	f104 0a1a 	add.w	sl, r4, #26
 800b55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b55c:	425b      	negs	r3, r3
 800b55e:	454b      	cmp	r3, r9
 800b560:	dc01      	bgt.n	800b566 <_printf_float+0x2b2>
 800b562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b564:	e794      	b.n	800b490 <_printf_float+0x1dc>
 800b566:	2301      	movs	r3, #1
 800b568:	4652      	mov	r2, sl
 800b56a:	4631      	mov	r1, r6
 800b56c:	4628      	mov	r0, r5
 800b56e:	47b8      	blx	r7
 800b570:	3001      	adds	r0, #1
 800b572:	f43f aefc 	beq.w	800b36e <_printf_float+0xba>
 800b576:	f109 0901 	add.w	r9, r9, #1
 800b57a:	e7ee      	b.n	800b55a <_printf_float+0x2a6>
 800b57c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b57e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b580:	429a      	cmp	r2, r3
 800b582:	bfa8      	it	ge
 800b584:	461a      	movge	r2, r3
 800b586:	2a00      	cmp	r2, #0
 800b588:	4691      	mov	r9, r2
 800b58a:	dd07      	ble.n	800b59c <_printf_float+0x2e8>
 800b58c:	4613      	mov	r3, r2
 800b58e:	4631      	mov	r1, r6
 800b590:	4642      	mov	r2, r8
 800b592:	4628      	mov	r0, r5
 800b594:	47b8      	blx	r7
 800b596:	3001      	adds	r0, #1
 800b598:	f43f aee9 	beq.w	800b36e <_printf_float+0xba>
 800b59c:	f104 031a 	add.w	r3, r4, #26
 800b5a0:	f04f 0b00 	mov.w	fp, #0
 800b5a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5a8:	9306      	str	r3, [sp, #24]
 800b5aa:	e015      	b.n	800b5d8 <_printf_float+0x324>
 800b5ac:	7fefffff 	.word	0x7fefffff
 800b5b0:	0800d693 	.word	0x0800d693
 800b5b4:	0800d68f 	.word	0x0800d68f
 800b5b8:	0800d69b 	.word	0x0800d69b
 800b5bc:	0800d697 	.word	0x0800d697
 800b5c0:	0800d69f 	.word	0x0800d69f
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	9a06      	ldr	r2, [sp, #24]
 800b5c8:	4631      	mov	r1, r6
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	47b8      	blx	r7
 800b5ce:	3001      	adds	r0, #1
 800b5d0:	f43f aecd 	beq.w	800b36e <_printf_float+0xba>
 800b5d4:	f10b 0b01 	add.w	fp, fp, #1
 800b5d8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b5dc:	ebaa 0309 	sub.w	r3, sl, r9
 800b5e0:	455b      	cmp	r3, fp
 800b5e2:	dcef      	bgt.n	800b5c4 <_printf_float+0x310>
 800b5e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	44d0      	add	r8, sl
 800b5ec:	db15      	blt.n	800b61a <_printf_float+0x366>
 800b5ee:	6823      	ldr	r3, [r4, #0]
 800b5f0:	07da      	lsls	r2, r3, #31
 800b5f2:	d412      	bmi.n	800b61a <_printf_float+0x366>
 800b5f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5f8:	eba3 020a 	sub.w	r2, r3, sl
 800b5fc:	eba3 0a01 	sub.w	sl, r3, r1
 800b600:	4592      	cmp	sl, r2
 800b602:	bfa8      	it	ge
 800b604:	4692      	movge	sl, r2
 800b606:	f1ba 0f00 	cmp.w	sl, #0
 800b60a:	dc0e      	bgt.n	800b62a <_printf_float+0x376>
 800b60c:	f04f 0800 	mov.w	r8, #0
 800b610:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b614:	f104 091a 	add.w	r9, r4, #26
 800b618:	e019      	b.n	800b64e <_printf_float+0x39a>
 800b61a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b61e:	4631      	mov	r1, r6
 800b620:	4628      	mov	r0, r5
 800b622:	47b8      	blx	r7
 800b624:	3001      	adds	r0, #1
 800b626:	d1e5      	bne.n	800b5f4 <_printf_float+0x340>
 800b628:	e6a1      	b.n	800b36e <_printf_float+0xba>
 800b62a:	4653      	mov	r3, sl
 800b62c:	4642      	mov	r2, r8
 800b62e:	4631      	mov	r1, r6
 800b630:	4628      	mov	r0, r5
 800b632:	47b8      	blx	r7
 800b634:	3001      	adds	r0, #1
 800b636:	d1e9      	bne.n	800b60c <_printf_float+0x358>
 800b638:	e699      	b.n	800b36e <_printf_float+0xba>
 800b63a:	2301      	movs	r3, #1
 800b63c:	464a      	mov	r2, r9
 800b63e:	4631      	mov	r1, r6
 800b640:	4628      	mov	r0, r5
 800b642:	47b8      	blx	r7
 800b644:	3001      	adds	r0, #1
 800b646:	f43f ae92 	beq.w	800b36e <_printf_float+0xba>
 800b64a:	f108 0801 	add.w	r8, r8, #1
 800b64e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b652:	1a9b      	subs	r3, r3, r2
 800b654:	eba3 030a 	sub.w	r3, r3, sl
 800b658:	4543      	cmp	r3, r8
 800b65a:	dcee      	bgt.n	800b63a <_printf_float+0x386>
 800b65c:	e74a      	b.n	800b4f4 <_printf_float+0x240>
 800b65e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b660:	2a01      	cmp	r2, #1
 800b662:	dc01      	bgt.n	800b668 <_printf_float+0x3b4>
 800b664:	07db      	lsls	r3, r3, #31
 800b666:	d53a      	bpl.n	800b6de <_printf_float+0x42a>
 800b668:	2301      	movs	r3, #1
 800b66a:	4642      	mov	r2, r8
 800b66c:	4631      	mov	r1, r6
 800b66e:	4628      	mov	r0, r5
 800b670:	47b8      	blx	r7
 800b672:	3001      	adds	r0, #1
 800b674:	f43f ae7b 	beq.w	800b36e <_printf_float+0xba>
 800b678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b67c:	4631      	mov	r1, r6
 800b67e:	4628      	mov	r0, r5
 800b680:	47b8      	blx	r7
 800b682:	3001      	adds	r0, #1
 800b684:	f108 0801 	add.w	r8, r8, #1
 800b688:	f43f ae71 	beq.w	800b36e <_printf_float+0xba>
 800b68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b68e:	2200      	movs	r2, #0
 800b690:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800b694:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b698:	2300      	movs	r3, #0
 800b69a:	f7f5 fa1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b69e:	b9c8      	cbnz	r0, 800b6d4 <_printf_float+0x420>
 800b6a0:	4653      	mov	r3, sl
 800b6a2:	4642      	mov	r2, r8
 800b6a4:	4631      	mov	r1, r6
 800b6a6:	4628      	mov	r0, r5
 800b6a8:	47b8      	blx	r7
 800b6aa:	3001      	adds	r0, #1
 800b6ac:	d10e      	bne.n	800b6cc <_printf_float+0x418>
 800b6ae:	e65e      	b.n	800b36e <_printf_float+0xba>
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	4652      	mov	r2, sl
 800b6b4:	4631      	mov	r1, r6
 800b6b6:	4628      	mov	r0, r5
 800b6b8:	47b8      	blx	r7
 800b6ba:	3001      	adds	r0, #1
 800b6bc:	f43f ae57 	beq.w	800b36e <_printf_float+0xba>
 800b6c0:	f108 0801 	add.w	r8, r8, #1
 800b6c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	4543      	cmp	r3, r8
 800b6ca:	dcf1      	bgt.n	800b6b0 <_printf_float+0x3fc>
 800b6cc:	464b      	mov	r3, r9
 800b6ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b6d2:	e6de      	b.n	800b492 <_printf_float+0x1de>
 800b6d4:	f04f 0800 	mov.w	r8, #0
 800b6d8:	f104 0a1a 	add.w	sl, r4, #26
 800b6dc:	e7f2      	b.n	800b6c4 <_printf_float+0x410>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e7df      	b.n	800b6a2 <_printf_float+0x3ee>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	464a      	mov	r2, r9
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	47b8      	blx	r7
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	f43f ae3e 	beq.w	800b36e <_printf_float+0xba>
 800b6f2:	f108 0801 	add.w	r8, r8, #1
 800b6f6:	68e3      	ldr	r3, [r4, #12]
 800b6f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6fa:	1a9b      	subs	r3, r3, r2
 800b6fc:	4543      	cmp	r3, r8
 800b6fe:	dcf0      	bgt.n	800b6e2 <_printf_float+0x42e>
 800b700:	e6fc      	b.n	800b4fc <_printf_float+0x248>
 800b702:	f04f 0800 	mov.w	r8, #0
 800b706:	f104 0919 	add.w	r9, r4, #25
 800b70a:	e7f4      	b.n	800b6f6 <_printf_float+0x442>
 800b70c:	2900      	cmp	r1, #0
 800b70e:	f43f ae8b 	beq.w	800b428 <_printf_float+0x174>
 800b712:	2300      	movs	r3, #0
 800b714:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b718:	ab09      	add	r3, sp, #36	; 0x24
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	ec49 8b10 	vmov	d0, r8, r9
 800b720:	6022      	str	r2, [r4, #0]
 800b722:	f8cd a004 	str.w	sl, [sp, #4]
 800b726:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b72a:	4628      	mov	r0, r5
 800b72c:	f7ff fd2e 	bl	800b18c <__cvt>
 800b730:	4680      	mov	r8, r0
 800b732:	e648      	b.n	800b3c6 <_printf_float+0x112>

0800b734 <_printf_common>:
 800b734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b738:	4691      	mov	r9, r2
 800b73a:	461f      	mov	r7, r3
 800b73c:	688a      	ldr	r2, [r1, #8]
 800b73e:	690b      	ldr	r3, [r1, #16]
 800b740:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b744:	4293      	cmp	r3, r2
 800b746:	bfb8      	it	lt
 800b748:	4613      	movlt	r3, r2
 800b74a:	f8c9 3000 	str.w	r3, [r9]
 800b74e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b752:	4606      	mov	r6, r0
 800b754:	460c      	mov	r4, r1
 800b756:	b112      	cbz	r2, 800b75e <_printf_common+0x2a>
 800b758:	3301      	adds	r3, #1
 800b75a:	f8c9 3000 	str.w	r3, [r9]
 800b75e:	6823      	ldr	r3, [r4, #0]
 800b760:	0699      	lsls	r1, r3, #26
 800b762:	bf42      	ittt	mi
 800b764:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b768:	3302      	addmi	r3, #2
 800b76a:	f8c9 3000 	strmi.w	r3, [r9]
 800b76e:	6825      	ldr	r5, [r4, #0]
 800b770:	f015 0506 	ands.w	r5, r5, #6
 800b774:	d107      	bne.n	800b786 <_printf_common+0x52>
 800b776:	f104 0a19 	add.w	sl, r4, #25
 800b77a:	68e3      	ldr	r3, [r4, #12]
 800b77c:	f8d9 2000 	ldr.w	r2, [r9]
 800b780:	1a9b      	subs	r3, r3, r2
 800b782:	42ab      	cmp	r3, r5
 800b784:	dc28      	bgt.n	800b7d8 <_printf_common+0xa4>
 800b786:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b78a:	6822      	ldr	r2, [r4, #0]
 800b78c:	3300      	adds	r3, #0
 800b78e:	bf18      	it	ne
 800b790:	2301      	movne	r3, #1
 800b792:	0692      	lsls	r2, r2, #26
 800b794:	d42d      	bmi.n	800b7f2 <_printf_common+0xbe>
 800b796:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b79a:	4639      	mov	r1, r7
 800b79c:	4630      	mov	r0, r6
 800b79e:	47c0      	blx	r8
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	d020      	beq.n	800b7e6 <_printf_common+0xb2>
 800b7a4:	6823      	ldr	r3, [r4, #0]
 800b7a6:	68e5      	ldr	r5, [r4, #12]
 800b7a8:	f8d9 2000 	ldr.w	r2, [r9]
 800b7ac:	f003 0306 	and.w	r3, r3, #6
 800b7b0:	2b04      	cmp	r3, #4
 800b7b2:	bf08      	it	eq
 800b7b4:	1aad      	subeq	r5, r5, r2
 800b7b6:	68a3      	ldr	r3, [r4, #8]
 800b7b8:	6922      	ldr	r2, [r4, #16]
 800b7ba:	bf0c      	ite	eq
 800b7bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7c0:	2500      	movne	r5, #0
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	bfc4      	itt	gt
 800b7c6:	1a9b      	subgt	r3, r3, r2
 800b7c8:	18ed      	addgt	r5, r5, r3
 800b7ca:	f04f 0900 	mov.w	r9, #0
 800b7ce:	341a      	adds	r4, #26
 800b7d0:	454d      	cmp	r5, r9
 800b7d2:	d11a      	bne.n	800b80a <_printf_common+0xd6>
 800b7d4:	2000      	movs	r0, #0
 800b7d6:	e008      	b.n	800b7ea <_printf_common+0xb6>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	4652      	mov	r2, sl
 800b7dc:	4639      	mov	r1, r7
 800b7de:	4630      	mov	r0, r6
 800b7e0:	47c0      	blx	r8
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d103      	bne.n	800b7ee <_printf_common+0xba>
 800b7e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7ee:	3501      	adds	r5, #1
 800b7f0:	e7c3      	b.n	800b77a <_printf_common+0x46>
 800b7f2:	18e1      	adds	r1, r4, r3
 800b7f4:	1c5a      	adds	r2, r3, #1
 800b7f6:	2030      	movs	r0, #48	; 0x30
 800b7f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b7fc:	4422      	add	r2, r4
 800b7fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b802:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b806:	3302      	adds	r3, #2
 800b808:	e7c5      	b.n	800b796 <_printf_common+0x62>
 800b80a:	2301      	movs	r3, #1
 800b80c:	4622      	mov	r2, r4
 800b80e:	4639      	mov	r1, r7
 800b810:	4630      	mov	r0, r6
 800b812:	47c0      	blx	r8
 800b814:	3001      	adds	r0, #1
 800b816:	d0e6      	beq.n	800b7e6 <_printf_common+0xb2>
 800b818:	f109 0901 	add.w	r9, r9, #1
 800b81c:	e7d8      	b.n	800b7d0 <_printf_common+0x9c>
	...

0800b820 <_printf_i>:
 800b820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b824:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b828:	460c      	mov	r4, r1
 800b82a:	7e09      	ldrb	r1, [r1, #24]
 800b82c:	b085      	sub	sp, #20
 800b82e:	296e      	cmp	r1, #110	; 0x6e
 800b830:	4617      	mov	r7, r2
 800b832:	4606      	mov	r6, r0
 800b834:	4698      	mov	r8, r3
 800b836:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b838:	f000 80b3 	beq.w	800b9a2 <_printf_i+0x182>
 800b83c:	d822      	bhi.n	800b884 <_printf_i+0x64>
 800b83e:	2963      	cmp	r1, #99	; 0x63
 800b840:	d036      	beq.n	800b8b0 <_printf_i+0x90>
 800b842:	d80a      	bhi.n	800b85a <_printf_i+0x3a>
 800b844:	2900      	cmp	r1, #0
 800b846:	f000 80b9 	beq.w	800b9bc <_printf_i+0x19c>
 800b84a:	2958      	cmp	r1, #88	; 0x58
 800b84c:	f000 8083 	beq.w	800b956 <_printf_i+0x136>
 800b850:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b854:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b858:	e032      	b.n	800b8c0 <_printf_i+0xa0>
 800b85a:	2964      	cmp	r1, #100	; 0x64
 800b85c:	d001      	beq.n	800b862 <_printf_i+0x42>
 800b85e:	2969      	cmp	r1, #105	; 0x69
 800b860:	d1f6      	bne.n	800b850 <_printf_i+0x30>
 800b862:	6820      	ldr	r0, [r4, #0]
 800b864:	6813      	ldr	r3, [r2, #0]
 800b866:	0605      	lsls	r5, r0, #24
 800b868:	f103 0104 	add.w	r1, r3, #4
 800b86c:	d52a      	bpl.n	800b8c4 <_printf_i+0xa4>
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6011      	str	r1, [r2, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	da03      	bge.n	800b87e <_printf_i+0x5e>
 800b876:	222d      	movs	r2, #45	; 0x2d
 800b878:	425b      	negs	r3, r3
 800b87a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b87e:	486f      	ldr	r0, [pc, #444]	; (800ba3c <_printf_i+0x21c>)
 800b880:	220a      	movs	r2, #10
 800b882:	e039      	b.n	800b8f8 <_printf_i+0xd8>
 800b884:	2973      	cmp	r1, #115	; 0x73
 800b886:	f000 809d 	beq.w	800b9c4 <_printf_i+0x1a4>
 800b88a:	d808      	bhi.n	800b89e <_printf_i+0x7e>
 800b88c:	296f      	cmp	r1, #111	; 0x6f
 800b88e:	d020      	beq.n	800b8d2 <_printf_i+0xb2>
 800b890:	2970      	cmp	r1, #112	; 0x70
 800b892:	d1dd      	bne.n	800b850 <_printf_i+0x30>
 800b894:	6823      	ldr	r3, [r4, #0]
 800b896:	f043 0320 	orr.w	r3, r3, #32
 800b89a:	6023      	str	r3, [r4, #0]
 800b89c:	e003      	b.n	800b8a6 <_printf_i+0x86>
 800b89e:	2975      	cmp	r1, #117	; 0x75
 800b8a0:	d017      	beq.n	800b8d2 <_printf_i+0xb2>
 800b8a2:	2978      	cmp	r1, #120	; 0x78
 800b8a4:	d1d4      	bne.n	800b850 <_printf_i+0x30>
 800b8a6:	2378      	movs	r3, #120	; 0x78
 800b8a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b8ac:	4864      	ldr	r0, [pc, #400]	; (800ba40 <_printf_i+0x220>)
 800b8ae:	e055      	b.n	800b95c <_printf_i+0x13c>
 800b8b0:	6813      	ldr	r3, [r2, #0]
 800b8b2:	1d19      	adds	r1, r3, #4
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	6011      	str	r1, [r2, #0]
 800b8b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	e08c      	b.n	800b9de <_printf_i+0x1be>
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	6011      	str	r1, [r2, #0]
 800b8c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b8cc:	bf18      	it	ne
 800b8ce:	b21b      	sxthne	r3, r3
 800b8d0:	e7cf      	b.n	800b872 <_printf_i+0x52>
 800b8d2:	6813      	ldr	r3, [r2, #0]
 800b8d4:	6825      	ldr	r5, [r4, #0]
 800b8d6:	1d18      	adds	r0, r3, #4
 800b8d8:	6010      	str	r0, [r2, #0]
 800b8da:	0628      	lsls	r0, r5, #24
 800b8dc:	d501      	bpl.n	800b8e2 <_printf_i+0xc2>
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	e002      	b.n	800b8e8 <_printf_i+0xc8>
 800b8e2:	0668      	lsls	r0, r5, #25
 800b8e4:	d5fb      	bpl.n	800b8de <_printf_i+0xbe>
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	4854      	ldr	r0, [pc, #336]	; (800ba3c <_printf_i+0x21c>)
 800b8ea:	296f      	cmp	r1, #111	; 0x6f
 800b8ec:	bf14      	ite	ne
 800b8ee:	220a      	movne	r2, #10
 800b8f0:	2208      	moveq	r2, #8
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b8f8:	6865      	ldr	r5, [r4, #4]
 800b8fa:	60a5      	str	r5, [r4, #8]
 800b8fc:	2d00      	cmp	r5, #0
 800b8fe:	f2c0 8095 	blt.w	800ba2c <_printf_i+0x20c>
 800b902:	6821      	ldr	r1, [r4, #0]
 800b904:	f021 0104 	bic.w	r1, r1, #4
 800b908:	6021      	str	r1, [r4, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d13d      	bne.n	800b98a <_printf_i+0x16a>
 800b90e:	2d00      	cmp	r5, #0
 800b910:	f040 808e 	bne.w	800ba30 <_printf_i+0x210>
 800b914:	4665      	mov	r5, ip
 800b916:	2a08      	cmp	r2, #8
 800b918:	d10b      	bne.n	800b932 <_printf_i+0x112>
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	07db      	lsls	r3, r3, #31
 800b91e:	d508      	bpl.n	800b932 <_printf_i+0x112>
 800b920:	6923      	ldr	r3, [r4, #16]
 800b922:	6862      	ldr	r2, [r4, #4]
 800b924:	429a      	cmp	r2, r3
 800b926:	bfde      	ittt	le
 800b928:	2330      	movle	r3, #48	; 0x30
 800b92a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b92e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b932:	ebac 0305 	sub.w	r3, ip, r5
 800b936:	6123      	str	r3, [r4, #16]
 800b938:	f8cd 8000 	str.w	r8, [sp]
 800b93c:	463b      	mov	r3, r7
 800b93e:	aa03      	add	r2, sp, #12
 800b940:	4621      	mov	r1, r4
 800b942:	4630      	mov	r0, r6
 800b944:	f7ff fef6 	bl	800b734 <_printf_common>
 800b948:	3001      	adds	r0, #1
 800b94a:	d14d      	bne.n	800b9e8 <_printf_i+0x1c8>
 800b94c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b950:	b005      	add	sp, #20
 800b952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b956:	4839      	ldr	r0, [pc, #228]	; (800ba3c <_printf_i+0x21c>)
 800b958:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b95c:	6813      	ldr	r3, [r2, #0]
 800b95e:	6821      	ldr	r1, [r4, #0]
 800b960:	1d1d      	adds	r5, r3, #4
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	6015      	str	r5, [r2, #0]
 800b966:	060a      	lsls	r2, r1, #24
 800b968:	d50b      	bpl.n	800b982 <_printf_i+0x162>
 800b96a:	07ca      	lsls	r2, r1, #31
 800b96c:	bf44      	itt	mi
 800b96e:	f041 0120 	orrmi.w	r1, r1, #32
 800b972:	6021      	strmi	r1, [r4, #0]
 800b974:	b91b      	cbnz	r3, 800b97e <_printf_i+0x15e>
 800b976:	6822      	ldr	r2, [r4, #0]
 800b978:	f022 0220 	bic.w	r2, r2, #32
 800b97c:	6022      	str	r2, [r4, #0]
 800b97e:	2210      	movs	r2, #16
 800b980:	e7b7      	b.n	800b8f2 <_printf_i+0xd2>
 800b982:	064d      	lsls	r5, r1, #25
 800b984:	bf48      	it	mi
 800b986:	b29b      	uxthmi	r3, r3
 800b988:	e7ef      	b.n	800b96a <_printf_i+0x14a>
 800b98a:	4665      	mov	r5, ip
 800b98c:	fbb3 f1f2 	udiv	r1, r3, r2
 800b990:	fb02 3311 	mls	r3, r2, r1, r3
 800b994:	5cc3      	ldrb	r3, [r0, r3]
 800b996:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b99a:	460b      	mov	r3, r1
 800b99c:	2900      	cmp	r1, #0
 800b99e:	d1f5      	bne.n	800b98c <_printf_i+0x16c>
 800b9a0:	e7b9      	b.n	800b916 <_printf_i+0xf6>
 800b9a2:	6813      	ldr	r3, [r2, #0]
 800b9a4:	6825      	ldr	r5, [r4, #0]
 800b9a6:	6961      	ldr	r1, [r4, #20]
 800b9a8:	1d18      	adds	r0, r3, #4
 800b9aa:	6010      	str	r0, [r2, #0]
 800b9ac:	0628      	lsls	r0, r5, #24
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	d501      	bpl.n	800b9b6 <_printf_i+0x196>
 800b9b2:	6019      	str	r1, [r3, #0]
 800b9b4:	e002      	b.n	800b9bc <_printf_i+0x19c>
 800b9b6:	066a      	lsls	r2, r5, #25
 800b9b8:	d5fb      	bpl.n	800b9b2 <_printf_i+0x192>
 800b9ba:	8019      	strh	r1, [r3, #0]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	6123      	str	r3, [r4, #16]
 800b9c0:	4665      	mov	r5, ip
 800b9c2:	e7b9      	b.n	800b938 <_printf_i+0x118>
 800b9c4:	6813      	ldr	r3, [r2, #0]
 800b9c6:	1d19      	adds	r1, r3, #4
 800b9c8:	6011      	str	r1, [r2, #0]
 800b9ca:	681d      	ldr	r5, [r3, #0]
 800b9cc:	6862      	ldr	r2, [r4, #4]
 800b9ce:	2100      	movs	r1, #0
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	f7f4 fc05 	bl	80001e0 <memchr>
 800b9d6:	b108      	cbz	r0, 800b9dc <_printf_i+0x1bc>
 800b9d8:	1b40      	subs	r0, r0, r5
 800b9da:	6060      	str	r0, [r4, #4]
 800b9dc:	6863      	ldr	r3, [r4, #4]
 800b9de:	6123      	str	r3, [r4, #16]
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9e6:	e7a7      	b.n	800b938 <_printf_i+0x118>
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	462a      	mov	r2, r5
 800b9ec:	4639      	mov	r1, r7
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	47c0      	blx	r8
 800b9f2:	3001      	adds	r0, #1
 800b9f4:	d0aa      	beq.n	800b94c <_printf_i+0x12c>
 800b9f6:	6823      	ldr	r3, [r4, #0]
 800b9f8:	079b      	lsls	r3, r3, #30
 800b9fa:	d413      	bmi.n	800ba24 <_printf_i+0x204>
 800b9fc:	68e0      	ldr	r0, [r4, #12]
 800b9fe:	9b03      	ldr	r3, [sp, #12]
 800ba00:	4298      	cmp	r0, r3
 800ba02:	bfb8      	it	lt
 800ba04:	4618      	movlt	r0, r3
 800ba06:	e7a3      	b.n	800b950 <_printf_i+0x130>
 800ba08:	2301      	movs	r3, #1
 800ba0a:	464a      	mov	r2, r9
 800ba0c:	4639      	mov	r1, r7
 800ba0e:	4630      	mov	r0, r6
 800ba10:	47c0      	blx	r8
 800ba12:	3001      	adds	r0, #1
 800ba14:	d09a      	beq.n	800b94c <_printf_i+0x12c>
 800ba16:	3501      	adds	r5, #1
 800ba18:	68e3      	ldr	r3, [r4, #12]
 800ba1a:	9a03      	ldr	r2, [sp, #12]
 800ba1c:	1a9b      	subs	r3, r3, r2
 800ba1e:	42ab      	cmp	r3, r5
 800ba20:	dcf2      	bgt.n	800ba08 <_printf_i+0x1e8>
 800ba22:	e7eb      	b.n	800b9fc <_printf_i+0x1dc>
 800ba24:	2500      	movs	r5, #0
 800ba26:	f104 0919 	add.w	r9, r4, #25
 800ba2a:	e7f5      	b.n	800ba18 <_printf_i+0x1f8>
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1ac      	bne.n	800b98a <_printf_i+0x16a>
 800ba30:	7803      	ldrb	r3, [r0, #0]
 800ba32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba36:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba3a:	e76c      	b.n	800b916 <_printf_i+0xf6>
 800ba3c:	0800d6a1 	.word	0x0800d6a1
 800ba40:	0800d6b2 	.word	0x0800d6b2

0800ba44 <_raise_r>:
 800ba44:	291f      	cmp	r1, #31
 800ba46:	b538      	push	{r3, r4, r5, lr}
 800ba48:	4604      	mov	r4, r0
 800ba4a:	460d      	mov	r5, r1
 800ba4c:	d904      	bls.n	800ba58 <_raise_r+0x14>
 800ba4e:	2316      	movs	r3, #22
 800ba50:	6003      	str	r3, [r0, #0]
 800ba52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba56:	bd38      	pop	{r3, r4, r5, pc}
 800ba58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ba5a:	b112      	cbz	r2, 800ba62 <_raise_r+0x1e>
 800ba5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba60:	b94b      	cbnz	r3, 800ba76 <_raise_r+0x32>
 800ba62:	4620      	mov	r0, r4
 800ba64:	f000 f830 	bl	800bac8 <_getpid_r>
 800ba68:	462a      	mov	r2, r5
 800ba6a:	4601      	mov	r1, r0
 800ba6c:	4620      	mov	r0, r4
 800ba6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba72:	f000 b817 	b.w	800baa4 <_kill_r>
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d00a      	beq.n	800ba90 <_raise_r+0x4c>
 800ba7a:	1c59      	adds	r1, r3, #1
 800ba7c:	d103      	bne.n	800ba86 <_raise_r+0x42>
 800ba7e:	2316      	movs	r3, #22
 800ba80:	6003      	str	r3, [r0, #0]
 800ba82:	2001      	movs	r0, #1
 800ba84:	e7e7      	b.n	800ba56 <_raise_r+0x12>
 800ba86:	2400      	movs	r4, #0
 800ba88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	4798      	blx	r3
 800ba90:	2000      	movs	r0, #0
 800ba92:	e7e0      	b.n	800ba56 <_raise_r+0x12>

0800ba94 <raise>:
 800ba94:	4b02      	ldr	r3, [pc, #8]	; (800baa0 <raise+0xc>)
 800ba96:	4601      	mov	r1, r0
 800ba98:	6818      	ldr	r0, [r3, #0]
 800ba9a:	f7ff bfd3 	b.w	800ba44 <_raise_r>
 800ba9e:	bf00      	nop
 800baa0:	20000034 	.word	0x20000034

0800baa4 <_kill_r>:
 800baa4:	b538      	push	{r3, r4, r5, lr}
 800baa6:	4c07      	ldr	r4, [pc, #28]	; (800bac4 <_kill_r+0x20>)
 800baa8:	2300      	movs	r3, #0
 800baaa:	4605      	mov	r5, r0
 800baac:	4608      	mov	r0, r1
 800baae:	4611      	mov	r1, r2
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	f7fe ffdd 	bl	800aa70 <_kill>
 800bab6:	1c43      	adds	r3, r0, #1
 800bab8:	d102      	bne.n	800bac0 <_kill_r+0x1c>
 800baba:	6823      	ldr	r3, [r4, #0]
 800babc:	b103      	cbz	r3, 800bac0 <_kill_r+0x1c>
 800babe:	602b      	str	r3, [r5, #0]
 800bac0:	bd38      	pop	{r3, r4, r5, pc}
 800bac2:	bf00      	nop
 800bac4:	20004518 	.word	0x20004518

0800bac8 <_getpid_r>:
 800bac8:	f7fe bfca 	b.w	800aa60 <_getpid>

0800bacc <_vsniprintf_r>:
 800bacc:	b530      	push	{r4, r5, lr}
 800bace:	1e14      	subs	r4, r2, #0
 800bad0:	4605      	mov	r5, r0
 800bad2:	b09b      	sub	sp, #108	; 0x6c
 800bad4:	4618      	mov	r0, r3
 800bad6:	da05      	bge.n	800bae4 <_vsniprintf_r+0x18>
 800bad8:	238b      	movs	r3, #139	; 0x8b
 800bada:	602b      	str	r3, [r5, #0]
 800badc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bae0:	b01b      	add	sp, #108	; 0x6c
 800bae2:	bd30      	pop	{r4, r5, pc}
 800bae4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bae8:	f8ad 300c 	strh.w	r3, [sp, #12]
 800baec:	bf14      	ite	ne
 800baee:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800baf2:	4623      	moveq	r3, r4
 800baf4:	9302      	str	r3, [sp, #8]
 800baf6:	9305      	str	r3, [sp, #20]
 800baf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bafc:	9100      	str	r1, [sp, #0]
 800bafe:	9104      	str	r1, [sp, #16]
 800bb00:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bb04:	4602      	mov	r2, r0
 800bb06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bb08:	4669      	mov	r1, sp
 800bb0a:	4628      	mov	r0, r5
 800bb0c:	f001 fa6c 	bl	800cfe8 <_svfiprintf_r>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	bfbc      	itt	lt
 800bb14:	238b      	movlt	r3, #139	; 0x8b
 800bb16:	602b      	strlt	r3, [r5, #0]
 800bb18:	2c00      	cmp	r4, #0
 800bb1a:	d0e1      	beq.n	800bae0 <_vsniprintf_r+0x14>
 800bb1c:	9b00      	ldr	r3, [sp, #0]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	701a      	strb	r2, [r3, #0]
 800bb22:	e7dd      	b.n	800bae0 <_vsniprintf_r+0x14>

0800bb24 <vsniprintf>:
 800bb24:	b507      	push	{r0, r1, r2, lr}
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	4613      	mov	r3, r2
 800bb2a:	460a      	mov	r2, r1
 800bb2c:	4601      	mov	r1, r0
 800bb2e:	4803      	ldr	r0, [pc, #12]	; (800bb3c <vsniprintf+0x18>)
 800bb30:	6800      	ldr	r0, [r0, #0]
 800bb32:	f7ff ffcb 	bl	800bacc <_vsniprintf_r>
 800bb36:	b003      	add	sp, #12
 800bb38:	f85d fb04 	ldr.w	pc, [sp], #4
 800bb3c:	20000034 	.word	0x20000034

0800bb40 <__register_exitproc>:
 800bb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb44:	4d2c      	ldr	r5, [pc, #176]	; (800bbf8 <__register_exitproc+0xb8>)
 800bb46:	682c      	ldr	r4, [r5, #0]
 800bb48:	4607      	mov	r7, r0
 800bb4a:	460e      	mov	r6, r1
 800bb4c:	4691      	mov	r9, r2
 800bb4e:	4698      	mov	r8, r3
 800bb50:	b934      	cbnz	r4, 800bb60 <__register_exitproc+0x20>
 800bb52:	4b2a      	ldr	r3, [pc, #168]	; (800bbfc <__register_exitproc+0xbc>)
 800bb54:	4c2a      	ldr	r4, [pc, #168]	; (800bc00 <__register_exitproc+0xc0>)
 800bb56:	602c      	str	r4, [r5, #0]
 800bb58:	b113      	cbz	r3, 800bb60 <__register_exitproc+0x20>
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800bb60:	6863      	ldr	r3, [r4, #4]
 800bb62:	2b1f      	cmp	r3, #31
 800bb64:	dd3d      	ble.n	800bbe2 <__register_exitproc+0xa2>
 800bb66:	4b27      	ldr	r3, [pc, #156]	; (800bc04 <__register_exitproc+0xc4>)
 800bb68:	b91b      	cbnz	r3, 800bb72 <__register_exitproc+0x32>
 800bb6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb72:	208c      	movs	r0, #140	; 0x8c
 800bb74:	f7fd fd8c 	bl	8009690 <malloc>
 800bb78:	4604      	mov	r4, r0
 800bb7a:	2800      	cmp	r0, #0
 800bb7c:	d0f5      	beq.n	800bb6a <__register_exitproc+0x2a>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	682a      	ldr	r2, [r5, #0]
 800bb82:	6002      	str	r2, [r0, #0]
 800bb84:	6043      	str	r3, [r0, #4]
 800bb86:	6028      	str	r0, [r5, #0]
 800bb88:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 800bb8c:	b30f      	cbz	r7, 800bbd2 <__register_exitproc+0x92>
 800bb8e:	f44f 7084 	mov.w	r0, #264	; 0x108
 800bb92:	f7fd fd7d 	bl	8009690 <malloc>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d0e7      	beq.n	800bb6a <__register_exitproc+0x2a>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 800bba0:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800bba4:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 800bba8:	6862      	ldr	r2, [r4, #4]
 800bbaa:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 800bbae:	2301      	movs	r3, #1
 800bbb0:	4093      	lsls	r3, r2
 800bbb2:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 800bbb6:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 800bbba:	431a      	orrs	r2, r3
 800bbbc:	2f02      	cmp	r7, #2
 800bbbe:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 800bbc2:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 800bbc6:	bf02      	ittt	eq
 800bbc8:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 800bbcc:	4313      	orreq	r3, r2
 800bbce:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 800bbd2:	6863      	ldr	r3, [r4, #4]
 800bbd4:	1c5a      	adds	r2, r3, #1
 800bbd6:	3302      	adds	r3, #2
 800bbd8:	6062      	str	r2, [r4, #4]
 800bbda:	2000      	movs	r0, #0
 800bbdc:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800bbe0:	e7c5      	b.n	800bb6e <__register_exitproc+0x2e>
 800bbe2:	2f00      	cmp	r7, #0
 800bbe4:	d0f5      	beq.n	800bbd2 <__register_exitproc+0x92>
 800bbe6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800bbea:	2800      	cmp	r0, #0
 800bbec:	d1dc      	bne.n	800bba8 <__register_exitproc+0x68>
 800bbee:	4b05      	ldr	r3, [pc, #20]	; (800bc04 <__register_exitproc+0xc4>)
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d0ba      	beq.n	800bb6a <__register_exitproc+0x2a>
 800bbf4:	e7cb      	b.n	800bb8e <__register_exitproc+0x4e>
 800bbf6:	bf00      	nop
 800bbf8:	2000436c 	.word	0x2000436c
 800bbfc:	00000000 	.word	0x00000000
 800bc00:	200042e0 	.word	0x200042e0
 800bc04:	08009691 	.word	0x08009691

0800bc08 <quorem>:
 800bc08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc0c:	6903      	ldr	r3, [r0, #16]
 800bc0e:	690c      	ldr	r4, [r1, #16]
 800bc10:	42a3      	cmp	r3, r4
 800bc12:	4680      	mov	r8, r0
 800bc14:	f2c0 8082 	blt.w	800bd1c <quorem+0x114>
 800bc18:	3c01      	subs	r4, #1
 800bc1a:	f101 0714 	add.w	r7, r1, #20
 800bc1e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800bc22:	f100 0614 	add.w	r6, r0, #20
 800bc26:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bc2a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800bc2e:	eb06 030c 	add.w	r3, r6, ip
 800bc32:	3501      	adds	r5, #1
 800bc34:	eb07 090c 	add.w	r9, r7, ip
 800bc38:	9301      	str	r3, [sp, #4]
 800bc3a:	fbb0 f5f5 	udiv	r5, r0, r5
 800bc3e:	b395      	cbz	r5, 800bca6 <quorem+0x9e>
 800bc40:	f04f 0a00 	mov.w	sl, #0
 800bc44:	4638      	mov	r0, r7
 800bc46:	46b6      	mov	lr, r6
 800bc48:	46d3      	mov	fp, sl
 800bc4a:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc4e:	b293      	uxth	r3, r2
 800bc50:	fb05 a303 	mla	r3, r5, r3, sl
 800bc54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc58:	b29b      	uxth	r3, r3
 800bc5a:	ebab 0303 	sub.w	r3, fp, r3
 800bc5e:	0c12      	lsrs	r2, r2, #16
 800bc60:	f8de b000 	ldr.w	fp, [lr]
 800bc64:	fb05 a202 	mla	r2, r5, r2, sl
 800bc68:	fa13 f38b 	uxtah	r3, r3, fp
 800bc6c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bc70:	fa1f fb82 	uxth.w	fp, r2
 800bc74:	f8de 2000 	ldr.w	r2, [lr]
 800bc78:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800bc7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc80:	b29b      	uxth	r3, r3
 800bc82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc86:	4581      	cmp	r9, r0
 800bc88:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bc8c:	f84e 3b04 	str.w	r3, [lr], #4
 800bc90:	d2db      	bcs.n	800bc4a <quorem+0x42>
 800bc92:	f856 300c 	ldr.w	r3, [r6, ip]
 800bc96:	b933      	cbnz	r3, 800bca6 <quorem+0x9e>
 800bc98:	9b01      	ldr	r3, [sp, #4]
 800bc9a:	3b04      	subs	r3, #4
 800bc9c:	429e      	cmp	r6, r3
 800bc9e:	461a      	mov	r2, r3
 800bca0:	d330      	bcc.n	800bd04 <quorem+0xfc>
 800bca2:	f8c8 4010 	str.w	r4, [r8, #16]
 800bca6:	4640      	mov	r0, r8
 800bca8:	f001 f816 	bl	800ccd8 <__mcmp>
 800bcac:	2800      	cmp	r0, #0
 800bcae:	db25      	blt.n	800bcfc <quorem+0xf4>
 800bcb0:	3501      	adds	r5, #1
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	f04f 0c00 	mov.w	ip, #0
 800bcb8:	f857 2b04 	ldr.w	r2, [r7], #4
 800bcbc:	f8d0 e000 	ldr.w	lr, [r0]
 800bcc0:	b293      	uxth	r3, r2
 800bcc2:	ebac 0303 	sub.w	r3, ip, r3
 800bcc6:	0c12      	lsrs	r2, r2, #16
 800bcc8:	fa13 f38e 	uxtah	r3, r3, lr
 800bccc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bcd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bcd4:	b29b      	uxth	r3, r3
 800bcd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcda:	45b9      	cmp	r9, r7
 800bcdc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bce0:	f840 3b04 	str.w	r3, [r0], #4
 800bce4:	d2e8      	bcs.n	800bcb8 <quorem+0xb0>
 800bce6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bcea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800bcee:	b92a      	cbnz	r2, 800bcfc <quorem+0xf4>
 800bcf0:	3b04      	subs	r3, #4
 800bcf2:	429e      	cmp	r6, r3
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	d30b      	bcc.n	800bd10 <quorem+0x108>
 800bcf8:	f8c8 4010 	str.w	r4, [r8, #16]
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	b003      	add	sp, #12
 800bd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd04:	6812      	ldr	r2, [r2, #0]
 800bd06:	3b04      	subs	r3, #4
 800bd08:	2a00      	cmp	r2, #0
 800bd0a:	d1ca      	bne.n	800bca2 <quorem+0x9a>
 800bd0c:	3c01      	subs	r4, #1
 800bd0e:	e7c5      	b.n	800bc9c <quorem+0x94>
 800bd10:	6812      	ldr	r2, [r2, #0]
 800bd12:	3b04      	subs	r3, #4
 800bd14:	2a00      	cmp	r2, #0
 800bd16:	d1ef      	bne.n	800bcf8 <quorem+0xf0>
 800bd18:	3c01      	subs	r4, #1
 800bd1a:	e7ea      	b.n	800bcf2 <quorem+0xea>
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	e7ee      	b.n	800bcfe <quorem+0xf6>

0800bd20 <_dtoa_r>:
 800bd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd24:	ec57 6b10 	vmov	r6, r7, d0
 800bd28:	b097      	sub	sp, #92	; 0x5c
 800bd2a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bd2c:	9106      	str	r1, [sp, #24]
 800bd2e:	4604      	mov	r4, r0
 800bd30:	920b      	str	r2, [sp, #44]	; 0x2c
 800bd32:	9312      	str	r3, [sp, #72]	; 0x48
 800bd34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bd38:	e9cd 6700 	strd	r6, r7, [sp]
 800bd3c:	b93d      	cbnz	r5, 800bd4e <_dtoa_r+0x2e>
 800bd3e:	2010      	movs	r0, #16
 800bd40:	f7fd fca6 	bl	8009690 <malloc>
 800bd44:	6260      	str	r0, [r4, #36]	; 0x24
 800bd46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd4a:	6005      	str	r5, [r0, #0]
 800bd4c:	60c5      	str	r5, [r0, #12]
 800bd4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd50:	6819      	ldr	r1, [r3, #0]
 800bd52:	b151      	cbz	r1, 800bd6a <_dtoa_r+0x4a>
 800bd54:	685a      	ldr	r2, [r3, #4]
 800bd56:	604a      	str	r2, [r1, #4]
 800bd58:	2301      	movs	r3, #1
 800bd5a:	4093      	lsls	r3, r2
 800bd5c:	608b      	str	r3, [r1, #8]
 800bd5e:	4620      	mov	r0, r4
 800bd60:	f000 fdd8 	bl	800c914 <_Bfree>
 800bd64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd66:	2200      	movs	r2, #0
 800bd68:	601a      	str	r2, [r3, #0]
 800bd6a:	1e3b      	subs	r3, r7, #0
 800bd6c:	bfbb      	ittet	lt
 800bd6e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd72:	9301      	strlt	r3, [sp, #4]
 800bd74:	2300      	movge	r3, #0
 800bd76:	2201      	movlt	r2, #1
 800bd78:	bfac      	ite	ge
 800bd7a:	f8c8 3000 	strge.w	r3, [r8]
 800bd7e:	f8c8 2000 	strlt.w	r2, [r8]
 800bd82:	4baf      	ldr	r3, [pc, #700]	; (800c040 <_dtoa_r+0x320>)
 800bd84:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bd88:	ea33 0308 	bics.w	r3, r3, r8
 800bd8c:	d114      	bne.n	800bdb8 <_dtoa_r+0x98>
 800bd8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd90:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd94:	6013      	str	r3, [r2, #0]
 800bd96:	9b00      	ldr	r3, [sp, #0]
 800bd98:	b923      	cbnz	r3, 800bda4 <_dtoa_r+0x84>
 800bd9a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	f000 8542 	beq.w	800c828 <_dtoa_r+0xb08>
 800bda4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bda6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c054 <_dtoa_r+0x334>
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	f000 8544 	beq.w	800c838 <_dtoa_r+0xb18>
 800bdb0:	f10b 0303 	add.w	r3, fp, #3
 800bdb4:	f000 bd3e 	b.w	800c834 <_dtoa_r+0xb14>
 800bdb8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	4639      	mov	r1, r7
 800bdc4:	f7f4 fe88 	bl	8000ad8 <__aeabi_dcmpeq>
 800bdc8:	4681      	mov	r9, r0
 800bdca:	b168      	cbz	r0, 800bde8 <_dtoa_r+0xc8>
 800bdcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bdce:	2301      	movs	r3, #1
 800bdd0:	6013      	str	r3, [r2, #0]
 800bdd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f000 8524 	beq.w	800c822 <_dtoa_r+0xb02>
 800bdda:	4b9a      	ldr	r3, [pc, #616]	; (800c044 <_dtoa_r+0x324>)
 800bddc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdde:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800bde2:	6013      	str	r3, [r2, #0]
 800bde4:	f000 bd28 	b.w	800c838 <_dtoa_r+0xb18>
 800bde8:	aa14      	add	r2, sp, #80	; 0x50
 800bdea:	a915      	add	r1, sp, #84	; 0x54
 800bdec:	ec47 6b10 	vmov	d0, r6, r7
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f000 ffe8 	bl	800cdc6 <__d2b>
 800bdf6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bdfa:	9004      	str	r0, [sp, #16]
 800bdfc:	2d00      	cmp	r5, #0
 800bdfe:	d07c      	beq.n	800befa <_dtoa_r+0x1da>
 800be00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be04:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800be08:	46b2      	mov	sl, r6
 800be0a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800be0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800be12:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800be16:	2200      	movs	r2, #0
 800be18:	4b8b      	ldr	r3, [pc, #556]	; (800c048 <_dtoa_r+0x328>)
 800be1a:	4650      	mov	r0, sl
 800be1c:	4659      	mov	r1, fp
 800be1e:	f7f4 fa3b 	bl	8000298 <__aeabi_dsub>
 800be22:	a381      	add	r3, pc, #516	; (adr r3, 800c028 <_dtoa_r+0x308>)
 800be24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be28:	f7f4 fbee 	bl	8000608 <__aeabi_dmul>
 800be2c:	a380      	add	r3, pc, #512	; (adr r3, 800c030 <_dtoa_r+0x310>)
 800be2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be32:	f7f4 fa33 	bl	800029c <__adddf3>
 800be36:	4606      	mov	r6, r0
 800be38:	4628      	mov	r0, r5
 800be3a:	460f      	mov	r7, r1
 800be3c:	f7f4 fb7a 	bl	8000534 <__aeabi_i2d>
 800be40:	a37d      	add	r3, pc, #500	; (adr r3, 800c038 <_dtoa_r+0x318>)
 800be42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be46:	f7f4 fbdf 	bl	8000608 <__aeabi_dmul>
 800be4a:	4602      	mov	r2, r0
 800be4c:	460b      	mov	r3, r1
 800be4e:	4630      	mov	r0, r6
 800be50:	4639      	mov	r1, r7
 800be52:	f7f4 fa23 	bl	800029c <__adddf3>
 800be56:	4606      	mov	r6, r0
 800be58:	460f      	mov	r7, r1
 800be5a:	f7f4 fe85 	bl	8000b68 <__aeabi_d2iz>
 800be5e:	2200      	movs	r2, #0
 800be60:	4682      	mov	sl, r0
 800be62:	2300      	movs	r3, #0
 800be64:	4630      	mov	r0, r6
 800be66:	4639      	mov	r1, r7
 800be68:	f7f4 fe40 	bl	8000aec <__aeabi_dcmplt>
 800be6c:	b148      	cbz	r0, 800be82 <_dtoa_r+0x162>
 800be6e:	4650      	mov	r0, sl
 800be70:	f7f4 fb60 	bl	8000534 <__aeabi_i2d>
 800be74:	4632      	mov	r2, r6
 800be76:	463b      	mov	r3, r7
 800be78:	f7f4 fe2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800be7c:	b908      	cbnz	r0, 800be82 <_dtoa_r+0x162>
 800be7e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800be82:	f1ba 0f16 	cmp.w	sl, #22
 800be86:	d859      	bhi.n	800bf3c <_dtoa_r+0x21c>
 800be88:	4970      	ldr	r1, [pc, #448]	; (800c04c <_dtoa_r+0x32c>)
 800be8a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800be8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be96:	f7f4 fe47 	bl	8000b28 <__aeabi_dcmpgt>
 800be9a:	2800      	cmp	r0, #0
 800be9c:	d050      	beq.n	800bf40 <_dtoa_r+0x220>
 800be9e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800bea2:	2300      	movs	r3, #0
 800bea4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bea8:	1b5d      	subs	r5, r3, r5
 800beaa:	f1b5 0801 	subs.w	r8, r5, #1
 800beae:	bf49      	itett	mi
 800beb0:	f1c5 0301 	rsbmi	r3, r5, #1
 800beb4:	2300      	movpl	r3, #0
 800beb6:	9305      	strmi	r3, [sp, #20]
 800beb8:	f04f 0800 	movmi.w	r8, #0
 800bebc:	bf58      	it	pl
 800bebe:	9305      	strpl	r3, [sp, #20]
 800bec0:	f1ba 0f00 	cmp.w	sl, #0
 800bec4:	db3e      	blt.n	800bf44 <_dtoa_r+0x224>
 800bec6:	2300      	movs	r3, #0
 800bec8:	44d0      	add	r8, sl
 800beca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800bece:	9307      	str	r3, [sp, #28]
 800bed0:	9b06      	ldr	r3, [sp, #24]
 800bed2:	2b09      	cmp	r3, #9
 800bed4:	f200 8090 	bhi.w	800bff8 <_dtoa_r+0x2d8>
 800bed8:	2b05      	cmp	r3, #5
 800beda:	bfc4      	itt	gt
 800bedc:	3b04      	subgt	r3, #4
 800bede:	9306      	strgt	r3, [sp, #24]
 800bee0:	9b06      	ldr	r3, [sp, #24]
 800bee2:	f1a3 0302 	sub.w	r3, r3, #2
 800bee6:	bfcc      	ite	gt
 800bee8:	2500      	movgt	r5, #0
 800beea:	2501      	movle	r5, #1
 800beec:	2b03      	cmp	r3, #3
 800beee:	f200 808f 	bhi.w	800c010 <_dtoa_r+0x2f0>
 800bef2:	e8df f003 	tbb	[pc, r3]
 800bef6:	7f7d      	.short	0x7f7d
 800bef8:	7131      	.short	0x7131
 800befa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800befe:	441d      	add	r5, r3
 800bf00:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800bf04:	2820      	cmp	r0, #32
 800bf06:	dd13      	ble.n	800bf30 <_dtoa_r+0x210>
 800bf08:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800bf0c:	9b00      	ldr	r3, [sp, #0]
 800bf0e:	fa08 f800 	lsl.w	r8, r8, r0
 800bf12:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bf16:	fa23 f000 	lsr.w	r0, r3, r0
 800bf1a:	ea48 0000 	orr.w	r0, r8, r0
 800bf1e:	f7f4 faf9 	bl	8000514 <__aeabi_ui2d>
 800bf22:	2301      	movs	r3, #1
 800bf24:	4682      	mov	sl, r0
 800bf26:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800bf2a:	3d01      	subs	r5, #1
 800bf2c:	9313      	str	r3, [sp, #76]	; 0x4c
 800bf2e:	e772      	b.n	800be16 <_dtoa_r+0xf6>
 800bf30:	9b00      	ldr	r3, [sp, #0]
 800bf32:	f1c0 0020 	rsb	r0, r0, #32
 800bf36:	fa03 f000 	lsl.w	r0, r3, r0
 800bf3a:	e7f0      	b.n	800bf1e <_dtoa_r+0x1fe>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e7b1      	b.n	800bea4 <_dtoa_r+0x184>
 800bf40:	900f      	str	r0, [sp, #60]	; 0x3c
 800bf42:	e7b0      	b.n	800bea6 <_dtoa_r+0x186>
 800bf44:	9b05      	ldr	r3, [sp, #20]
 800bf46:	eba3 030a 	sub.w	r3, r3, sl
 800bf4a:	9305      	str	r3, [sp, #20]
 800bf4c:	f1ca 0300 	rsb	r3, sl, #0
 800bf50:	9307      	str	r3, [sp, #28]
 800bf52:	2300      	movs	r3, #0
 800bf54:	930e      	str	r3, [sp, #56]	; 0x38
 800bf56:	e7bb      	b.n	800bed0 <_dtoa_r+0x1b0>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	930a      	str	r3, [sp, #40]	; 0x28
 800bf5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	dd59      	ble.n	800c016 <_dtoa_r+0x2f6>
 800bf62:	9302      	str	r3, [sp, #8]
 800bf64:	4699      	mov	r9, r3
 800bf66:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bf68:	2200      	movs	r2, #0
 800bf6a:	6072      	str	r2, [r6, #4]
 800bf6c:	2204      	movs	r2, #4
 800bf6e:	f102 0014 	add.w	r0, r2, #20
 800bf72:	4298      	cmp	r0, r3
 800bf74:	6871      	ldr	r1, [r6, #4]
 800bf76:	d953      	bls.n	800c020 <_dtoa_r+0x300>
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f000 fc97 	bl	800c8ac <_Balloc>
 800bf7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf80:	6030      	str	r0, [r6, #0]
 800bf82:	f1b9 0f0e 	cmp.w	r9, #14
 800bf86:	f8d3 b000 	ldr.w	fp, [r3]
 800bf8a:	f200 80e6 	bhi.w	800c15a <_dtoa_r+0x43a>
 800bf8e:	2d00      	cmp	r5, #0
 800bf90:	f000 80e3 	beq.w	800c15a <_dtoa_r+0x43a>
 800bf94:	ed9d 7b00 	vldr	d7, [sp]
 800bf98:	f1ba 0f00 	cmp.w	sl, #0
 800bf9c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800bfa0:	dd74      	ble.n	800c08c <_dtoa_r+0x36c>
 800bfa2:	4a2a      	ldr	r2, [pc, #168]	; (800c04c <_dtoa_r+0x32c>)
 800bfa4:	f00a 030f 	and.w	r3, sl, #15
 800bfa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bfac:	ed93 7b00 	vldr	d7, [r3]
 800bfb0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800bfb4:	06f0      	lsls	r0, r6, #27
 800bfb6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800bfba:	d565      	bpl.n	800c088 <_dtoa_r+0x368>
 800bfbc:	4b24      	ldr	r3, [pc, #144]	; (800c050 <_dtoa_r+0x330>)
 800bfbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bfc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfc6:	f7f4 fc49 	bl	800085c <__aeabi_ddiv>
 800bfca:	e9cd 0100 	strd	r0, r1, [sp]
 800bfce:	f006 060f 	and.w	r6, r6, #15
 800bfd2:	2503      	movs	r5, #3
 800bfd4:	4f1e      	ldr	r7, [pc, #120]	; (800c050 <_dtoa_r+0x330>)
 800bfd6:	e04c      	b.n	800c072 <_dtoa_r+0x352>
 800bfd8:	2301      	movs	r3, #1
 800bfda:	930a      	str	r3, [sp, #40]	; 0x28
 800bfdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfde:	4453      	add	r3, sl
 800bfe0:	f103 0901 	add.w	r9, r3, #1
 800bfe4:	9302      	str	r3, [sp, #8]
 800bfe6:	464b      	mov	r3, r9
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	bfb8      	it	lt
 800bfec:	2301      	movlt	r3, #1
 800bfee:	e7ba      	b.n	800bf66 <_dtoa_r+0x246>
 800bff0:	2300      	movs	r3, #0
 800bff2:	e7b2      	b.n	800bf5a <_dtoa_r+0x23a>
 800bff4:	2300      	movs	r3, #0
 800bff6:	e7f0      	b.n	800bfda <_dtoa_r+0x2ba>
 800bff8:	2501      	movs	r5, #1
 800bffa:	2300      	movs	r3, #0
 800bffc:	9306      	str	r3, [sp, #24]
 800bffe:	950a      	str	r5, [sp, #40]	; 0x28
 800c000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c004:	9302      	str	r3, [sp, #8]
 800c006:	4699      	mov	r9, r3
 800c008:	2200      	movs	r2, #0
 800c00a:	2312      	movs	r3, #18
 800c00c:	920b      	str	r2, [sp, #44]	; 0x2c
 800c00e:	e7aa      	b.n	800bf66 <_dtoa_r+0x246>
 800c010:	2301      	movs	r3, #1
 800c012:	930a      	str	r3, [sp, #40]	; 0x28
 800c014:	e7f4      	b.n	800c000 <_dtoa_r+0x2e0>
 800c016:	2301      	movs	r3, #1
 800c018:	9302      	str	r3, [sp, #8]
 800c01a:	4699      	mov	r9, r3
 800c01c:	461a      	mov	r2, r3
 800c01e:	e7f5      	b.n	800c00c <_dtoa_r+0x2ec>
 800c020:	3101      	adds	r1, #1
 800c022:	6071      	str	r1, [r6, #4]
 800c024:	0052      	lsls	r2, r2, #1
 800c026:	e7a2      	b.n	800bf6e <_dtoa_r+0x24e>
 800c028:	636f4361 	.word	0x636f4361
 800c02c:	3fd287a7 	.word	0x3fd287a7
 800c030:	8b60c8b3 	.word	0x8b60c8b3
 800c034:	3fc68a28 	.word	0x3fc68a28
 800c038:	509f79fb 	.word	0x509f79fb
 800c03c:	3fd34413 	.word	0x3fd34413
 800c040:	7ff00000 	.word	0x7ff00000
 800c044:	0800d6a0 	.word	0x0800d6a0
 800c048:	3ff80000 	.word	0x3ff80000
 800c04c:	0800d6f8 	.word	0x0800d6f8
 800c050:	0800d6d0 	.word	0x0800d6d0
 800c054:	0800d6cc 	.word	0x0800d6cc
 800c058:	07f1      	lsls	r1, r6, #31
 800c05a:	d508      	bpl.n	800c06e <_dtoa_r+0x34e>
 800c05c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c060:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c064:	f7f4 fad0 	bl	8000608 <__aeabi_dmul>
 800c068:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c06c:	3501      	adds	r5, #1
 800c06e:	1076      	asrs	r6, r6, #1
 800c070:	3708      	adds	r7, #8
 800c072:	2e00      	cmp	r6, #0
 800c074:	d1f0      	bne.n	800c058 <_dtoa_r+0x338>
 800c076:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c07a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c07e:	f7f4 fbed 	bl	800085c <__aeabi_ddiv>
 800c082:	e9cd 0100 	strd	r0, r1, [sp]
 800c086:	e01a      	b.n	800c0be <_dtoa_r+0x39e>
 800c088:	2502      	movs	r5, #2
 800c08a:	e7a3      	b.n	800bfd4 <_dtoa_r+0x2b4>
 800c08c:	f000 80a0 	beq.w	800c1d0 <_dtoa_r+0x4b0>
 800c090:	f1ca 0600 	rsb	r6, sl, #0
 800c094:	4b9f      	ldr	r3, [pc, #636]	; (800c314 <_dtoa_r+0x5f4>)
 800c096:	4fa0      	ldr	r7, [pc, #640]	; (800c318 <_dtoa_r+0x5f8>)
 800c098:	f006 020f 	and.w	r2, r6, #15
 800c09c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c0a8:	f7f4 faae 	bl	8000608 <__aeabi_dmul>
 800c0ac:	e9cd 0100 	strd	r0, r1, [sp]
 800c0b0:	1136      	asrs	r6, r6, #4
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	2502      	movs	r5, #2
 800c0b6:	2e00      	cmp	r6, #0
 800c0b8:	d17f      	bne.n	800c1ba <_dtoa_r+0x49a>
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d1e1      	bne.n	800c082 <_dtoa_r+0x362>
 800c0be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f000 8087 	beq.w	800c1d4 <_dtoa_r+0x4b4>
 800c0c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	4b93      	ldr	r3, [pc, #588]	; (800c31c <_dtoa_r+0x5fc>)
 800c0ce:	4630      	mov	r0, r6
 800c0d0:	4639      	mov	r1, r7
 800c0d2:	f7f4 fd0b 	bl	8000aec <__aeabi_dcmplt>
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	d07c      	beq.n	800c1d4 <_dtoa_r+0x4b4>
 800c0da:	f1b9 0f00 	cmp.w	r9, #0
 800c0de:	d079      	beq.n	800c1d4 <_dtoa_r+0x4b4>
 800c0e0:	9b02      	ldr	r3, [sp, #8]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	dd35      	ble.n	800c152 <_dtoa_r+0x432>
 800c0e6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800c0ea:	9308      	str	r3, [sp, #32]
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	4b8b      	ldr	r3, [pc, #556]	; (800c320 <_dtoa_r+0x600>)
 800c0f2:	4630      	mov	r0, r6
 800c0f4:	f7f4 fa88 	bl	8000608 <__aeabi_dmul>
 800c0f8:	e9cd 0100 	strd	r0, r1, [sp]
 800c0fc:	9f02      	ldr	r7, [sp, #8]
 800c0fe:	3501      	adds	r5, #1
 800c100:	4628      	mov	r0, r5
 800c102:	f7f4 fa17 	bl	8000534 <__aeabi_i2d>
 800c106:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c10a:	f7f4 fa7d 	bl	8000608 <__aeabi_dmul>
 800c10e:	2200      	movs	r2, #0
 800c110:	4b84      	ldr	r3, [pc, #528]	; (800c324 <_dtoa_r+0x604>)
 800c112:	f7f4 f8c3 	bl	800029c <__adddf3>
 800c116:	4605      	mov	r5, r0
 800c118:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c11c:	2f00      	cmp	r7, #0
 800c11e:	d15d      	bne.n	800c1dc <_dtoa_r+0x4bc>
 800c120:	2200      	movs	r2, #0
 800c122:	4b81      	ldr	r3, [pc, #516]	; (800c328 <_dtoa_r+0x608>)
 800c124:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c128:	f7f4 f8b6 	bl	8000298 <__aeabi_dsub>
 800c12c:	462a      	mov	r2, r5
 800c12e:	4633      	mov	r3, r6
 800c130:	e9cd 0100 	strd	r0, r1, [sp]
 800c134:	f7f4 fcf8 	bl	8000b28 <__aeabi_dcmpgt>
 800c138:	2800      	cmp	r0, #0
 800c13a:	f040 8288 	bne.w	800c64e <_dtoa_r+0x92e>
 800c13e:	462a      	mov	r2, r5
 800c140:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c144:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c148:	f7f4 fcd0 	bl	8000aec <__aeabi_dcmplt>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	f040 827c 	bne.w	800c64a <_dtoa_r+0x92a>
 800c152:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c156:	e9cd 2300 	strd	r2, r3, [sp]
 800c15a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	f2c0 8150 	blt.w	800c402 <_dtoa_r+0x6e2>
 800c162:	f1ba 0f0e 	cmp.w	sl, #14
 800c166:	f300 814c 	bgt.w	800c402 <_dtoa_r+0x6e2>
 800c16a:	4b6a      	ldr	r3, [pc, #424]	; (800c314 <_dtoa_r+0x5f4>)
 800c16c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c170:	ed93 7b00 	vldr	d7, [r3]
 800c174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c176:	2b00      	cmp	r3, #0
 800c178:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c17c:	f280 80d8 	bge.w	800c330 <_dtoa_r+0x610>
 800c180:	f1b9 0f00 	cmp.w	r9, #0
 800c184:	f300 80d4 	bgt.w	800c330 <_dtoa_r+0x610>
 800c188:	f040 825e 	bne.w	800c648 <_dtoa_r+0x928>
 800c18c:	2200      	movs	r2, #0
 800c18e:	4b66      	ldr	r3, [pc, #408]	; (800c328 <_dtoa_r+0x608>)
 800c190:	ec51 0b17 	vmov	r0, r1, d7
 800c194:	f7f4 fa38 	bl	8000608 <__aeabi_dmul>
 800c198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c19c:	f7f4 fcba 	bl	8000b14 <__aeabi_dcmpge>
 800c1a0:	464f      	mov	r7, r9
 800c1a2:	464e      	mov	r6, r9
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	f040 8234 	bne.w	800c612 <_dtoa_r+0x8f2>
 800c1aa:	2331      	movs	r3, #49	; 0x31
 800c1ac:	f10b 0501 	add.w	r5, fp, #1
 800c1b0:	f88b 3000 	strb.w	r3, [fp]
 800c1b4:	f10a 0a01 	add.w	sl, sl, #1
 800c1b8:	e22f      	b.n	800c61a <_dtoa_r+0x8fa>
 800c1ba:	07f2      	lsls	r2, r6, #31
 800c1bc:	d505      	bpl.n	800c1ca <_dtoa_r+0x4aa>
 800c1be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1c2:	f7f4 fa21 	bl	8000608 <__aeabi_dmul>
 800c1c6:	3501      	adds	r5, #1
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	1076      	asrs	r6, r6, #1
 800c1cc:	3708      	adds	r7, #8
 800c1ce:	e772      	b.n	800c0b6 <_dtoa_r+0x396>
 800c1d0:	2502      	movs	r5, #2
 800c1d2:	e774      	b.n	800c0be <_dtoa_r+0x39e>
 800c1d4:	f8cd a020 	str.w	sl, [sp, #32]
 800c1d8:	464f      	mov	r7, r9
 800c1da:	e791      	b.n	800c100 <_dtoa_r+0x3e0>
 800c1dc:	4b4d      	ldr	r3, [pc, #308]	; (800c314 <_dtoa_r+0x5f4>)
 800c1de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c1e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c1e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d047      	beq.n	800c27c <_dtoa_r+0x55c>
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	2000      	movs	r0, #0
 800c1f2:	494e      	ldr	r1, [pc, #312]	; (800c32c <_dtoa_r+0x60c>)
 800c1f4:	f7f4 fb32 	bl	800085c <__aeabi_ddiv>
 800c1f8:	462a      	mov	r2, r5
 800c1fa:	4633      	mov	r3, r6
 800c1fc:	f7f4 f84c 	bl	8000298 <__aeabi_dsub>
 800c200:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c204:	465d      	mov	r5, fp
 800c206:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c20a:	f7f4 fcad 	bl	8000b68 <__aeabi_d2iz>
 800c20e:	4606      	mov	r6, r0
 800c210:	f7f4 f990 	bl	8000534 <__aeabi_i2d>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c21c:	f7f4 f83c 	bl	8000298 <__aeabi_dsub>
 800c220:	3630      	adds	r6, #48	; 0x30
 800c222:	f805 6b01 	strb.w	r6, [r5], #1
 800c226:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c22a:	e9cd 0100 	strd	r0, r1, [sp]
 800c22e:	f7f4 fc5d 	bl	8000aec <__aeabi_dcmplt>
 800c232:	2800      	cmp	r0, #0
 800c234:	d163      	bne.n	800c2fe <_dtoa_r+0x5de>
 800c236:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c23a:	2000      	movs	r0, #0
 800c23c:	4937      	ldr	r1, [pc, #220]	; (800c31c <_dtoa_r+0x5fc>)
 800c23e:	f7f4 f82b 	bl	8000298 <__aeabi_dsub>
 800c242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c246:	f7f4 fc51 	bl	8000aec <__aeabi_dcmplt>
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f040 80b7 	bne.w	800c3be <_dtoa_r+0x69e>
 800c250:	eba5 030b 	sub.w	r3, r5, fp
 800c254:	429f      	cmp	r7, r3
 800c256:	f77f af7c 	ble.w	800c152 <_dtoa_r+0x432>
 800c25a:	2200      	movs	r2, #0
 800c25c:	4b30      	ldr	r3, [pc, #192]	; (800c320 <_dtoa_r+0x600>)
 800c25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c262:	f7f4 f9d1 	bl	8000608 <__aeabi_dmul>
 800c266:	2200      	movs	r2, #0
 800c268:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c26c:	4b2c      	ldr	r3, [pc, #176]	; (800c320 <_dtoa_r+0x600>)
 800c26e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c272:	f7f4 f9c9 	bl	8000608 <__aeabi_dmul>
 800c276:	e9cd 0100 	strd	r0, r1, [sp]
 800c27a:	e7c4      	b.n	800c206 <_dtoa_r+0x4e6>
 800c27c:	462a      	mov	r2, r5
 800c27e:	4633      	mov	r3, r6
 800c280:	f7f4 f9c2 	bl	8000608 <__aeabi_dmul>
 800c284:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c288:	eb0b 0507 	add.w	r5, fp, r7
 800c28c:	465e      	mov	r6, fp
 800c28e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c292:	f7f4 fc69 	bl	8000b68 <__aeabi_d2iz>
 800c296:	4607      	mov	r7, r0
 800c298:	f7f4 f94c 	bl	8000534 <__aeabi_i2d>
 800c29c:	3730      	adds	r7, #48	; 0x30
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2a6:	f7f3 fff7 	bl	8000298 <__aeabi_dsub>
 800c2aa:	f806 7b01 	strb.w	r7, [r6], #1
 800c2ae:	42ae      	cmp	r6, r5
 800c2b0:	e9cd 0100 	strd	r0, r1, [sp]
 800c2b4:	f04f 0200 	mov.w	r2, #0
 800c2b8:	d126      	bne.n	800c308 <_dtoa_r+0x5e8>
 800c2ba:	4b1c      	ldr	r3, [pc, #112]	; (800c32c <_dtoa_r+0x60c>)
 800c2bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c2c0:	f7f3 ffec 	bl	800029c <__adddf3>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2cc:	f7f4 fc2c 	bl	8000b28 <__aeabi_dcmpgt>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	d174      	bne.n	800c3be <_dtoa_r+0x69e>
 800c2d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c2d8:	2000      	movs	r0, #0
 800c2da:	4914      	ldr	r1, [pc, #80]	; (800c32c <_dtoa_r+0x60c>)
 800c2dc:	f7f3 ffdc 	bl	8000298 <__aeabi_dsub>
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2e8:	f7f4 fc00 	bl	8000aec <__aeabi_dcmplt>
 800c2ec:	2800      	cmp	r0, #0
 800c2ee:	f43f af30 	beq.w	800c152 <_dtoa_r+0x432>
 800c2f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c2f6:	2b30      	cmp	r3, #48	; 0x30
 800c2f8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800c2fc:	d002      	beq.n	800c304 <_dtoa_r+0x5e4>
 800c2fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c302:	e04a      	b.n	800c39a <_dtoa_r+0x67a>
 800c304:	4615      	mov	r5, r2
 800c306:	e7f4      	b.n	800c2f2 <_dtoa_r+0x5d2>
 800c308:	4b05      	ldr	r3, [pc, #20]	; (800c320 <_dtoa_r+0x600>)
 800c30a:	f7f4 f97d 	bl	8000608 <__aeabi_dmul>
 800c30e:	e9cd 0100 	strd	r0, r1, [sp]
 800c312:	e7bc      	b.n	800c28e <_dtoa_r+0x56e>
 800c314:	0800d6f8 	.word	0x0800d6f8
 800c318:	0800d6d0 	.word	0x0800d6d0
 800c31c:	3ff00000 	.word	0x3ff00000
 800c320:	40240000 	.word	0x40240000
 800c324:	401c0000 	.word	0x401c0000
 800c328:	40140000 	.word	0x40140000
 800c32c:	3fe00000 	.word	0x3fe00000
 800c330:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c334:	465d      	mov	r5, fp
 800c336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c33a:	4630      	mov	r0, r6
 800c33c:	4639      	mov	r1, r7
 800c33e:	f7f4 fa8d 	bl	800085c <__aeabi_ddiv>
 800c342:	f7f4 fc11 	bl	8000b68 <__aeabi_d2iz>
 800c346:	4680      	mov	r8, r0
 800c348:	f7f4 f8f4 	bl	8000534 <__aeabi_i2d>
 800c34c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c350:	f7f4 f95a 	bl	8000608 <__aeabi_dmul>
 800c354:	4602      	mov	r2, r0
 800c356:	460b      	mov	r3, r1
 800c358:	4630      	mov	r0, r6
 800c35a:	4639      	mov	r1, r7
 800c35c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c360:	f7f3 ff9a 	bl	8000298 <__aeabi_dsub>
 800c364:	f805 6b01 	strb.w	r6, [r5], #1
 800c368:	eba5 060b 	sub.w	r6, r5, fp
 800c36c:	45b1      	cmp	r9, r6
 800c36e:	4602      	mov	r2, r0
 800c370:	460b      	mov	r3, r1
 800c372:	d139      	bne.n	800c3e8 <_dtoa_r+0x6c8>
 800c374:	f7f3 ff92 	bl	800029c <__adddf3>
 800c378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c37c:	4606      	mov	r6, r0
 800c37e:	460f      	mov	r7, r1
 800c380:	f7f4 fbd2 	bl	8000b28 <__aeabi_dcmpgt>
 800c384:	b9c8      	cbnz	r0, 800c3ba <_dtoa_r+0x69a>
 800c386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c38a:	4630      	mov	r0, r6
 800c38c:	4639      	mov	r1, r7
 800c38e:	f7f4 fba3 	bl	8000ad8 <__aeabi_dcmpeq>
 800c392:	b110      	cbz	r0, 800c39a <_dtoa_r+0x67a>
 800c394:	f018 0f01 	tst.w	r8, #1
 800c398:	d10f      	bne.n	800c3ba <_dtoa_r+0x69a>
 800c39a:	9904      	ldr	r1, [sp, #16]
 800c39c:	4620      	mov	r0, r4
 800c39e:	f000 fab9 	bl	800c914 <_Bfree>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c3a6:	702b      	strb	r3, [r5, #0]
 800c3a8:	f10a 0301 	add.w	r3, sl, #1
 800c3ac:	6013      	str	r3, [r2, #0]
 800c3ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 8241 	beq.w	800c838 <_dtoa_r+0xb18>
 800c3b6:	601d      	str	r5, [r3, #0]
 800c3b8:	e23e      	b.n	800c838 <_dtoa_r+0xb18>
 800c3ba:	f8cd a020 	str.w	sl, [sp, #32]
 800c3be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c3c2:	2a39      	cmp	r2, #57	; 0x39
 800c3c4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800c3c8:	d108      	bne.n	800c3dc <_dtoa_r+0x6bc>
 800c3ca:	459b      	cmp	fp, r3
 800c3cc:	d10a      	bne.n	800c3e4 <_dtoa_r+0x6c4>
 800c3ce:	9b08      	ldr	r3, [sp, #32]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	9308      	str	r3, [sp, #32]
 800c3d4:	2330      	movs	r3, #48	; 0x30
 800c3d6:	f88b 3000 	strb.w	r3, [fp]
 800c3da:	465b      	mov	r3, fp
 800c3dc:	781a      	ldrb	r2, [r3, #0]
 800c3de:	3201      	adds	r2, #1
 800c3e0:	701a      	strb	r2, [r3, #0]
 800c3e2:	e78c      	b.n	800c2fe <_dtoa_r+0x5de>
 800c3e4:	461d      	mov	r5, r3
 800c3e6:	e7ea      	b.n	800c3be <_dtoa_r+0x69e>
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	4b9b      	ldr	r3, [pc, #620]	; (800c658 <_dtoa_r+0x938>)
 800c3ec:	f7f4 f90c 	bl	8000608 <__aeabi_dmul>
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	4606      	mov	r6, r0
 800c3f6:	460f      	mov	r7, r1
 800c3f8:	f7f4 fb6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	d09a      	beq.n	800c336 <_dtoa_r+0x616>
 800c400:	e7cb      	b.n	800c39a <_dtoa_r+0x67a>
 800c402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c404:	2a00      	cmp	r2, #0
 800c406:	f000 808b 	beq.w	800c520 <_dtoa_r+0x800>
 800c40a:	9a06      	ldr	r2, [sp, #24]
 800c40c:	2a01      	cmp	r2, #1
 800c40e:	dc6e      	bgt.n	800c4ee <_dtoa_r+0x7ce>
 800c410:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c412:	2a00      	cmp	r2, #0
 800c414:	d067      	beq.n	800c4e6 <_dtoa_r+0x7c6>
 800c416:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c41a:	9f07      	ldr	r7, [sp, #28]
 800c41c:	9d05      	ldr	r5, [sp, #20]
 800c41e:	9a05      	ldr	r2, [sp, #20]
 800c420:	2101      	movs	r1, #1
 800c422:	441a      	add	r2, r3
 800c424:	4620      	mov	r0, r4
 800c426:	9205      	str	r2, [sp, #20]
 800c428:	4498      	add	r8, r3
 800c42a:	f000 fb13 	bl	800ca54 <__i2b>
 800c42e:	4606      	mov	r6, r0
 800c430:	2d00      	cmp	r5, #0
 800c432:	dd0c      	ble.n	800c44e <_dtoa_r+0x72e>
 800c434:	f1b8 0f00 	cmp.w	r8, #0
 800c438:	dd09      	ble.n	800c44e <_dtoa_r+0x72e>
 800c43a:	4545      	cmp	r5, r8
 800c43c:	9a05      	ldr	r2, [sp, #20]
 800c43e:	462b      	mov	r3, r5
 800c440:	bfa8      	it	ge
 800c442:	4643      	movge	r3, r8
 800c444:	1ad2      	subs	r2, r2, r3
 800c446:	9205      	str	r2, [sp, #20]
 800c448:	1aed      	subs	r5, r5, r3
 800c44a:	eba8 0803 	sub.w	r8, r8, r3
 800c44e:	9b07      	ldr	r3, [sp, #28]
 800c450:	b1eb      	cbz	r3, 800c48e <_dtoa_r+0x76e>
 800c452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c454:	2b00      	cmp	r3, #0
 800c456:	d067      	beq.n	800c528 <_dtoa_r+0x808>
 800c458:	b18f      	cbz	r7, 800c47e <_dtoa_r+0x75e>
 800c45a:	4631      	mov	r1, r6
 800c45c:	463a      	mov	r2, r7
 800c45e:	4620      	mov	r0, r4
 800c460:	f000 fb98 	bl	800cb94 <__pow5mult>
 800c464:	9a04      	ldr	r2, [sp, #16]
 800c466:	4601      	mov	r1, r0
 800c468:	4606      	mov	r6, r0
 800c46a:	4620      	mov	r0, r4
 800c46c:	f000 fafb 	bl	800ca66 <__multiply>
 800c470:	9904      	ldr	r1, [sp, #16]
 800c472:	9008      	str	r0, [sp, #32]
 800c474:	4620      	mov	r0, r4
 800c476:	f000 fa4d 	bl	800c914 <_Bfree>
 800c47a:	9b08      	ldr	r3, [sp, #32]
 800c47c:	9304      	str	r3, [sp, #16]
 800c47e:	9b07      	ldr	r3, [sp, #28]
 800c480:	1bda      	subs	r2, r3, r7
 800c482:	d004      	beq.n	800c48e <_dtoa_r+0x76e>
 800c484:	9904      	ldr	r1, [sp, #16]
 800c486:	4620      	mov	r0, r4
 800c488:	f000 fb84 	bl	800cb94 <__pow5mult>
 800c48c:	9004      	str	r0, [sp, #16]
 800c48e:	2101      	movs	r1, #1
 800c490:	4620      	mov	r0, r4
 800c492:	f000 fadf 	bl	800ca54 <__i2b>
 800c496:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c498:	4607      	mov	r7, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f000 81d0 	beq.w	800c840 <_dtoa_r+0xb20>
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	4601      	mov	r1, r0
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 fb75 	bl	800cb94 <__pow5mult>
 800c4aa:	9b06      	ldr	r3, [sp, #24]
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	4607      	mov	r7, r0
 800c4b0:	dc40      	bgt.n	800c534 <_dtoa_r+0x814>
 800c4b2:	9b00      	ldr	r3, [sp, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d139      	bne.n	800c52c <_dtoa_r+0x80c>
 800c4b8:	9b01      	ldr	r3, [sp, #4]
 800c4ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d136      	bne.n	800c530 <_dtoa_r+0x810>
 800c4c2:	9b01      	ldr	r3, [sp, #4]
 800c4c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c4c8:	0d1b      	lsrs	r3, r3, #20
 800c4ca:	051b      	lsls	r3, r3, #20
 800c4cc:	b12b      	cbz	r3, 800c4da <_dtoa_r+0x7ba>
 800c4ce:	9b05      	ldr	r3, [sp, #20]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	9305      	str	r3, [sp, #20]
 800c4d4:	f108 0801 	add.w	r8, r8, #1
 800c4d8:	2301      	movs	r3, #1
 800c4da:	9307      	str	r3, [sp, #28]
 800c4dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d12a      	bne.n	800c538 <_dtoa_r+0x818>
 800c4e2:	2001      	movs	r0, #1
 800c4e4:	e030      	b.n	800c548 <_dtoa_r+0x828>
 800c4e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c4ec:	e795      	b.n	800c41a <_dtoa_r+0x6fa>
 800c4ee:	9b07      	ldr	r3, [sp, #28]
 800c4f0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800c4f4:	42bb      	cmp	r3, r7
 800c4f6:	bfbf      	itttt	lt
 800c4f8:	9b07      	ldrlt	r3, [sp, #28]
 800c4fa:	9707      	strlt	r7, [sp, #28]
 800c4fc:	1afa      	sublt	r2, r7, r3
 800c4fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c500:	bfbb      	ittet	lt
 800c502:	189b      	addlt	r3, r3, r2
 800c504:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c506:	1bdf      	subge	r7, r3, r7
 800c508:	2700      	movlt	r7, #0
 800c50a:	f1b9 0f00 	cmp.w	r9, #0
 800c50e:	bfb5      	itete	lt
 800c510:	9b05      	ldrlt	r3, [sp, #20]
 800c512:	9d05      	ldrge	r5, [sp, #20]
 800c514:	eba3 0509 	sublt.w	r5, r3, r9
 800c518:	464b      	movge	r3, r9
 800c51a:	bfb8      	it	lt
 800c51c:	2300      	movlt	r3, #0
 800c51e:	e77e      	b.n	800c41e <_dtoa_r+0x6fe>
 800c520:	9f07      	ldr	r7, [sp, #28]
 800c522:	9d05      	ldr	r5, [sp, #20]
 800c524:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c526:	e783      	b.n	800c430 <_dtoa_r+0x710>
 800c528:	9a07      	ldr	r2, [sp, #28]
 800c52a:	e7ab      	b.n	800c484 <_dtoa_r+0x764>
 800c52c:	2300      	movs	r3, #0
 800c52e:	e7d4      	b.n	800c4da <_dtoa_r+0x7ba>
 800c530:	9b00      	ldr	r3, [sp, #0]
 800c532:	e7d2      	b.n	800c4da <_dtoa_r+0x7ba>
 800c534:	2300      	movs	r3, #0
 800c536:	9307      	str	r3, [sp, #28]
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c53e:	6918      	ldr	r0, [r3, #16]
 800c540:	f000 fa3a 	bl	800c9b8 <__hi0bits>
 800c544:	f1c0 0020 	rsb	r0, r0, #32
 800c548:	4440      	add	r0, r8
 800c54a:	f010 001f 	ands.w	r0, r0, #31
 800c54e:	d047      	beq.n	800c5e0 <_dtoa_r+0x8c0>
 800c550:	f1c0 0320 	rsb	r3, r0, #32
 800c554:	2b04      	cmp	r3, #4
 800c556:	dd3b      	ble.n	800c5d0 <_dtoa_r+0x8b0>
 800c558:	9b05      	ldr	r3, [sp, #20]
 800c55a:	f1c0 001c 	rsb	r0, r0, #28
 800c55e:	4403      	add	r3, r0
 800c560:	9305      	str	r3, [sp, #20]
 800c562:	4405      	add	r5, r0
 800c564:	4480      	add	r8, r0
 800c566:	9b05      	ldr	r3, [sp, #20]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	dd05      	ble.n	800c578 <_dtoa_r+0x858>
 800c56c:	461a      	mov	r2, r3
 800c56e:	9904      	ldr	r1, [sp, #16]
 800c570:	4620      	mov	r0, r4
 800c572:	f000 fb5d 	bl	800cc30 <__lshift>
 800c576:	9004      	str	r0, [sp, #16]
 800c578:	f1b8 0f00 	cmp.w	r8, #0
 800c57c:	dd05      	ble.n	800c58a <_dtoa_r+0x86a>
 800c57e:	4639      	mov	r1, r7
 800c580:	4642      	mov	r2, r8
 800c582:	4620      	mov	r0, r4
 800c584:	f000 fb54 	bl	800cc30 <__lshift>
 800c588:	4607      	mov	r7, r0
 800c58a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c58c:	b353      	cbz	r3, 800c5e4 <_dtoa_r+0x8c4>
 800c58e:	4639      	mov	r1, r7
 800c590:	9804      	ldr	r0, [sp, #16]
 800c592:	f000 fba1 	bl	800ccd8 <__mcmp>
 800c596:	2800      	cmp	r0, #0
 800c598:	da24      	bge.n	800c5e4 <_dtoa_r+0x8c4>
 800c59a:	2300      	movs	r3, #0
 800c59c:	220a      	movs	r2, #10
 800c59e:	9904      	ldr	r1, [sp, #16]
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f000 f9ce 	bl	800c942 <__multadd>
 800c5a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5a8:	9004      	str	r0, [sp, #16]
 800c5aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	f000 814d 	beq.w	800c84e <_dtoa_r+0xb2e>
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	4631      	mov	r1, r6
 800c5b8:	220a      	movs	r2, #10
 800c5ba:	4620      	mov	r0, r4
 800c5bc:	f000 f9c1 	bl	800c942 <__multadd>
 800c5c0:	9b02      	ldr	r3, [sp, #8]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	4606      	mov	r6, r0
 800c5c6:	dc4f      	bgt.n	800c668 <_dtoa_r+0x948>
 800c5c8:	9b06      	ldr	r3, [sp, #24]
 800c5ca:	2b02      	cmp	r3, #2
 800c5cc:	dd4c      	ble.n	800c668 <_dtoa_r+0x948>
 800c5ce:	e011      	b.n	800c5f4 <_dtoa_r+0x8d4>
 800c5d0:	d0c9      	beq.n	800c566 <_dtoa_r+0x846>
 800c5d2:	9a05      	ldr	r2, [sp, #20]
 800c5d4:	331c      	adds	r3, #28
 800c5d6:	441a      	add	r2, r3
 800c5d8:	9205      	str	r2, [sp, #20]
 800c5da:	441d      	add	r5, r3
 800c5dc:	4498      	add	r8, r3
 800c5de:	e7c2      	b.n	800c566 <_dtoa_r+0x846>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	e7f6      	b.n	800c5d2 <_dtoa_r+0x8b2>
 800c5e4:	f1b9 0f00 	cmp.w	r9, #0
 800c5e8:	dc38      	bgt.n	800c65c <_dtoa_r+0x93c>
 800c5ea:	9b06      	ldr	r3, [sp, #24]
 800c5ec:	2b02      	cmp	r3, #2
 800c5ee:	dd35      	ble.n	800c65c <_dtoa_r+0x93c>
 800c5f0:	f8cd 9008 	str.w	r9, [sp, #8]
 800c5f4:	9b02      	ldr	r3, [sp, #8]
 800c5f6:	b963      	cbnz	r3, 800c612 <_dtoa_r+0x8f2>
 800c5f8:	4639      	mov	r1, r7
 800c5fa:	2205      	movs	r2, #5
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f000 f9a0 	bl	800c942 <__multadd>
 800c602:	4601      	mov	r1, r0
 800c604:	4607      	mov	r7, r0
 800c606:	9804      	ldr	r0, [sp, #16]
 800c608:	f000 fb66 	bl	800ccd8 <__mcmp>
 800c60c:	2800      	cmp	r0, #0
 800c60e:	f73f adcc 	bgt.w	800c1aa <_dtoa_r+0x48a>
 800c612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c614:	465d      	mov	r5, fp
 800c616:	ea6f 0a03 	mvn.w	sl, r3
 800c61a:	f04f 0900 	mov.w	r9, #0
 800c61e:	4639      	mov	r1, r7
 800c620:	4620      	mov	r0, r4
 800c622:	f000 f977 	bl	800c914 <_Bfree>
 800c626:	2e00      	cmp	r6, #0
 800c628:	f43f aeb7 	beq.w	800c39a <_dtoa_r+0x67a>
 800c62c:	f1b9 0f00 	cmp.w	r9, #0
 800c630:	d005      	beq.n	800c63e <_dtoa_r+0x91e>
 800c632:	45b1      	cmp	r9, r6
 800c634:	d003      	beq.n	800c63e <_dtoa_r+0x91e>
 800c636:	4649      	mov	r1, r9
 800c638:	4620      	mov	r0, r4
 800c63a:	f000 f96b 	bl	800c914 <_Bfree>
 800c63e:	4631      	mov	r1, r6
 800c640:	4620      	mov	r0, r4
 800c642:	f000 f967 	bl	800c914 <_Bfree>
 800c646:	e6a8      	b.n	800c39a <_dtoa_r+0x67a>
 800c648:	2700      	movs	r7, #0
 800c64a:	463e      	mov	r6, r7
 800c64c:	e7e1      	b.n	800c612 <_dtoa_r+0x8f2>
 800c64e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c652:	463e      	mov	r6, r7
 800c654:	e5a9      	b.n	800c1aa <_dtoa_r+0x48a>
 800c656:	bf00      	nop
 800c658:	40240000 	.word	0x40240000
 800c65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c65e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c662:	2b00      	cmp	r3, #0
 800c664:	f000 80fa 	beq.w	800c85c <_dtoa_r+0xb3c>
 800c668:	2d00      	cmp	r5, #0
 800c66a:	dd05      	ble.n	800c678 <_dtoa_r+0x958>
 800c66c:	4631      	mov	r1, r6
 800c66e:	462a      	mov	r2, r5
 800c670:	4620      	mov	r0, r4
 800c672:	f000 fadd 	bl	800cc30 <__lshift>
 800c676:	4606      	mov	r6, r0
 800c678:	9b07      	ldr	r3, [sp, #28]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d04c      	beq.n	800c718 <_dtoa_r+0x9f8>
 800c67e:	6871      	ldr	r1, [r6, #4]
 800c680:	4620      	mov	r0, r4
 800c682:	f000 f913 	bl	800c8ac <_Balloc>
 800c686:	6932      	ldr	r2, [r6, #16]
 800c688:	3202      	adds	r2, #2
 800c68a:	4605      	mov	r5, r0
 800c68c:	0092      	lsls	r2, r2, #2
 800c68e:	f106 010c 	add.w	r1, r6, #12
 800c692:	300c      	adds	r0, #12
 800c694:	f7fe fd4e 	bl	800b134 <memcpy>
 800c698:	2201      	movs	r2, #1
 800c69a:	4629      	mov	r1, r5
 800c69c:	4620      	mov	r0, r4
 800c69e:	f000 fac7 	bl	800cc30 <__lshift>
 800c6a2:	9b00      	ldr	r3, [sp, #0]
 800c6a4:	f8cd b014 	str.w	fp, [sp, #20]
 800c6a8:	f003 0301 	and.w	r3, r3, #1
 800c6ac:	46b1      	mov	r9, r6
 800c6ae:	9307      	str	r3, [sp, #28]
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	4639      	mov	r1, r7
 800c6b4:	9804      	ldr	r0, [sp, #16]
 800c6b6:	f7ff faa7 	bl	800bc08 <quorem>
 800c6ba:	4649      	mov	r1, r9
 800c6bc:	4605      	mov	r5, r0
 800c6be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c6c2:	9804      	ldr	r0, [sp, #16]
 800c6c4:	f000 fb08 	bl	800ccd8 <__mcmp>
 800c6c8:	4632      	mov	r2, r6
 800c6ca:	9000      	str	r0, [sp, #0]
 800c6cc:	4639      	mov	r1, r7
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f000 fb1c 	bl	800cd0c <__mdiff>
 800c6d4:	68c3      	ldr	r3, [r0, #12]
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	bb03      	cbnz	r3, 800c71c <_dtoa_r+0x9fc>
 800c6da:	4601      	mov	r1, r0
 800c6dc:	9008      	str	r0, [sp, #32]
 800c6de:	9804      	ldr	r0, [sp, #16]
 800c6e0:	f000 fafa 	bl	800ccd8 <__mcmp>
 800c6e4:	9a08      	ldr	r2, [sp, #32]
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	9308      	str	r3, [sp, #32]
 800c6ee:	f000 f911 	bl	800c914 <_Bfree>
 800c6f2:	9b08      	ldr	r3, [sp, #32]
 800c6f4:	b9a3      	cbnz	r3, 800c720 <_dtoa_r+0xa00>
 800c6f6:	9a06      	ldr	r2, [sp, #24]
 800c6f8:	b992      	cbnz	r2, 800c720 <_dtoa_r+0xa00>
 800c6fa:	9a07      	ldr	r2, [sp, #28]
 800c6fc:	b982      	cbnz	r2, 800c720 <_dtoa_r+0xa00>
 800c6fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c702:	d029      	beq.n	800c758 <_dtoa_r+0xa38>
 800c704:	9b00      	ldr	r3, [sp, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	dd01      	ble.n	800c70e <_dtoa_r+0x9ee>
 800c70a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c70e:	9b05      	ldr	r3, [sp, #20]
 800c710:	1c5d      	adds	r5, r3, #1
 800c712:	f883 8000 	strb.w	r8, [r3]
 800c716:	e782      	b.n	800c61e <_dtoa_r+0x8fe>
 800c718:	4630      	mov	r0, r6
 800c71a:	e7c2      	b.n	800c6a2 <_dtoa_r+0x982>
 800c71c:	2301      	movs	r3, #1
 800c71e:	e7e3      	b.n	800c6e8 <_dtoa_r+0x9c8>
 800c720:	9a00      	ldr	r2, [sp, #0]
 800c722:	2a00      	cmp	r2, #0
 800c724:	db04      	blt.n	800c730 <_dtoa_r+0xa10>
 800c726:	d125      	bne.n	800c774 <_dtoa_r+0xa54>
 800c728:	9a06      	ldr	r2, [sp, #24]
 800c72a:	bb1a      	cbnz	r2, 800c774 <_dtoa_r+0xa54>
 800c72c:	9a07      	ldr	r2, [sp, #28]
 800c72e:	bb0a      	cbnz	r2, 800c774 <_dtoa_r+0xa54>
 800c730:	2b00      	cmp	r3, #0
 800c732:	ddec      	ble.n	800c70e <_dtoa_r+0x9ee>
 800c734:	2201      	movs	r2, #1
 800c736:	9904      	ldr	r1, [sp, #16]
 800c738:	4620      	mov	r0, r4
 800c73a:	f000 fa79 	bl	800cc30 <__lshift>
 800c73e:	4639      	mov	r1, r7
 800c740:	9004      	str	r0, [sp, #16]
 800c742:	f000 fac9 	bl	800ccd8 <__mcmp>
 800c746:	2800      	cmp	r0, #0
 800c748:	dc03      	bgt.n	800c752 <_dtoa_r+0xa32>
 800c74a:	d1e0      	bne.n	800c70e <_dtoa_r+0x9ee>
 800c74c:	f018 0f01 	tst.w	r8, #1
 800c750:	d0dd      	beq.n	800c70e <_dtoa_r+0x9ee>
 800c752:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c756:	d1d8      	bne.n	800c70a <_dtoa_r+0x9ea>
 800c758:	9b05      	ldr	r3, [sp, #20]
 800c75a:	9a05      	ldr	r2, [sp, #20]
 800c75c:	1c5d      	adds	r5, r3, #1
 800c75e:	2339      	movs	r3, #57	; 0x39
 800c760:	7013      	strb	r3, [r2, #0]
 800c762:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c766:	2b39      	cmp	r3, #57	; 0x39
 800c768:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800c76c:	d04f      	beq.n	800c80e <_dtoa_r+0xaee>
 800c76e:	3301      	adds	r3, #1
 800c770:	7013      	strb	r3, [r2, #0]
 800c772:	e754      	b.n	800c61e <_dtoa_r+0x8fe>
 800c774:	9a05      	ldr	r2, [sp, #20]
 800c776:	2b00      	cmp	r3, #0
 800c778:	f102 0501 	add.w	r5, r2, #1
 800c77c:	dd06      	ble.n	800c78c <_dtoa_r+0xa6c>
 800c77e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c782:	d0e9      	beq.n	800c758 <_dtoa_r+0xa38>
 800c784:	f108 0801 	add.w	r8, r8, #1
 800c788:	9b05      	ldr	r3, [sp, #20]
 800c78a:	e7c2      	b.n	800c712 <_dtoa_r+0x9f2>
 800c78c:	9a02      	ldr	r2, [sp, #8]
 800c78e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c792:	eba5 030b 	sub.w	r3, r5, fp
 800c796:	4293      	cmp	r3, r2
 800c798:	d021      	beq.n	800c7de <_dtoa_r+0xabe>
 800c79a:	2300      	movs	r3, #0
 800c79c:	220a      	movs	r2, #10
 800c79e:	9904      	ldr	r1, [sp, #16]
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f000 f8ce 	bl	800c942 <__multadd>
 800c7a6:	45b1      	cmp	r9, r6
 800c7a8:	9004      	str	r0, [sp, #16]
 800c7aa:	f04f 0300 	mov.w	r3, #0
 800c7ae:	f04f 020a 	mov.w	r2, #10
 800c7b2:	4649      	mov	r1, r9
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	d105      	bne.n	800c7c4 <_dtoa_r+0xaa4>
 800c7b8:	f000 f8c3 	bl	800c942 <__multadd>
 800c7bc:	4681      	mov	r9, r0
 800c7be:	4606      	mov	r6, r0
 800c7c0:	9505      	str	r5, [sp, #20]
 800c7c2:	e776      	b.n	800c6b2 <_dtoa_r+0x992>
 800c7c4:	f000 f8bd 	bl	800c942 <__multadd>
 800c7c8:	4631      	mov	r1, r6
 800c7ca:	4681      	mov	r9, r0
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	220a      	movs	r2, #10
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	f000 f8b6 	bl	800c942 <__multadd>
 800c7d6:	4606      	mov	r6, r0
 800c7d8:	e7f2      	b.n	800c7c0 <_dtoa_r+0xaa0>
 800c7da:	f04f 0900 	mov.w	r9, #0
 800c7de:	2201      	movs	r2, #1
 800c7e0:	9904      	ldr	r1, [sp, #16]
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	f000 fa24 	bl	800cc30 <__lshift>
 800c7e8:	4639      	mov	r1, r7
 800c7ea:	9004      	str	r0, [sp, #16]
 800c7ec:	f000 fa74 	bl	800ccd8 <__mcmp>
 800c7f0:	2800      	cmp	r0, #0
 800c7f2:	dcb6      	bgt.n	800c762 <_dtoa_r+0xa42>
 800c7f4:	d102      	bne.n	800c7fc <_dtoa_r+0xadc>
 800c7f6:	f018 0f01 	tst.w	r8, #1
 800c7fa:	d1b2      	bne.n	800c762 <_dtoa_r+0xa42>
 800c7fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c800:	2b30      	cmp	r3, #48	; 0x30
 800c802:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800c806:	f47f af0a 	bne.w	800c61e <_dtoa_r+0x8fe>
 800c80a:	4615      	mov	r5, r2
 800c80c:	e7f6      	b.n	800c7fc <_dtoa_r+0xadc>
 800c80e:	4593      	cmp	fp, r2
 800c810:	d105      	bne.n	800c81e <_dtoa_r+0xafe>
 800c812:	2331      	movs	r3, #49	; 0x31
 800c814:	f10a 0a01 	add.w	sl, sl, #1
 800c818:	f88b 3000 	strb.w	r3, [fp]
 800c81c:	e6ff      	b.n	800c61e <_dtoa_r+0x8fe>
 800c81e:	4615      	mov	r5, r2
 800c820:	e79f      	b.n	800c762 <_dtoa_r+0xa42>
 800c822:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c888 <_dtoa_r+0xb68>
 800c826:	e007      	b.n	800c838 <_dtoa_r+0xb18>
 800c828:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c82a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c88c <_dtoa_r+0xb6c>
 800c82e:	b11b      	cbz	r3, 800c838 <_dtoa_r+0xb18>
 800c830:	f10b 0308 	add.w	r3, fp, #8
 800c834:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c836:	6013      	str	r3, [r2, #0]
 800c838:	4658      	mov	r0, fp
 800c83a:	b017      	add	sp, #92	; 0x5c
 800c83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c840:	9b06      	ldr	r3, [sp, #24]
 800c842:	2b01      	cmp	r3, #1
 800c844:	f77f ae35 	ble.w	800c4b2 <_dtoa_r+0x792>
 800c848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c84a:	9307      	str	r3, [sp, #28]
 800c84c:	e649      	b.n	800c4e2 <_dtoa_r+0x7c2>
 800c84e:	9b02      	ldr	r3, [sp, #8]
 800c850:	2b00      	cmp	r3, #0
 800c852:	dc03      	bgt.n	800c85c <_dtoa_r+0xb3c>
 800c854:	9b06      	ldr	r3, [sp, #24]
 800c856:	2b02      	cmp	r3, #2
 800c858:	f73f aecc 	bgt.w	800c5f4 <_dtoa_r+0x8d4>
 800c85c:	465d      	mov	r5, fp
 800c85e:	4639      	mov	r1, r7
 800c860:	9804      	ldr	r0, [sp, #16]
 800c862:	f7ff f9d1 	bl	800bc08 <quorem>
 800c866:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c86a:	f805 8b01 	strb.w	r8, [r5], #1
 800c86e:	9a02      	ldr	r2, [sp, #8]
 800c870:	eba5 030b 	sub.w	r3, r5, fp
 800c874:	429a      	cmp	r2, r3
 800c876:	ddb0      	ble.n	800c7da <_dtoa_r+0xaba>
 800c878:	2300      	movs	r3, #0
 800c87a:	220a      	movs	r2, #10
 800c87c:	9904      	ldr	r1, [sp, #16]
 800c87e:	4620      	mov	r0, r4
 800c880:	f000 f85f 	bl	800c942 <__multadd>
 800c884:	9004      	str	r0, [sp, #16]
 800c886:	e7ea      	b.n	800c85e <_dtoa_r+0xb3e>
 800c888:	0800d69f 	.word	0x0800d69f
 800c88c:	0800d6c3 	.word	0x0800d6c3

0800c890 <_localeconv_r>:
 800c890:	4b04      	ldr	r3, [pc, #16]	; (800c8a4 <_localeconv_r+0x14>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	6a18      	ldr	r0, [r3, #32]
 800c896:	4b04      	ldr	r3, [pc, #16]	; (800c8a8 <_localeconv_r+0x18>)
 800c898:	2800      	cmp	r0, #0
 800c89a:	bf08      	it	eq
 800c89c:	4618      	moveq	r0, r3
 800c89e:	30f0      	adds	r0, #240	; 0xf0
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	20000034 	.word	0x20000034
 800c8a8:	20000098 	.word	0x20000098

0800c8ac <_Balloc>:
 800c8ac:	b570      	push	{r4, r5, r6, lr}
 800c8ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c8b0:	4604      	mov	r4, r0
 800c8b2:	460e      	mov	r6, r1
 800c8b4:	b93d      	cbnz	r5, 800c8c6 <_Balloc+0x1a>
 800c8b6:	2010      	movs	r0, #16
 800c8b8:	f7fc feea 	bl	8009690 <malloc>
 800c8bc:	6260      	str	r0, [r4, #36]	; 0x24
 800c8be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c8c2:	6005      	str	r5, [r0, #0]
 800c8c4:	60c5      	str	r5, [r0, #12]
 800c8c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c8c8:	68eb      	ldr	r3, [r5, #12]
 800c8ca:	b183      	cbz	r3, 800c8ee <_Balloc+0x42>
 800c8cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8ce:	68db      	ldr	r3, [r3, #12]
 800c8d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c8d4:	b9b8      	cbnz	r0, 800c906 <_Balloc+0x5a>
 800c8d6:	2101      	movs	r1, #1
 800c8d8:	fa01 f506 	lsl.w	r5, r1, r6
 800c8dc:	1d6a      	adds	r2, r5, #5
 800c8de:	0092      	lsls	r2, r2, #2
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f000 fabf 	bl	800ce64 <_calloc_r>
 800c8e6:	b160      	cbz	r0, 800c902 <_Balloc+0x56>
 800c8e8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c8ec:	e00e      	b.n	800c90c <_Balloc+0x60>
 800c8ee:	2221      	movs	r2, #33	; 0x21
 800c8f0:	2104      	movs	r1, #4
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	f000 fab6 	bl	800ce64 <_calloc_r>
 800c8f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8fa:	60e8      	str	r0, [r5, #12]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1e4      	bne.n	800c8cc <_Balloc+0x20>
 800c902:	2000      	movs	r0, #0
 800c904:	bd70      	pop	{r4, r5, r6, pc}
 800c906:	6802      	ldr	r2, [r0, #0]
 800c908:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c90c:	2300      	movs	r3, #0
 800c90e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c912:	e7f7      	b.n	800c904 <_Balloc+0x58>

0800c914 <_Bfree>:
 800c914:	b570      	push	{r4, r5, r6, lr}
 800c916:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c918:	4606      	mov	r6, r0
 800c91a:	460d      	mov	r5, r1
 800c91c:	b93c      	cbnz	r4, 800c92e <_Bfree+0x1a>
 800c91e:	2010      	movs	r0, #16
 800c920:	f7fc feb6 	bl	8009690 <malloc>
 800c924:	6270      	str	r0, [r6, #36]	; 0x24
 800c926:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c92a:	6004      	str	r4, [r0, #0]
 800c92c:	60c4      	str	r4, [r0, #12]
 800c92e:	b13d      	cbz	r5, 800c940 <_Bfree+0x2c>
 800c930:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c932:	686a      	ldr	r2, [r5, #4]
 800c934:	68db      	ldr	r3, [r3, #12]
 800c936:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c93a:	6029      	str	r1, [r5, #0]
 800c93c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c940:	bd70      	pop	{r4, r5, r6, pc}

0800c942 <__multadd>:
 800c942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c946:	690d      	ldr	r5, [r1, #16]
 800c948:	461f      	mov	r7, r3
 800c94a:	4606      	mov	r6, r0
 800c94c:	460c      	mov	r4, r1
 800c94e:	f101 0c14 	add.w	ip, r1, #20
 800c952:	2300      	movs	r3, #0
 800c954:	f8dc 0000 	ldr.w	r0, [ip]
 800c958:	b281      	uxth	r1, r0
 800c95a:	fb02 7101 	mla	r1, r2, r1, r7
 800c95e:	0c0f      	lsrs	r7, r1, #16
 800c960:	0c00      	lsrs	r0, r0, #16
 800c962:	fb02 7000 	mla	r0, r2, r0, r7
 800c966:	b289      	uxth	r1, r1
 800c968:	3301      	adds	r3, #1
 800c96a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c96e:	429d      	cmp	r5, r3
 800c970:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c974:	f84c 1b04 	str.w	r1, [ip], #4
 800c978:	dcec      	bgt.n	800c954 <__multadd+0x12>
 800c97a:	b1d7      	cbz	r7, 800c9b2 <__multadd+0x70>
 800c97c:	68a3      	ldr	r3, [r4, #8]
 800c97e:	42ab      	cmp	r3, r5
 800c980:	dc12      	bgt.n	800c9a8 <__multadd+0x66>
 800c982:	6861      	ldr	r1, [r4, #4]
 800c984:	4630      	mov	r0, r6
 800c986:	3101      	adds	r1, #1
 800c988:	f7ff ff90 	bl	800c8ac <_Balloc>
 800c98c:	6922      	ldr	r2, [r4, #16]
 800c98e:	3202      	adds	r2, #2
 800c990:	f104 010c 	add.w	r1, r4, #12
 800c994:	4680      	mov	r8, r0
 800c996:	0092      	lsls	r2, r2, #2
 800c998:	300c      	adds	r0, #12
 800c99a:	f7fe fbcb 	bl	800b134 <memcpy>
 800c99e:	4621      	mov	r1, r4
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	f7ff ffb7 	bl	800c914 <_Bfree>
 800c9a6:	4644      	mov	r4, r8
 800c9a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c9ac:	3501      	adds	r5, #1
 800c9ae:	615f      	str	r7, [r3, #20]
 800c9b0:	6125      	str	r5, [r4, #16]
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c9b8 <__hi0bits>:
 800c9b8:	0c02      	lsrs	r2, r0, #16
 800c9ba:	0412      	lsls	r2, r2, #16
 800c9bc:	4603      	mov	r3, r0
 800c9be:	b9b2      	cbnz	r2, 800c9ee <__hi0bits+0x36>
 800c9c0:	0403      	lsls	r3, r0, #16
 800c9c2:	2010      	movs	r0, #16
 800c9c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c9c8:	bf04      	itt	eq
 800c9ca:	021b      	lsleq	r3, r3, #8
 800c9cc:	3008      	addeq	r0, #8
 800c9ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c9d2:	bf04      	itt	eq
 800c9d4:	011b      	lsleq	r3, r3, #4
 800c9d6:	3004      	addeq	r0, #4
 800c9d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c9dc:	bf04      	itt	eq
 800c9de:	009b      	lsleq	r3, r3, #2
 800c9e0:	3002      	addeq	r0, #2
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	db06      	blt.n	800c9f4 <__hi0bits+0x3c>
 800c9e6:	005b      	lsls	r3, r3, #1
 800c9e8:	d503      	bpl.n	800c9f2 <__hi0bits+0x3a>
 800c9ea:	3001      	adds	r0, #1
 800c9ec:	4770      	bx	lr
 800c9ee:	2000      	movs	r0, #0
 800c9f0:	e7e8      	b.n	800c9c4 <__hi0bits+0xc>
 800c9f2:	2020      	movs	r0, #32
 800c9f4:	4770      	bx	lr

0800c9f6 <__lo0bits>:
 800c9f6:	6803      	ldr	r3, [r0, #0]
 800c9f8:	f013 0207 	ands.w	r2, r3, #7
 800c9fc:	4601      	mov	r1, r0
 800c9fe:	d00b      	beq.n	800ca18 <__lo0bits+0x22>
 800ca00:	07da      	lsls	r2, r3, #31
 800ca02:	d423      	bmi.n	800ca4c <__lo0bits+0x56>
 800ca04:	0798      	lsls	r0, r3, #30
 800ca06:	bf49      	itett	mi
 800ca08:	085b      	lsrmi	r3, r3, #1
 800ca0a:	089b      	lsrpl	r3, r3, #2
 800ca0c:	2001      	movmi	r0, #1
 800ca0e:	600b      	strmi	r3, [r1, #0]
 800ca10:	bf5c      	itt	pl
 800ca12:	600b      	strpl	r3, [r1, #0]
 800ca14:	2002      	movpl	r0, #2
 800ca16:	4770      	bx	lr
 800ca18:	b298      	uxth	r0, r3
 800ca1a:	b9a8      	cbnz	r0, 800ca48 <__lo0bits+0x52>
 800ca1c:	0c1b      	lsrs	r3, r3, #16
 800ca1e:	2010      	movs	r0, #16
 800ca20:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ca24:	bf04      	itt	eq
 800ca26:	0a1b      	lsreq	r3, r3, #8
 800ca28:	3008      	addeq	r0, #8
 800ca2a:	071a      	lsls	r2, r3, #28
 800ca2c:	bf04      	itt	eq
 800ca2e:	091b      	lsreq	r3, r3, #4
 800ca30:	3004      	addeq	r0, #4
 800ca32:	079a      	lsls	r2, r3, #30
 800ca34:	bf04      	itt	eq
 800ca36:	089b      	lsreq	r3, r3, #2
 800ca38:	3002      	addeq	r0, #2
 800ca3a:	07da      	lsls	r2, r3, #31
 800ca3c:	d402      	bmi.n	800ca44 <__lo0bits+0x4e>
 800ca3e:	085b      	lsrs	r3, r3, #1
 800ca40:	d006      	beq.n	800ca50 <__lo0bits+0x5a>
 800ca42:	3001      	adds	r0, #1
 800ca44:	600b      	str	r3, [r1, #0]
 800ca46:	4770      	bx	lr
 800ca48:	4610      	mov	r0, r2
 800ca4a:	e7e9      	b.n	800ca20 <__lo0bits+0x2a>
 800ca4c:	2000      	movs	r0, #0
 800ca4e:	4770      	bx	lr
 800ca50:	2020      	movs	r0, #32
 800ca52:	4770      	bx	lr

0800ca54 <__i2b>:
 800ca54:	b510      	push	{r4, lr}
 800ca56:	460c      	mov	r4, r1
 800ca58:	2101      	movs	r1, #1
 800ca5a:	f7ff ff27 	bl	800c8ac <_Balloc>
 800ca5e:	2201      	movs	r2, #1
 800ca60:	6144      	str	r4, [r0, #20]
 800ca62:	6102      	str	r2, [r0, #16]
 800ca64:	bd10      	pop	{r4, pc}

0800ca66 <__multiply>:
 800ca66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca6a:	4614      	mov	r4, r2
 800ca6c:	690a      	ldr	r2, [r1, #16]
 800ca6e:	6923      	ldr	r3, [r4, #16]
 800ca70:	429a      	cmp	r2, r3
 800ca72:	bfb8      	it	lt
 800ca74:	460b      	movlt	r3, r1
 800ca76:	4688      	mov	r8, r1
 800ca78:	bfbc      	itt	lt
 800ca7a:	46a0      	movlt	r8, r4
 800ca7c:	461c      	movlt	r4, r3
 800ca7e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ca82:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ca86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca8a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ca8e:	eb07 0609 	add.w	r6, r7, r9
 800ca92:	42b3      	cmp	r3, r6
 800ca94:	bfb8      	it	lt
 800ca96:	3101      	addlt	r1, #1
 800ca98:	f7ff ff08 	bl	800c8ac <_Balloc>
 800ca9c:	f100 0514 	add.w	r5, r0, #20
 800caa0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800caa4:	462b      	mov	r3, r5
 800caa6:	2200      	movs	r2, #0
 800caa8:	4573      	cmp	r3, lr
 800caaa:	d316      	bcc.n	800cada <__multiply+0x74>
 800caac:	f104 0214 	add.w	r2, r4, #20
 800cab0:	f108 0114 	add.w	r1, r8, #20
 800cab4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800cab8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800cabc:	9300      	str	r3, [sp, #0]
 800cabe:	9b00      	ldr	r3, [sp, #0]
 800cac0:	9201      	str	r2, [sp, #4]
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d80c      	bhi.n	800cae0 <__multiply+0x7a>
 800cac6:	2e00      	cmp	r6, #0
 800cac8:	dd03      	ble.n	800cad2 <__multiply+0x6c>
 800caca:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d05d      	beq.n	800cb8e <__multiply+0x128>
 800cad2:	6106      	str	r6, [r0, #16]
 800cad4:	b003      	add	sp, #12
 800cad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cada:	f843 2b04 	str.w	r2, [r3], #4
 800cade:	e7e3      	b.n	800caa8 <__multiply+0x42>
 800cae0:	f8b2 b000 	ldrh.w	fp, [r2]
 800cae4:	f1bb 0f00 	cmp.w	fp, #0
 800cae8:	d023      	beq.n	800cb32 <__multiply+0xcc>
 800caea:	4689      	mov	r9, r1
 800caec:	46ac      	mov	ip, r5
 800caee:	f04f 0800 	mov.w	r8, #0
 800caf2:	f859 4b04 	ldr.w	r4, [r9], #4
 800caf6:	f8dc a000 	ldr.w	sl, [ip]
 800cafa:	b2a3      	uxth	r3, r4
 800cafc:	fa1f fa8a 	uxth.w	sl, sl
 800cb00:	fb0b a303 	mla	r3, fp, r3, sl
 800cb04:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cb08:	f8dc 4000 	ldr.w	r4, [ip]
 800cb0c:	4443      	add	r3, r8
 800cb0e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cb12:	fb0b 840a 	mla	r4, fp, sl, r8
 800cb16:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800cb1a:	46e2      	mov	sl, ip
 800cb1c:	b29b      	uxth	r3, r3
 800cb1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cb22:	454f      	cmp	r7, r9
 800cb24:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cb28:	f84a 3b04 	str.w	r3, [sl], #4
 800cb2c:	d82b      	bhi.n	800cb86 <__multiply+0x120>
 800cb2e:	f8cc 8004 	str.w	r8, [ip, #4]
 800cb32:	9b01      	ldr	r3, [sp, #4]
 800cb34:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800cb38:	3204      	adds	r2, #4
 800cb3a:	f1ba 0f00 	cmp.w	sl, #0
 800cb3e:	d020      	beq.n	800cb82 <__multiply+0x11c>
 800cb40:	682b      	ldr	r3, [r5, #0]
 800cb42:	4689      	mov	r9, r1
 800cb44:	46a8      	mov	r8, r5
 800cb46:	f04f 0b00 	mov.w	fp, #0
 800cb4a:	f8b9 c000 	ldrh.w	ip, [r9]
 800cb4e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800cb52:	fb0a 440c 	mla	r4, sl, ip, r4
 800cb56:	445c      	add	r4, fp
 800cb58:	46c4      	mov	ip, r8
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cb60:	f84c 3b04 	str.w	r3, [ip], #4
 800cb64:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb68:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800cb6c:	0c1b      	lsrs	r3, r3, #16
 800cb6e:	fb0a b303 	mla	r3, sl, r3, fp
 800cb72:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800cb76:	454f      	cmp	r7, r9
 800cb78:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800cb7c:	d805      	bhi.n	800cb8a <__multiply+0x124>
 800cb7e:	f8c8 3004 	str.w	r3, [r8, #4]
 800cb82:	3504      	adds	r5, #4
 800cb84:	e79b      	b.n	800cabe <__multiply+0x58>
 800cb86:	46d4      	mov	ip, sl
 800cb88:	e7b3      	b.n	800caf2 <__multiply+0x8c>
 800cb8a:	46e0      	mov	r8, ip
 800cb8c:	e7dd      	b.n	800cb4a <__multiply+0xe4>
 800cb8e:	3e01      	subs	r6, #1
 800cb90:	e799      	b.n	800cac6 <__multiply+0x60>
	...

0800cb94 <__pow5mult>:
 800cb94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb98:	4615      	mov	r5, r2
 800cb9a:	f012 0203 	ands.w	r2, r2, #3
 800cb9e:	4606      	mov	r6, r0
 800cba0:	460f      	mov	r7, r1
 800cba2:	d007      	beq.n	800cbb4 <__pow5mult+0x20>
 800cba4:	3a01      	subs	r2, #1
 800cba6:	4c21      	ldr	r4, [pc, #132]	; (800cc2c <__pow5mult+0x98>)
 800cba8:	2300      	movs	r3, #0
 800cbaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cbae:	f7ff fec8 	bl	800c942 <__multadd>
 800cbb2:	4607      	mov	r7, r0
 800cbb4:	10ad      	asrs	r5, r5, #2
 800cbb6:	d035      	beq.n	800cc24 <__pow5mult+0x90>
 800cbb8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cbba:	b93c      	cbnz	r4, 800cbcc <__pow5mult+0x38>
 800cbbc:	2010      	movs	r0, #16
 800cbbe:	f7fc fd67 	bl	8009690 <malloc>
 800cbc2:	6270      	str	r0, [r6, #36]	; 0x24
 800cbc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cbc8:	6004      	str	r4, [r0, #0]
 800cbca:	60c4      	str	r4, [r0, #12]
 800cbcc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cbd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cbd4:	b94c      	cbnz	r4, 800cbea <__pow5mult+0x56>
 800cbd6:	f240 2171 	movw	r1, #625	; 0x271
 800cbda:	4630      	mov	r0, r6
 800cbdc:	f7ff ff3a 	bl	800ca54 <__i2b>
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	f8c8 0008 	str.w	r0, [r8, #8]
 800cbe6:	4604      	mov	r4, r0
 800cbe8:	6003      	str	r3, [r0, #0]
 800cbea:	f04f 0800 	mov.w	r8, #0
 800cbee:	07eb      	lsls	r3, r5, #31
 800cbf0:	d50a      	bpl.n	800cc08 <__pow5mult+0x74>
 800cbf2:	4639      	mov	r1, r7
 800cbf4:	4622      	mov	r2, r4
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	f7ff ff35 	bl	800ca66 <__multiply>
 800cbfc:	4639      	mov	r1, r7
 800cbfe:	4681      	mov	r9, r0
 800cc00:	4630      	mov	r0, r6
 800cc02:	f7ff fe87 	bl	800c914 <_Bfree>
 800cc06:	464f      	mov	r7, r9
 800cc08:	106d      	asrs	r5, r5, #1
 800cc0a:	d00b      	beq.n	800cc24 <__pow5mult+0x90>
 800cc0c:	6820      	ldr	r0, [r4, #0]
 800cc0e:	b938      	cbnz	r0, 800cc20 <__pow5mult+0x8c>
 800cc10:	4622      	mov	r2, r4
 800cc12:	4621      	mov	r1, r4
 800cc14:	4630      	mov	r0, r6
 800cc16:	f7ff ff26 	bl	800ca66 <__multiply>
 800cc1a:	6020      	str	r0, [r4, #0]
 800cc1c:	f8c0 8000 	str.w	r8, [r0]
 800cc20:	4604      	mov	r4, r0
 800cc22:	e7e4      	b.n	800cbee <__pow5mult+0x5a>
 800cc24:	4638      	mov	r0, r7
 800cc26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc2a:	bf00      	nop
 800cc2c:	0800d7c0 	.word	0x0800d7c0

0800cc30 <__lshift>:
 800cc30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc34:	460c      	mov	r4, r1
 800cc36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc3a:	6923      	ldr	r3, [r4, #16]
 800cc3c:	6849      	ldr	r1, [r1, #4]
 800cc3e:	eb0a 0903 	add.w	r9, sl, r3
 800cc42:	68a3      	ldr	r3, [r4, #8]
 800cc44:	4607      	mov	r7, r0
 800cc46:	4616      	mov	r6, r2
 800cc48:	f109 0501 	add.w	r5, r9, #1
 800cc4c:	42ab      	cmp	r3, r5
 800cc4e:	db32      	blt.n	800ccb6 <__lshift+0x86>
 800cc50:	4638      	mov	r0, r7
 800cc52:	f7ff fe2b 	bl	800c8ac <_Balloc>
 800cc56:	2300      	movs	r3, #0
 800cc58:	4680      	mov	r8, r0
 800cc5a:	f100 0114 	add.w	r1, r0, #20
 800cc5e:	461a      	mov	r2, r3
 800cc60:	4553      	cmp	r3, sl
 800cc62:	db2b      	blt.n	800ccbc <__lshift+0x8c>
 800cc64:	6920      	ldr	r0, [r4, #16]
 800cc66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc6a:	f104 0314 	add.w	r3, r4, #20
 800cc6e:	f016 021f 	ands.w	r2, r6, #31
 800cc72:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc76:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc7a:	d025      	beq.n	800ccc8 <__lshift+0x98>
 800cc7c:	f1c2 0e20 	rsb	lr, r2, #32
 800cc80:	2000      	movs	r0, #0
 800cc82:	681e      	ldr	r6, [r3, #0]
 800cc84:	468a      	mov	sl, r1
 800cc86:	4096      	lsls	r6, r2
 800cc88:	4330      	orrs	r0, r6
 800cc8a:	f84a 0b04 	str.w	r0, [sl], #4
 800cc8e:	f853 0b04 	ldr.w	r0, [r3], #4
 800cc92:	459c      	cmp	ip, r3
 800cc94:	fa20 f00e 	lsr.w	r0, r0, lr
 800cc98:	d814      	bhi.n	800ccc4 <__lshift+0x94>
 800cc9a:	6048      	str	r0, [r1, #4]
 800cc9c:	b108      	cbz	r0, 800cca2 <__lshift+0x72>
 800cc9e:	f109 0502 	add.w	r5, r9, #2
 800cca2:	3d01      	subs	r5, #1
 800cca4:	4638      	mov	r0, r7
 800cca6:	f8c8 5010 	str.w	r5, [r8, #16]
 800ccaa:	4621      	mov	r1, r4
 800ccac:	f7ff fe32 	bl	800c914 <_Bfree>
 800ccb0:	4640      	mov	r0, r8
 800ccb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccb6:	3101      	adds	r1, #1
 800ccb8:	005b      	lsls	r3, r3, #1
 800ccba:	e7c7      	b.n	800cc4c <__lshift+0x1c>
 800ccbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ccc0:	3301      	adds	r3, #1
 800ccc2:	e7cd      	b.n	800cc60 <__lshift+0x30>
 800ccc4:	4651      	mov	r1, sl
 800ccc6:	e7dc      	b.n	800cc82 <__lshift+0x52>
 800ccc8:	3904      	subs	r1, #4
 800ccca:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccce:	f841 2f04 	str.w	r2, [r1, #4]!
 800ccd2:	459c      	cmp	ip, r3
 800ccd4:	d8f9      	bhi.n	800ccca <__lshift+0x9a>
 800ccd6:	e7e4      	b.n	800cca2 <__lshift+0x72>

0800ccd8 <__mcmp>:
 800ccd8:	6903      	ldr	r3, [r0, #16]
 800ccda:	690a      	ldr	r2, [r1, #16]
 800ccdc:	1a9b      	subs	r3, r3, r2
 800ccde:	b530      	push	{r4, r5, lr}
 800cce0:	d10c      	bne.n	800ccfc <__mcmp+0x24>
 800cce2:	0092      	lsls	r2, r2, #2
 800cce4:	3014      	adds	r0, #20
 800cce6:	3114      	adds	r1, #20
 800cce8:	1884      	adds	r4, r0, r2
 800ccea:	4411      	add	r1, r2
 800ccec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ccf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ccf4:	4295      	cmp	r5, r2
 800ccf6:	d003      	beq.n	800cd00 <__mcmp+0x28>
 800ccf8:	d305      	bcc.n	800cd06 <__mcmp+0x2e>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	bd30      	pop	{r4, r5, pc}
 800cd00:	42a0      	cmp	r0, r4
 800cd02:	d3f3      	bcc.n	800ccec <__mcmp+0x14>
 800cd04:	e7fa      	b.n	800ccfc <__mcmp+0x24>
 800cd06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd0a:	e7f7      	b.n	800ccfc <__mcmp+0x24>

0800cd0c <__mdiff>:
 800cd0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd10:	460d      	mov	r5, r1
 800cd12:	4607      	mov	r7, r0
 800cd14:	4611      	mov	r1, r2
 800cd16:	4628      	mov	r0, r5
 800cd18:	4614      	mov	r4, r2
 800cd1a:	f7ff ffdd 	bl	800ccd8 <__mcmp>
 800cd1e:	1e06      	subs	r6, r0, #0
 800cd20:	d108      	bne.n	800cd34 <__mdiff+0x28>
 800cd22:	4631      	mov	r1, r6
 800cd24:	4638      	mov	r0, r7
 800cd26:	f7ff fdc1 	bl	800c8ac <_Balloc>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cd30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd34:	bfa4      	itt	ge
 800cd36:	4623      	movge	r3, r4
 800cd38:	462c      	movge	r4, r5
 800cd3a:	4638      	mov	r0, r7
 800cd3c:	6861      	ldr	r1, [r4, #4]
 800cd3e:	bfa6      	itte	ge
 800cd40:	461d      	movge	r5, r3
 800cd42:	2600      	movge	r6, #0
 800cd44:	2601      	movlt	r6, #1
 800cd46:	f7ff fdb1 	bl	800c8ac <_Balloc>
 800cd4a:	692b      	ldr	r3, [r5, #16]
 800cd4c:	60c6      	str	r6, [r0, #12]
 800cd4e:	6926      	ldr	r6, [r4, #16]
 800cd50:	f105 0914 	add.w	r9, r5, #20
 800cd54:	f104 0214 	add.w	r2, r4, #20
 800cd58:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cd5c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cd60:	f100 0514 	add.w	r5, r0, #20
 800cd64:	f04f 0e00 	mov.w	lr, #0
 800cd68:	f852 ab04 	ldr.w	sl, [r2], #4
 800cd6c:	f859 4b04 	ldr.w	r4, [r9], #4
 800cd70:	fa1e f18a 	uxtah	r1, lr, sl
 800cd74:	b2a3      	uxth	r3, r4
 800cd76:	1ac9      	subs	r1, r1, r3
 800cd78:	0c23      	lsrs	r3, r4, #16
 800cd7a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cd7e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cd82:	b289      	uxth	r1, r1
 800cd84:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cd88:	45c8      	cmp	r8, r9
 800cd8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cd8e:	4694      	mov	ip, r2
 800cd90:	f845 3b04 	str.w	r3, [r5], #4
 800cd94:	d8e8      	bhi.n	800cd68 <__mdiff+0x5c>
 800cd96:	45bc      	cmp	ip, r7
 800cd98:	d304      	bcc.n	800cda4 <__mdiff+0x98>
 800cd9a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cd9e:	b183      	cbz	r3, 800cdc2 <__mdiff+0xb6>
 800cda0:	6106      	str	r6, [r0, #16]
 800cda2:	e7c5      	b.n	800cd30 <__mdiff+0x24>
 800cda4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cda8:	fa1e f381 	uxtah	r3, lr, r1
 800cdac:	141a      	asrs	r2, r3, #16
 800cdae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cdb2:	b29b      	uxth	r3, r3
 800cdb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdb8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800cdbc:	f845 3b04 	str.w	r3, [r5], #4
 800cdc0:	e7e9      	b.n	800cd96 <__mdiff+0x8a>
 800cdc2:	3e01      	subs	r6, #1
 800cdc4:	e7e9      	b.n	800cd9a <__mdiff+0x8e>

0800cdc6 <__d2b>:
 800cdc6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdca:	460e      	mov	r6, r1
 800cdcc:	2101      	movs	r1, #1
 800cdce:	ec59 8b10 	vmov	r8, r9, d0
 800cdd2:	4615      	mov	r5, r2
 800cdd4:	f7ff fd6a 	bl	800c8ac <_Balloc>
 800cdd8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cddc:	4607      	mov	r7, r0
 800cdde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cde2:	bb34      	cbnz	r4, 800ce32 <__d2b+0x6c>
 800cde4:	9301      	str	r3, [sp, #4]
 800cde6:	f1b8 0300 	subs.w	r3, r8, #0
 800cdea:	d027      	beq.n	800ce3c <__d2b+0x76>
 800cdec:	a802      	add	r0, sp, #8
 800cdee:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cdf2:	f7ff fe00 	bl	800c9f6 <__lo0bits>
 800cdf6:	9900      	ldr	r1, [sp, #0]
 800cdf8:	b1f0      	cbz	r0, 800ce38 <__d2b+0x72>
 800cdfa:	9a01      	ldr	r2, [sp, #4]
 800cdfc:	f1c0 0320 	rsb	r3, r0, #32
 800ce00:	fa02 f303 	lsl.w	r3, r2, r3
 800ce04:	430b      	orrs	r3, r1
 800ce06:	40c2      	lsrs	r2, r0
 800ce08:	617b      	str	r3, [r7, #20]
 800ce0a:	9201      	str	r2, [sp, #4]
 800ce0c:	9b01      	ldr	r3, [sp, #4]
 800ce0e:	61bb      	str	r3, [r7, #24]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	bf14      	ite	ne
 800ce14:	2102      	movne	r1, #2
 800ce16:	2101      	moveq	r1, #1
 800ce18:	6139      	str	r1, [r7, #16]
 800ce1a:	b1c4      	cbz	r4, 800ce4e <__d2b+0x88>
 800ce1c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ce20:	4404      	add	r4, r0
 800ce22:	6034      	str	r4, [r6, #0]
 800ce24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce28:	6028      	str	r0, [r5, #0]
 800ce2a:	4638      	mov	r0, r7
 800ce2c:	b003      	add	sp, #12
 800ce2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce36:	e7d5      	b.n	800cde4 <__d2b+0x1e>
 800ce38:	6179      	str	r1, [r7, #20]
 800ce3a:	e7e7      	b.n	800ce0c <__d2b+0x46>
 800ce3c:	a801      	add	r0, sp, #4
 800ce3e:	f7ff fdda 	bl	800c9f6 <__lo0bits>
 800ce42:	9b01      	ldr	r3, [sp, #4]
 800ce44:	617b      	str	r3, [r7, #20]
 800ce46:	2101      	movs	r1, #1
 800ce48:	6139      	str	r1, [r7, #16]
 800ce4a:	3020      	adds	r0, #32
 800ce4c:	e7e5      	b.n	800ce1a <__d2b+0x54>
 800ce4e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ce52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce56:	6030      	str	r0, [r6, #0]
 800ce58:	6918      	ldr	r0, [r3, #16]
 800ce5a:	f7ff fdad 	bl	800c9b8 <__hi0bits>
 800ce5e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ce62:	e7e1      	b.n	800ce28 <__d2b+0x62>

0800ce64 <_calloc_r>:
 800ce64:	b538      	push	{r3, r4, r5, lr}
 800ce66:	fb02 f401 	mul.w	r4, r2, r1
 800ce6a:	4621      	mov	r1, r4
 800ce6c:	f000 f808 	bl	800ce80 <_malloc_r>
 800ce70:	4605      	mov	r5, r0
 800ce72:	b118      	cbz	r0, 800ce7c <_calloc_r+0x18>
 800ce74:	4622      	mov	r2, r4
 800ce76:	2100      	movs	r1, #0
 800ce78:	f7fe f980 	bl	800b17c <memset>
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	bd38      	pop	{r3, r4, r5, pc}

0800ce80 <_malloc_r>:
 800ce80:	b570      	push	{r4, r5, r6, lr}
 800ce82:	1ccd      	adds	r5, r1, #3
 800ce84:	f025 0503 	bic.w	r5, r5, #3
 800ce88:	3508      	adds	r5, #8
 800ce8a:	2d0c      	cmp	r5, #12
 800ce8c:	bf38      	it	cc
 800ce8e:	250c      	movcc	r5, #12
 800ce90:	2d00      	cmp	r5, #0
 800ce92:	4606      	mov	r6, r0
 800ce94:	db01      	blt.n	800ce9a <_malloc_r+0x1a>
 800ce96:	42a9      	cmp	r1, r5
 800ce98:	d903      	bls.n	800cea2 <_malloc_r+0x22>
 800ce9a:	230c      	movs	r3, #12
 800ce9c:	6033      	str	r3, [r6, #0]
 800ce9e:	2000      	movs	r0, #0
 800cea0:	bd70      	pop	{r4, r5, r6, pc}
 800cea2:	f000 f9bb 	bl	800d21c <__malloc_lock>
 800cea6:	4a21      	ldr	r2, [pc, #132]	; (800cf2c <_malloc_r+0xac>)
 800cea8:	6814      	ldr	r4, [r2, #0]
 800ceaa:	4621      	mov	r1, r4
 800ceac:	b991      	cbnz	r1, 800ced4 <_malloc_r+0x54>
 800ceae:	4c20      	ldr	r4, [pc, #128]	; (800cf30 <_malloc_r+0xb0>)
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	b91b      	cbnz	r3, 800cebc <_malloc_r+0x3c>
 800ceb4:	4630      	mov	r0, r6
 800ceb6:	f000 f98f 	bl	800d1d8 <_sbrk_r>
 800ceba:	6020      	str	r0, [r4, #0]
 800cebc:	4629      	mov	r1, r5
 800cebe:	4630      	mov	r0, r6
 800cec0:	f000 f98a 	bl	800d1d8 <_sbrk_r>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d124      	bne.n	800cf12 <_malloc_r+0x92>
 800cec8:	230c      	movs	r3, #12
 800ceca:	6033      	str	r3, [r6, #0]
 800cecc:	4630      	mov	r0, r6
 800cece:	f000 f9a6 	bl	800d21e <__malloc_unlock>
 800ced2:	e7e4      	b.n	800ce9e <_malloc_r+0x1e>
 800ced4:	680b      	ldr	r3, [r1, #0]
 800ced6:	1b5b      	subs	r3, r3, r5
 800ced8:	d418      	bmi.n	800cf0c <_malloc_r+0x8c>
 800ceda:	2b0b      	cmp	r3, #11
 800cedc:	d90f      	bls.n	800cefe <_malloc_r+0x7e>
 800cede:	600b      	str	r3, [r1, #0]
 800cee0:	50cd      	str	r5, [r1, r3]
 800cee2:	18cc      	adds	r4, r1, r3
 800cee4:	4630      	mov	r0, r6
 800cee6:	f000 f99a 	bl	800d21e <__malloc_unlock>
 800ceea:	f104 000b 	add.w	r0, r4, #11
 800ceee:	1d23      	adds	r3, r4, #4
 800cef0:	f020 0007 	bic.w	r0, r0, #7
 800cef4:	1ac3      	subs	r3, r0, r3
 800cef6:	d0d3      	beq.n	800cea0 <_malloc_r+0x20>
 800cef8:	425a      	negs	r2, r3
 800cefa:	50e2      	str	r2, [r4, r3]
 800cefc:	e7d0      	b.n	800cea0 <_malloc_r+0x20>
 800cefe:	428c      	cmp	r4, r1
 800cf00:	684b      	ldr	r3, [r1, #4]
 800cf02:	bf16      	itet	ne
 800cf04:	6063      	strne	r3, [r4, #4]
 800cf06:	6013      	streq	r3, [r2, #0]
 800cf08:	460c      	movne	r4, r1
 800cf0a:	e7eb      	b.n	800cee4 <_malloc_r+0x64>
 800cf0c:	460c      	mov	r4, r1
 800cf0e:	6849      	ldr	r1, [r1, #4]
 800cf10:	e7cc      	b.n	800ceac <_malloc_r+0x2c>
 800cf12:	1cc4      	adds	r4, r0, #3
 800cf14:	f024 0403 	bic.w	r4, r4, #3
 800cf18:	42a0      	cmp	r0, r4
 800cf1a:	d005      	beq.n	800cf28 <_malloc_r+0xa8>
 800cf1c:	1a21      	subs	r1, r4, r0
 800cf1e:	4630      	mov	r0, r6
 800cf20:	f000 f95a 	bl	800d1d8 <_sbrk_r>
 800cf24:	3001      	adds	r0, #1
 800cf26:	d0cf      	beq.n	800cec8 <_malloc_r+0x48>
 800cf28:	6025      	str	r5, [r4, #0]
 800cf2a:	e7db      	b.n	800cee4 <_malloc_r+0x64>
 800cf2c:	20004370 	.word	0x20004370
 800cf30:	20004374 	.word	0x20004374

0800cf34 <__ssputs_r>:
 800cf34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf38:	688e      	ldr	r6, [r1, #8]
 800cf3a:	429e      	cmp	r6, r3
 800cf3c:	4682      	mov	sl, r0
 800cf3e:	460c      	mov	r4, r1
 800cf40:	4690      	mov	r8, r2
 800cf42:	4699      	mov	r9, r3
 800cf44:	d837      	bhi.n	800cfb6 <__ssputs_r+0x82>
 800cf46:	898a      	ldrh	r2, [r1, #12]
 800cf48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cf4c:	d031      	beq.n	800cfb2 <__ssputs_r+0x7e>
 800cf4e:	6825      	ldr	r5, [r4, #0]
 800cf50:	6909      	ldr	r1, [r1, #16]
 800cf52:	1a6f      	subs	r7, r5, r1
 800cf54:	6965      	ldr	r5, [r4, #20]
 800cf56:	2302      	movs	r3, #2
 800cf58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf5c:	fb95 f5f3 	sdiv	r5, r5, r3
 800cf60:	f109 0301 	add.w	r3, r9, #1
 800cf64:	443b      	add	r3, r7
 800cf66:	429d      	cmp	r5, r3
 800cf68:	bf38      	it	cc
 800cf6a:	461d      	movcc	r5, r3
 800cf6c:	0553      	lsls	r3, r2, #21
 800cf6e:	d530      	bpl.n	800cfd2 <__ssputs_r+0x9e>
 800cf70:	4629      	mov	r1, r5
 800cf72:	f7ff ff85 	bl	800ce80 <_malloc_r>
 800cf76:	4606      	mov	r6, r0
 800cf78:	b950      	cbnz	r0, 800cf90 <__ssputs_r+0x5c>
 800cf7a:	230c      	movs	r3, #12
 800cf7c:	f8ca 3000 	str.w	r3, [sl]
 800cf80:	89a3      	ldrh	r3, [r4, #12]
 800cf82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf86:	81a3      	strh	r3, [r4, #12]
 800cf88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf90:	463a      	mov	r2, r7
 800cf92:	6921      	ldr	r1, [r4, #16]
 800cf94:	f7fe f8ce 	bl	800b134 <memcpy>
 800cf98:	89a3      	ldrh	r3, [r4, #12]
 800cf9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cf9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfa2:	81a3      	strh	r3, [r4, #12]
 800cfa4:	6126      	str	r6, [r4, #16]
 800cfa6:	6165      	str	r5, [r4, #20]
 800cfa8:	443e      	add	r6, r7
 800cfaa:	1bed      	subs	r5, r5, r7
 800cfac:	6026      	str	r6, [r4, #0]
 800cfae:	60a5      	str	r5, [r4, #8]
 800cfb0:	464e      	mov	r6, r9
 800cfb2:	454e      	cmp	r6, r9
 800cfb4:	d900      	bls.n	800cfb8 <__ssputs_r+0x84>
 800cfb6:	464e      	mov	r6, r9
 800cfb8:	4632      	mov	r2, r6
 800cfba:	4641      	mov	r1, r8
 800cfbc:	6820      	ldr	r0, [r4, #0]
 800cfbe:	f7fe f8c4 	bl	800b14a <memmove>
 800cfc2:	68a3      	ldr	r3, [r4, #8]
 800cfc4:	1b9b      	subs	r3, r3, r6
 800cfc6:	60a3      	str	r3, [r4, #8]
 800cfc8:	6823      	ldr	r3, [r4, #0]
 800cfca:	441e      	add	r6, r3
 800cfcc:	6026      	str	r6, [r4, #0]
 800cfce:	2000      	movs	r0, #0
 800cfd0:	e7dc      	b.n	800cf8c <__ssputs_r+0x58>
 800cfd2:	462a      	mov	r2, r5
 800cfd4:	f000 f972 	bl	800d2bc <_realloc_r>
 800cfd8:	4606      	mov	r6, r0
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	d1e2      	bne.n	800cfa4 <__ssputs_r+0x70>
 800cfde:	6921      	ldr	r1, [r4, #16]
 800cfe0:	4650      	mov	r0, sl
 800cfe2:	f000 f91d 	bl	800d220 <_free_r>
 800cfe6:	e7c8      	b.n	800cf7a <__ssputs_r+0x46>

0800cfe8 <_svfiprintf_r>:
 800cfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfec:	461d      	mov	r5, r3
 800cfee:	898b      	ldrh	r3, [r1, #12]
 800cff0:	061f      	lsls	r7, r3, #24
 800cff2:	b09d      	sub	sp, #116	; 0x74
 800cff4:	4680      	mov	r8, r0
 800cff6:	460c      	mov	r4, r1
 800cff8:	4616      	mov	r6, r2
 800cffa:	d50f      	bpl.n	800d01c <_svfiprintf_r+0x34>
 800cffc:	690b      	ldr	r3, [r1, #16]
 800cffe:	b96b      	cbnz	r3, 800d01c <_svfiprintf_r+0x34>
 800d000:	2140      	movs	r1, #64	; 0x40
 800d002:	f7ff ff3d 	bl	800ce80 <_malloc_r>
 800d006:	6020      	str	r0, [r4, #0]
 800d008:	6120      	str	r0, [r4, #16]
 800d00a:	b928      	cbnz	r0, 800d018 <_svfiprintf_r+0x30>
 800d00c:	230c      	movs	r3, #12
 800d00e:	f8c8 3000 	str.w	r3, [r8]
 800d012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d016:	e0c8      	b.n	800d1aa <_svfiprintf_r+0x1c2>
 800d018:	2340      	movs	r3, #64	; 0x40
 800d01a:	6163      	str	r3, [r4, #20]
 800d01c:	2300      	movs	r3, #0
 800d01e:	9309      	str	r3, [sp, #36]	; 0x24
 800d020:	2320      	movs	r3, #32
 800d022:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d026:	2330      	movs	r3, #48	; 0x30
 800d028:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d02c:	9503      	str	r5, [sp, #12]
 800d02e:	f04f 0b01 	mov.w	fp, #1
 800d032:	4637      	mov	r7, r6
 800d034:	463d      	mov	r5, r7
 800d036:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d03a:	b10b      	cbz	r3, 800d040 <_svfiprintf_r+0x58>
 800d03c:	2b25      	cmp	r3, #37	; 0x25
 800d03e:	d13e      	bne.n	800d0be <_svfiprintf_r+0xd6>
 800d040:	ebb7 0a06 	subs.w	sl, r7, r6
 800d044:	d00b      	beq.n	800d05e <_svfiprintf_r+0x76>
 800d046:	4653      	mov	r3, sl
 800d048:	4632      	mov	r2, r6
 800d04a:	4621      	mov	r1, r4
 800d04c:	4640      	mov	r0, r8
 800d04e:	f7ff ff71 	bl	800cf34 <__ssputs_r>
 800d052:	3001      	adds	r0, #1
 800d054:	f000 80a4 	beq.w	800d1a0 <_svfiprintf_r+0x1b8>
 800d058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d05a:	4453      	add	r3, sl
 800d05c:	9309      	str	r3, [sp, #36]	; 0x24
 800d05e:	783b      	ldrb	r3, [r7, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	f000 809d 	beq.w	800d1a0 <_svfiprintf_r+0x1b8>
 800d066:	2300      	movs	r3, #0
 800d068:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d06c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d070:	9304      	str	r3, [sp, #16]
 800d072:	9307      	str	r3, [sp, #28]
 800d074:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d078:	931a      	str	r3, [sp, #104]	; 0x68
 800d07a:	462f      	mov	r7, r5
 800d07c:	2205      	movs	r2, #5
 800d07e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d082:	4850      	ldr	r0, [pc, #320]	; (800d1c4 <_svfiprintf_r+0x1dc>)
 800d084:	f7f3 f8ac 	bl	80001e0 <memchr>
 800d088:	9b04      	ldr	r3, [sp, #16]
 800d08a:	b9d0      	cbnz	r0, 800d0c2 <_svfiprintf_r+0xda>
 800d08c:	06d9      	lsls	r1, r3, #27
 800d08e:	bf44      	itt	mi
 800d090:	2220      	movmi	r2, #32
 800d092:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d096:	071a      	lsls	r2, r3, #28
 800d098:	bf44      	itt	mi
 800d09a:	222b      	movmi	r2, #43	; 0x2b
 800d09c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d0a0:	782a      	ldrb	r2, [r5, #0]
 800d0a2:	2a2a      	cmp	r2, #42	; 0x2a
 800d0a4:	d015      	beq.n	800d0d2 <_svfiprintf_r+0xea>
 800d0a6:	9a07      	ldr	r2, [sp, #28]
 800d0a8:	462f      	mov	r7, r5
 800d0aa:	2000      	movs	r0, #0
 800d0ac:	250a      	movs	r5, #10
 800d0ae:	4639      	mov	r1, r7
 800d0b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0b4:	3b30      	subs	r3, #48	; 0x30
 800d0b6:	2b09      	cmp	r3, #9
 800d0b8:	d94d      	bls.n	800d156 <_svfiprintf_r+0x16e>
 800d0ba:	b1b8      	cbz	r0, 800d0ec <_svfiprintf_r+0x104>
 800d0bc:	e00f      	b.n	800d0de <_svfiprintf_r+0xf6>
 800d0be:	462f      	mov	r7, r5
 800d0c0:	e7b8      	b.n	800d034 <_svfiprintf_r+0x4c>
 800d0c2:	4a40      	ldr	r2, [pc, #256]	; (800d1c4 <_svfiprintf_r+0x1dc>)
 800d0c4:	1a80      	subs	r0, r0, r2
 800d0c6:	fa0b f000 	lsl.w	r0, fp, r0
 800d0ca:	4318      	orrs	r0, r3
 800d0cc:	9004      	str	r0, [sp, #16]
 800d0ce:	463d      	mov	r5, r7
 800d0d0:	e7d3      	b.n	800d07a <_svfiprintf_r+0x92>
 800d0d2:	9a03      	ldr	r2, [sp, #12]
 800d0d4:	1d11      	adds	r1, r2, #4
 800d0d6:	6812      	ldr	r2, [r2, #0]
 800d0d8:	9103      	str	r1, [sp, #12]
 800d0da:	2a00      	cmp	r2, #0
 800d0dc:	db01      	blt.n	800d0e2 <_svfiprintf_r+0xfa>
 800d0de:	9207      	str	r2, [sp, #28]
 800d0e0:	e004      	b.n	800d0ec <_svfiprintf_r+0x104>
 800d0e2:	4252      	negs	r2, r2
 800d0e4:	f043 0302 	orr.w	r3, r3, #2
 800d0e8:	9207      	str	r2, [sp, #28]
 800d0ea:	9304      	str	r3, [sp, #16]
 800d0ec:	783b      	ldrb	r3, [r7, #0]
 800d0ee:	2b2e      	cmp	r3, #46	; 0x2e
 800d0f0:	d10c      	bne.n	800d10c <_svfiprintf_r+0x124>
 800d0f2:	787b      	ldrb	r3, [r7, #1]
 800d0f4:	2b2a      	cmp	r3, #42	; 0x2a
 800d0f6:	d133      	bne.n	800d160 <_svfiprintf_r+0x178>
 800d0f8:	9b03      	ldr	r3, [sp, #12]
 800d0fa:	1d1a      	adds	r2, r3, #4
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	9203      	str	r2, [sp, #12]
 800d100:	2b00      	cmp	r3, #0
 800d102:	bfb8      	it	lt
 800d104:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d108:	3702      	adds	r7, #2
 800d10a:	9305      	str	r3, [sp, #20]
 800d10c:	4d2e      	ldr	r5, [pc, #184]	; (800d1c8 <_svfiprintf_r+0x1e0>)
 800d10e:	7839      	ldrb	r1, [r7, #0]
 800d110:	2203      	movs	r2, #3
 800d112:	4628      	mov	r0, r5
 800d114:	f7f3 f864 	bl	80001e0 <memchr>
 800d118:	b138      	cbz	r0, 800d12a <_svfiprintf_r+0x142>
 800d11a:	2340      	movs	r3, #64	; 0x40
 800d11c:	1b40      	subs	r0, r0, r5
 800d11e:	fa03 f000 	lsl.w	r0, r3, r0
 800d122:	9b04      	ldr	r3, [sp, #16]
 800d124:	4303      	orrs	r3, r0
 800d126:	3701      	adds	r7, #1
 800d128:	9304      	str	r3, [sp, #16]
 800d12a:	7839      	ldrb	r1, [r7, #0]
 800d12c:	4827      	ldr	r0, [pc, #156]	; (800d1cc <_svfiprintf_r+0x1e4>)
 800d12e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d132:	2206      	movs	r2, #6
 800d134:	1c7e      	adds	r6, r7, #1
 800d136:	f7f3 f853 	bl	80001e0 <memchr>
 800d13a:	2800      	cmp	r0, #0
 800d13c:	d038      	beq.n	800d1b0 <_svfiprintf_r+0x1c8>
 800d13e:	4b24      	ldr	r3, [pc, #144]	; (800d1d0 <_svfiprintf_r+0x1e8>)
 800d140:	bb13      	cbnz	r3, 800d188 <_svfiprintf_r+0x1a0>
 800d142:	9b03      	ldr	r3, [sp, #12]
 800d144:	3307      	adds	r3, #7
 800d146:	f023 0307 	bic.w	r3, r3, #7
 800d14a:	3308      	adds	r3, #8
 800d14c:	9303      	str	r3, [sp, #12]
 800d14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d150:	444b      	add	r3, r9
 800d152:	9309      	str	r3, [sp, #36]	; 0x24
 800d154:	e76d      	b.n	800d032 <_svfiprintf_r+0x4a>
 800d156:	fb05 3202 	mla	r2, r5, r2, r3
 800d15a:	2001      	movs	r0, #1
 800d15c:	460f      	mov	r7, r1
 800d15e:	e7a6      	b.n	800d0ae <_svfiprintf_r+0xc6>
 800d160:	2300      	movs	r3, #0
 800d162:	3701      	adds	r7, #1
 800d164:	9305      	str	r3, [sp, #20]
 800d166:	4619      	mov	r1, r3
 800d168:	250a      	movs	r5, #10
 800d16a:	4638      	mov	r0, r7
 800d16c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d170:	3a30      	subs	r2, #48	; 0x30
 800d172:	2a09      	cmp	r2, #9
 800d174:	d903      	bls.n	800d17e <_svfiprintf_r+0x196>
 800d176:	2b00      	cmp	r3, #0
 800d178:	d0c8      	beq.n	800d10c <_svfiprintf_r+0x124>
 800d17a:	9105      	str	r1, [sp, #20]
 800d17c:	e7c6      	b.n	800d10c <_svfiprintf_r+0x124>
 800d17e:	fb05 2101 	mla	r1, r5, r1, r2
 800d182:	2301      	movs	r3, #1
 800d184:	4607      	mov	r7, r0
 800d186:	e7f0      	b.n	800d16a <_svfiprintf_r+0x182>
 800d188:	ab03      	add	r3, sp, #12
 800d18a:	9300      	str	r3, [sp, #0]
 800d18c:	4622      	mov	r2, r4
 800d18e:	4b11      	ldr	r3, [pc, #68]	; (800d1d4 <_svfiprintf_r+0x1ec>)
 800d190:	a904      	add	r1, sp, #16
 800d192:	4640      	mov	r0, r8
 800d194:	f7fe f88e 	bl	800b2b4 <_printf_float>
 800d198:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800d19c:	4681      	mov	r9, r0
 800d19e:	d1d6      	bne.n	800d14e <_svfiprintf_r+0x166>
 800d1a0:	89a3      	ldrh	r3, [r4, #12]
 800d1a2:	065b      	lsls	r3, r3, #25
 800d1a4:	f53f af35 	bmi.w	800d012 <_svfiprintf_r+0x2a>
 800d1a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1aa:	b01d      	add	sp, #116	; 0x74
 800d1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b0:	ab03      	add	r3, sp, #12
 800d1b2:	9300      	str	r3, [sp, #0]
 800d1b4:	4622      	mov	r2, r4
 800d1b6:	4b07      	ldr	r3, [pc, #28]	; (800d1d4 <_svfiprintf_r+0x1ec>)
 800d1b8:	a904      	add	r1, sp, #16
 800d1ba:	4640      	mov	r0, r8
 800d1bc:	f7fe fb30 	bl	800b820 <_printf_i>
 800d1c0:	e7ea      	b.n	800d198 <_svfiprintf_r+0x1b0>
 800d1c2:	bf00      	nop
 800d1c4:	0800d7cc 	.word	0x0800d7cc
 800d1c8:	0800d7d2 	.word	0x0800d7d2
 800d1cc:	0800d7d6 	.word	0x0800d7d6
 800d1d0:	0800b2b5 	.word	0x0800b2b5
 800d1d4:	0800cf35 	.word	0x0800cf35

0800d1d8 <_sbrk_r>:
 800d1d8:	b538      	push	{r3, r4, r5, lr}
 800d1da:	4c06      	ldr	r4, [pc, #24]	; (800d1f4 <_sbrk_r+0x1c>)
 800d1dc:	2300      	movs	r3, #0
 800d1de:	4605      	mov	r5, r0
 800d1e0:	4608      	mov	r0, r1
 800d1e2:	6023      	str	r3, [r4, #0]
 800d1e4:	f7fd fc5e 	bl	800aaa4 <_sbrk>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	d102      	bne.n	800d1f2 <_sbrk_r+0x1a>
 800d1ec:	6823      	ldr	r3, [r4, #0]
 800d1ee:	b103      	cbz	r3, 800d1f2 <_sbrk_r+0x1a>
 800d1f0:	602b      	str	r3, [r5, #0]
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	20004518 	.word	0x20004518

0800d1f8 <__ascii_mbtowc>:
 800d1f8:	b082      	sub	sp, #8
 800d1fa:	b901      	cbnz	r1, 800d1fe <__ascii_mbtowc+0x6>
 800d1fc:	a901      	add	r1, sp, #4
 800d1fe:	b142      	cbz	r2, 800d212 <__ascii_mbtowc+0x1a>
 800d200:	b14b      	cbz	r3, 800d216 <__ascii_mbtowc+0x1e>
 800d202:	7813      	ldrb	r3, [r2, #0]
 800d204:	600b      	str	r3, [r1, #0]
 800d206:	7812      	ldrb	r2, [r2, #0]
 800d208:	1c10      	adds	r0, r2, #0
 800d20a:	bf18      	it	ne
 800d20c:	2001      	movne	r0, #1
 800d20e:	b002      	add	sp, #8
 800d210:	4770      	bx	lr
 800d212:	4610      	mov	r0, r2
 800d214:	e7fb      	b.n	800d20e <__ascii_mbtowc+0x16>
 800d216:	f06f 0001 	mvn.w	r0, #1
 800d21a:	e7f8      	b.n	800d20e <__ascii_mbtowc+0x16>

0800d21c <__malloc_lock>:
 800d21c:	4770      	bx	lr

0800d21e <__malloc_unlock>:
 800d21e:	4770      	bx	lr

0800d220 <_free_r>:
 800d220:	b538      	push	{r3, r4, r5, lr}
 800d222:	4605      	mov	r5, r0
 800d224:	2900      	cmp	r1, #0
 800d226:	d045      	beq.n	800d2b4 <_free_r+0x94>
 800d228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d22c:	1f0c      	subs	r4, r1, #4
 800d22e:	2b00      	cmp	r3, #0
 800d230:	bfb8      	it	lt
 800d232:	18e4      	addlt	r4, r4, r3
 800d234:	f7ff fff2 	bl	800d21c <__malloc_lock>
 800d238:	4a1f      	ldr	r2, [pc, #124]	; (800d2b8 <_free_r+0x98>)
 800d23a:	6813      	ldr	r3, [r2, #0]
 800d23c:	4610      	mov	r0, r2
 800d23e:	b933      	cbnz	r3, 800d24e <_free_r+0x2e>
 800d240:	6063      	str	r3, [r4, #4]
 800d242:	6014      	str	r4, [r2, #0]
 800d244:	4628      	mov	r0, r5
 800d246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d24a:	f7ff bfe8 	b.w	800d21e <__malloc_unlock>
 800d24e:	42a3      	cmp	r3, r4
 800d250:	d90c      	bls.n	800d26c <_free_r+0x4c>
 800d252:	6821      	ldr	r1, [r4, #0]
 800d254:	1862      	adds	r2, r4, r1
 800d256:	4293      	cmp	r3, r2
 800d258:	bf04      	itt	eq
 800d25a:	681a      	ldreq	r2, [r3, #0]
 800d25c:	685b      	ldreq	r3, [r3, #4]
 800d25e:	6063      	str	r3, [r4, #4]
 800d260:	bf04      	itt	eq
 800d262:	1852      	addeq	r2, r2, r1
 800d264:	6022      	streq	r2, [r4, #0]
 800d266:	6004      	str	r4, [r0, #0]
 800d268:	e7ec      	b.n	800d244 <_free_r+0x24>
 800d26a:	4613      	mov	r3, r2
 800d26c:	685a      	ldr	r2, [r3, #4]
 800d26e:	b10a      	cbz	r2, 800d274 <_free_r+0x54>
 800d270:	42a2      	cmp	r2, r4
 800d272:	d9fa      	bls.n	800d26a <_free_r+0x4a>
 800d274:	6819      	ldr	r1, [r3, #0]
 800d276:	1858      	adds	r0, r3, r1
 800d278:	42a0      	cmp	r0, r4
 800d27a:	d10b      	bne.n	800d294 <_free_r+0x74>
 800d27c:	6820      	ldr	r0, [r4, #0]
 800d27e:	4401      	add	r1, r0
 800d280:	1858      	adds	r0, r3, r1
 800d282:	4282      	cmp	r2, r0
 800d284:	6019      	str	r1, [r3, #0]
 800d286:	d1dd      	bne.n	800d244 <_free_r+0x24>
 800d288:	6810      	ldr	r0, [r2, #0]
 800d28a:	6852      	ldr	r2, [r2, #4]
 800d28c:	605a      	str	r2, [r3, #4]
 800d28e:	4401      	add	r1, r0
 800d290:	6019      	str	r1, [r3, #0]
 800d292:	e7d7      	b.n	800d244 <_free_r+0x24>
 800d294:	d902      	bls.n	800d29c <_free_r+0x7c>
 800d296:	230c      	movs	r3, #12
 800d298:	602b      	str	r3, [r5, #0]
 800d29a:	e7d3      	b.n	800d244 <_free_r+0x24>
 800d29c:	6820      	ldr	r0, [r4, #0]
 800d29e:	1821      	adds	r1, r4, r0
 800d2a0:	428a      	cmp	r2, r1
 800d2a2:	bf04      	itt	eq
 800d2a4:	6811      	ldreq	r1, [r2, #0]
 800d2a6:	6852      	ldreq	r2, [r2, #4]
 800d2a8:	6062      	str	r2, [r4, #4]
 800d2aa:	bf04      	itt	eq
 800d2ac:	1809      	addeq	r1, r1, r0
 800d2ae:	6021      	streq	r1, [r4, #0]
 800d2b0:	605c      	str	r4, [r3, #4]
 800d2b2:	e7c7      	b.n	800d244 <_free_r+0x24>
 800d2b4:	bd38      	pop	{r3, r4, r5, pc}
 800d2b6:	bf00      	nop
 800d2b8:	20004370 	.word	0x20004370

0800d2bc <_realloc_r>:
 800d2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2be:	4607      	mov	r7, r0
 800d2c0:	4614      	mov	r4, r2
 800d2c2:	460e      	mov	r6, r1
 800d2c4:	b921      	cbnz	r1, 800d2d0 <_realloc_r+0x14>
 800d2c6:	4611      	mov	r1, r2
 800d2c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d2cc:	f7ff bdd8 	b.w	800ce80 <_malloc_r>
 800d2d0:	b922      	cbnz	r2, 800d2dc <_realloc_r+0x20>
 800d2d2:	f7ff ffa5 	bl	800d220 <_free_r>
 800d2d6:	4625      	mov	r5, r4
 800d2d8:	4628      	mov	r0, r5
 800d2da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2dc:	f000 f821 	bl	800d322 <_malloc_usable_size_r>
 800d2e0:	42a0      	cmp	r0, r4
 800d2e2:	d20f      	bcs.n	800d304 <_realloc_r+0x48>
 800d2e4:	4621      	mov	r1, r4
 800d2e6:	4638      	mov	r0, r7
 800d2e8:	f7ff fdca 	bl	800ce80 <_malloc_r>
 800d2ec:	4605      	mov	r5, r0
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	d0f2      	beq.n	800d2d8 <_realloc_r+0x1c>
 800d2f2:	4631      	mov	r1, r6
 800d2f4:	4622      	mov	r2, r4
 800d2f6:	f7fd ff1d 	bl	800b134 <memcpy>
 800d2fa:	4631      	mov	r1, r6
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f7ff ff8f 	bl	800d220 <_free_r>
 800d302:	e7e9      	b.n	800d2d8 <_realloc_r+0x1c>
 800d304:	4635      	mov	r5, r6
 800d306:	e7e7      	b.n	800d2d8 <_realloc_r+0x1c>

0800d308 <__ascii_wctomb>:
 800d308:	b149      	cbz	r1, 800d31e <__ascii_wctomb+0x16>
 800d30a:	2aff      	cmp	r2, #255	; 0xff
 800d30c:	bf85      	ittet	hi
 800d30e:	238a      	movhi	r3, #138	; 0x8a
 800d310:	6003      	strhi	r3, [r0, #0]
 800d312:	700a      	strbls	r2, [r1, #0]
 800d314:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d318:	bf98      	it	ls
 800d31a:	2001      	movls	r0, #1
 800d31c:	4770      	bx	lr
 800d31e:	4608      	mov	r0, r1
 800d320:	4770      	bx	lr

0800d322 <_malloc_usable_size_r>:
 800d322:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d326:	1f18      	subs	r0, r3, #4
 800d328:	2b00      	cmp	r3, #0
 800d32a:	bfbc      	itt	lt
 800d32c:	580b      	ldrlt	r3, [r1, r0]
 800d32e:	18c0      	addlt	r0, r0, r3
 800d330:	4770      	bx	lr
	...

0800d334 <_init>:
 800d334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d336:	bf00      	nop
 800d338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d33a:	bc08      	pop	{r3}
 800d33c:	469e      	mov	lr, r3
 800d33e:	4770      	bx	lr

0800d340 <_fini>:
 800d340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d342:	bf00      	nop
 800d344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d346:	bc08      	pop	{r3}
 800d348:	469e      	mov	lr, r3
 800d34a:	4770      	bx	lr
