48d5eb619c15 ("clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate change")
9be1c8afb492 ("clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driver")
a43c96427e71 ("clk: sunxi-ng: fix PLL_CPUX adjusting on H3")
c6a0637460c2 ("clk: sunxi-ng: Add A64 clocks")
