Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6658c853f6041da8e8f0cc4cb0e90e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_v_datapath_tb_behav xil_defaultlib.RISC_v_datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit_datapath
Compiling module xil_defaultlib.alu_control_datapath
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_fetch_with_control_t...
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.alu_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.SCDP_without_control_unit
Compiling module xil_defaultlib.RISC_v_datapath
Compiling module xil_defaultlib.RISC_v_datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_v_datapath_tb_behav
