# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do DE2_BaseProject_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Temp/DE2_BaseProject_2013_ramtest/testramblock.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testramblock
# -- Compiling architecture SYN of testramblock
# vcom -93 -work work {C:/Temp/DE2_BaseProject_2013_ramtest/DE2_TOP.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DE2_TOP
# -- Compiling architecture Structural_Basic of DE2_TOP
# -- Loading entity testramblock
# 
pwd
# C:/Temp/DE2_BaseProject_2013_ramtest/simulation/modelsim
vcom -93 -work work ../../tb_DE2_TOP.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DE2_TOP
# -- Compiling architecture a0 of tb_DE2_TOP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity DE2_TOP
vsim work.tb_de2_top
# vsim work.tb_de2_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_de2_top(a0)
# Loading work.de2_top(structural_basic)
# Loading work.testramblock(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -r /
# (vish-4014) No objects found matching '/'.
add wave -r /*
run 10ns
run 1us
quit -sim
vcom -93 -work work ../../tb_DE2_TOP.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DE2_TOP
# -- Compiling architecture a0 of tb_DE2_TOP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity DE2_TOP
vsim work.tb_de2_top
# vsim work.tb_de2_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_de2_top(a0)
# Loading work.de2_top(structural_basic)
# Loading work.testramblock(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -r /*
run 1us
quit -sim
vcom -93 -work work ../../tb_DE2_TOP.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DE2_TOP
# -- Compiling architecture a0 of tb_DE2_TOP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity DE2_TOP
# ** Error: ../../tb_DE2_TOP.vhd(33): near "CLOCK_50": expecting ',' or ')'
# ** Error: ../../tb_DE2_TOP.vhd(136): VHDL Compiler exiting
# C:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work ../../tb_DE2_TOP.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DE2_TOP
# -- Compiling architecture a0 of tb_DE2_TOP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity DE2_TOP
vsim work.tb_de2_top
# vsim work.tb_de2_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_de2_top(a0)
# Loading work.de2_top(structural_basic)
# Loading work.testramblock(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -r /*
run 1us
run 1us
run 5us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Temp/DE2_BaseProject_2013_ramtest/simulation/modelsim/wave.do
quit -sim
edit  DE2_BaseProject_run_msim_rtl_vhdl.do
do  DE2_BaseProject_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Temp/DE2_BaseProject_2013_ramtest/testramblock.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testramblock
# -- Compiling architecture SYN of testramblock
# vcom -93 -work work {C:/Temp/DE2_BaseProject_2013_ramtest/DE2_TOP.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DE2_TOP
# -- Compiling architecture Structural_Basic of DE2_TOP
# -- Loading entity testramblock
# 
vcom -93 -work work ../../tb_DE2_TOP.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DE2_TOP
# -- Compiling architecture a0 of tb_DE2_TOP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity DE2_TOP
vsim work.tb_de2_top
# vsim work.tb_de2_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_de2_top(a0)
# Loading work.de2_top(structural_basic)
# Loading work.testramblock(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
do wave.do
run 5us
quit -sim
pwd
# C:/Temp/DE2_BaseProject_2013_ramtest/simulation/modelsim
quit
