
*** Running vivado
    with args -log uart_net_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_net_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_net_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.531 ; gain = 118.957
Command: synth_design -top uart_net_top -part xc7a35tfgg484-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'async_fifo_2048x8b' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'async_fifo_2048x8b' (customized with software release 2020.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2244
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'tx_start_en' is not allowed [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:76]
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:101]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.062 ; gain = 411.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_net_top' [W:/vivado/DemoStudy/uart_net2/rtl/uart_net_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [W:/vivado/DemoStudy/uart_net2/rtl/uart/uart_rx.v:10]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/uart/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [W:/vivado/DemoStudy/uart_net2/rtl/uart/uart_tx.v:9]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/uart/uart_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'user_uart2udp' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'user_uart2udp' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:1]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_loop' [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:2]
WARNING: [Synth 8-6104] Input port 'tx_start_en' has an internal driver [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:89]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.runs/synth_1/.Xil/Vivado-13852-ASLAN6D2A/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.runs/synth_1/.Xil/Vivado-13852-ASLAN6D2A/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/gmii_to_rgmii.v:23]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/rgmii_rx.v:23]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/rgmii_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/rgmii_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/gmii_to_rgmii/gmii_to_rgmii.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp' [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [W:/vivado/DemoStudy/uart_net2/rtl/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/arp/arp.v:23]
INFO: [Synth 8-6157] synthesizing module 'icmp' [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx' [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'icmp_tx' [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icmp_tx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'icmp' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp' [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp.v:23]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_2048x8b' [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.runs/synth_1/.Xil/Vivado-13852-ASLAN6D2A/realtime/async_fifo_2048x8b_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_2048x8b' (0#1) [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.runs/synth_1/.Xil/Vivado-13852-ASLAN6D2A/realtime/async_fifo_2048x8b_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_ctrl' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eth_ctrl' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:23]
WARNING: [Synth 8-6104] Input port 'rec_data' has an internal driver [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:265]
WARNING: [Synth 8-6104] Input port 'rec_en' has an internal driver [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:266]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_loop' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/eth_udp_loop.v:2]
WARNING: [Synth 8-7071] port 'eth_rst_n' of module 'eth_udp_loop' is unconnected for instance 'u_eth_udp_loop' [W:/vivado/DemoStudy/uart_net2/rtl/uart_net_top.v:71]
WARNING: [Synth 8-7023] instance 'u_eth_udp_loop' of module 'eth_udp_loop' has 12 connections declared, but only 11 given [W:/vivado/DemoStudy/uart_net2/rtl/uart_net_top.v:71]
INFO: [Synth 8-6155] done synthesizing module 'uart_net_top' (0#1) [W:/vivado/DemoStudy/uart_net2/rtl/uart_net_top.v:1]
WARNING: [Synth 8-6014] Unused sequential element icmp_code_reg was removed.  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_rx.v:166]
WARNING: [Synth 8-6014] Unused sequential element icmp_checksum_reg was removed.  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_rx.v:167]
WARNING: [Synth 8-6014] Unused sequential element rec_en_cnt_reg was removed.  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_rx.v:177]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/icmp/icmp_tx.v:217]
WARNING: [Synth 8-6014] Unused sequential element ip_head_byte_num_reg was removed.  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_rx.v:144]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_tx.v:202]
WARNING: [Synth 8-7129] Port arp_tx_done in module eth_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.121 ; gain = 540.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.121 ; gain = 540.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.121 ; gain = 540.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1986.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b/async_fifo_2048x8b_in_context.xdc] for cell 'u_eth_udp_loop/u_async_fifo_2048x8b'
Finished Parsing XDC File [w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b/async_fifo_2048x8b_in_context.xdc] for cell 'u_eth_udp_loop/u_async_fifo_2048x8b'
Parsing XDC File [w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_eth_udp_loop/u_clk_wiz_0'
Finished Parsing XDC File [w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_eth_udp_loop/u_clk_wiz_0'
Parsing XDC File [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc:13]
Finished Parsing XDC File [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/uart_net_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.srcs/constrs_1/uart_net.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_net_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_net_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2051.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2051.992 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_eth_udp_loop/u_async_fifo_2048x8b' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  w:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_udp_loop/u_async_fifo_2048x8b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_udp_loop/u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'icmp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'icmp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
               st_rx_end |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
                  st_crc |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
            st_icmp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'icmp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
            st_check_sum |                         00000010 |                         00000010
           st_check_icmp |                         00000100 |                         00000100
             st_preamble |                         00001000 |                         00001000
             st_eth_head |                         00010000 |                         00010000
              st_ip_head |                         00100000 |                         00100000
              st_tx_data |                         01000000 |                         01000000
                  st_crc |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'icmp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
             st_udp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
            st_check_sum |                          0000010 |                          0000010
             st_preamble |                          0000100 |                          0000100
             st_eth_head |                          0001000 |                          0001000
              st_ip_head |                          0010000 |                          0010000
              st_tx_data |                          0100000 |                          0100000
                  st_crc |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   4 Input   32 Bit       Adders := 1     
	  10 Input   20 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 17    
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 18    
	   6 Input      1 Bit         XORs := 21    
	   8 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 21    
	  10 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 9     
	  12 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 27    
	               16 Bit    Registers := 19    
	                8 Bit    Registers := 101   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 57    
+---Muxes : 
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 23    
	   3 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 6     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 21    
	   4 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 28    
	   8 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 10    
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 59    
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 19    
	   8 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 104   
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 20    
	   7 Input    1 Bit        Muxes := 41    
	   6 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port arp_tx_done in module eth_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2054.918 ; gain = 609.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 2055.160 ; gain = 609.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 2065.219 ; gain = 619.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tx_start_en with 1st driver pin 'u_eth_udp_loop/u_udp/u_udp_rx/rec_pkt_done_reg/Q' [W:/vivado/DemoStudy/uart_net2/rtl/udp/udp_rx.v:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tx_start_en with 2nd driver pin 'u_user_uart2udp/tx_start_en_reg/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:17]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_en with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_en_reg/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_en with 2nd driver pin 'u_user_uart2udp/rec_en_reg/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:15]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[7] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[7]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[7] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[7]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[6] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[6]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[6] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[6]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[5] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[5]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[5] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[5]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[4] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[4]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[4] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[4]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[3] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[3]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[3] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[3]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[2] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[2]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[2] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[2]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[1] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[1]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[1] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[1]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[0] with 1st driver pin 'u_eth_udp_loop/u_eth_ctrl/rec_data_reg[0]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/eth_ctrl.v:97]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rec_data[0] with 2nd driver pin 'u_user_uart2udp/rec_data_reg[0]/Q' [W:/vivado/DemoStudy/uart_net2/rtl/user_uart2udp.v:16]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       10|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |async_fifo_2048x8b |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |async_fifo_2048x8b |     1|
|2     |clk_wiz            |     1|
|3     |BUFG               |     1|
|4     |BUFIO              |     1|
|5     |CARRY4             |   194|
|6     |IDDR               |     5|
|7     |IDELAYCTRL         |     1|
|8     |IDELAYE2           |     5|
|9     |LUT1               |   205|
|10    |LUT2               |   380|
|11    |LUT3               |   208|
|12    |LUT4               |   312|
|13    |LUT5               |   420|
|14    |LUT6               |   804|
|15    |MUXF7              |     1|
|16    |ODDR               |     5|
|17    |FDCE               |  1158|
|18    |FDPE               |   258|
|19    |FDRE               |   173|
|20    |FDSE               |    20|
|21    |IBUF               |     8|
|22    |OBUF               |     7|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 20 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2077.918 ; gain = 563.316
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2077.918 ; gain = 632.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2077.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2093.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5ad145b0
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 79 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 2093.633 ; gain = 1026.820
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'W:/vivado/DemoStudy/uart_net2/prj/eth_udp_loop.runs/synth_1/uart_net_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_net_top_utilization_synth.rpt -pb uart_net_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 02:28:37 2025...
