--- a/board/xilinx/zynq/zynq-zed/ps7_init_gpl.c
+++ b/board/xilinx/zynq/zynq-zed/ps7_init_gpl.c
@@ -1,7 +1,18 @@
 /******************************************************************************
 * (c) Copyright 2010-2014 Xilinx, Inc. All rights reserved.
 *
-* SPDX-License-Identifier:	GPL-2.0+
+*  This program is free software; you can redistribute it and/or modify
+*  it under the terms of the GNU General Public License as published by
+*  the Free Software Foundation; either version 2 of the License, or
+*  (at your option) any later version.
+*
+*  This program is distributed in the hope that it will be useful,
+*  but WITHOUT ANY WARRANTY; without even the implied warranty of
+*  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+*  GNU General Public License for more details.
+*
+*  You should have received a copy of the GNU General Public License along
+*  with this program; if not, see <http://www.gnu.org/licenses/>
 *
 *
 ******************************************************************************/
@@ -10,7 +21,7 @@
 *
 * @file ps7_init_gpl.c
 *
-* This file is automatically generated
+* This file is automatically generated
 *
 *****************************************************************************/
 
@@ -22,7 +33,7 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: PLL SLCR REGISTERS
@@ -36,48 +47,48 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. .. LOCK_CNT = 0xfa
     // .. .. ==> 0XF8000110[21:12] = 0x000000FAU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x000FA000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U ,0x000FA220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x28
     // .. .. .. ==> 0XF8000100[18:12] = 0x00000028U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00028000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x0007F000U ,0x00028000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. ARM_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000001U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. SRCSEL = 0x0
@@ -101,7 +112,7 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. .. .. CPU_PERI_CLKACT = 0x1
     // .. .. .. ==> 0XF8000120[28:28] = 0x00000001U
     // .. .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000120, 0x1F003F30U ,0x1F000200U),
     // .. .. FINISH: ARM PLL INIT
     // .. .. START: DDR PLL INIT
@@ -114,48 +125,48 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. .. LOCK_CNT = 0x12c
     // .. .. ==> 0XF8000114[21:12] = 0x0000012CU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x0012C000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U ,0x0012C220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x20
     // .. .. .. ==> 0XF8000104[18:12] = 0x00000020U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00020000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x0007F000U ,0x00020000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. DDR_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[1:1] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000002U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. DDR_3XCLKACT = 0x1
@@ -170,7 +181,7 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. .. .. DDR_2XCLK_DIVISOR = 0x3
     // .. .. .. ==> 0XF8000124[31:26] = 0x00000003U
     // .. .. ..     ==> MASK : 0xFC000000U    VAL : 0x0C000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000124, 0xFFF00003U ,0x0C200003U),
     // .. .. FINISH: DDR PLL INIT
     // .. .. START: IO PLL INIT
@@ -183,48 +194,48 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. .. LOCK_CNT = 0x145
     // .. .. ==> 0XF8000118[21:12] = 0x00000145U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00145000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U ,0x001452C0U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x1e
     // .. .. .. ==> 0XF8000108[18:12] = 0x0000001EU
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x0001E000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x0007F000U ,0x0001E000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. IO_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[2:2] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000004U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. FINISH: IO PLL INIT
@@ -233,7 +244,7 @@ unsigned long ps7_pll_init_data_3_0[] =
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -249,28 +260,28 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: CLOCK CONTROL SLCR REGISTERS
     // .. CLKACT = 0x1
     // .. ==> 0XF8000128[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. DIVISOR0 = 0x23
-    // .. ==> 0XF8000128[13:8] = 0x00000023U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00002300U
-    // .. DIVISOR1 = 0x3
-    // .. ==> 0XF8000128[25:20] = 0x00000003U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00300000U
-    // ..
-    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00302301U),
+    // .. DIVISOR0 = 0xf
+    // .. ==> 0XF8000128[13:8] = 0x0000000FU
+    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000F00U
+    // .. DIVISOR1 = 0x7
+    // .. ==> 0XF8000128[25:20] = 0x00000007U
+    // ..     ==> MASK : 0x03F00000U    VAL : 0x00700000U
+    // ..
+    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00700F01U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000138[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
     // .. SRCSEL = 0x0
     // .. ==> 0XF8000138[4:4] = 0x00000000U
     // ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000138, 0x00000011U ,0x00000001U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000140[0:0] = 0x00000001U
@@ -284,7 +295,7 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. DIVISOR1 = 0x1
     // .. ==> 0XF8000140[25:20] = 0x00000001U
     // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000140, 0x03F03F71U ,0x00100801U),
     // .. CLKACT = 0x1
     // .. ==> 0XF800014C[0:0] = 0x00000001U
@@ -295,7 +306,7 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. DIVISOR = 0x5
     // .. ==> 0XF800014C[13:8] = 0x00000005U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800014C, 0x00003F31U ,0x00000501U),
     // .. CLKACT0 = 0x1
     // .. ==> 0XF8000150[0:0] = 0x00000001U
@@ -309,7 +320,7 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000150[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000150, 0x00003F33U ,0x00001401U),
     // .. CLKACT0 = 0x0
     // .. ==> 0XF8000154[0:0] = 0x00000000U
@@ -323,123 +334,92 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000154[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000154, 0x00003F33U ,0x00001402U),
-    // .. CLKACT = 0x1
-    // .. ==> 0XF8000168[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000168[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR = 0x5
-    // .. ==> 0XF8000168[13:8] = 0x00000005U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // .. .. START: TRACE CLOCK
+    // .. .. FINISH: TRACE CLOCK
+    // .. .. CLKACT = 0x1
+    // .. .. ==> 0XF8000168[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000168[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR = 0x5
+    // .. .. ==> 0XF8000168[13:8] = 0x00000005U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
+    // .. ..
     EMIT_MASKWRITE(0XF8000168, 0x00003F31U ,0x00000501U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000170[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0xa
-    // .. ==> 0XF8000170[13:8] = 0x0000000AU
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000A00U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000170[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100A00U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000180[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x7
-    // .. ==> 0XF8000180[13:8] = 0x00000007U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000180[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000180, 0x03F03F30U ,0x00100700U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000190[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF8000190[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000190[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000190, 0x03F03F30U ,0x00101400U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF80001A0[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF80001A0[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF80001A0[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U ,0x00101400U),
-    // .. CLK_621_TRUE = 0x1
-    // .. ==> 0XF80001C4[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000170[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR0 = 0x7
+    // .. .. ==> 0XF8000170[13:8] = 0x00000007U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
+    // .. .. DIVISOR1 = 0x1
+    // .. .. ==> 0XF8000170[25:20] = 0x00000001U
+    // .. ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
+    // .. ..
+    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100700U),
+    // .. .. CLK_621_TRUE = 0x1
+    // .. .. ==> 0XF80001C4[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. ..
     EMIT_MASKWRITE(0XF80001C4, 0x00000001U ,0x00000001U),
-    // .. DMA_CPU_2XCLKACT = 0x1
-    // .. ==> 0XF800012C[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. USB0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[2:2] = 0x00000001U
-    // ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. USB1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[3:3] = 0x00000001U
-    // ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. GEM0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[6:6] = 0x00000001U
-    // ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
-    // .. GEM1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[7:7] = 0x00000000U
-    // ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
-    // .. SDI0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[10:10] = 0x00000001U
-    // ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
-    // .. SDI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[11:11] = 0x00000000U
-    // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // .. SPI0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[14:14] = 0x00000000U
-    // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // .. SPI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[15:15] = 0x00000000U
-    // ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
-    // .. CAN0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[16:16] = 0x00000000U
-    // ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. CAN1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[17:17] = 0x00000000U
-    // ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
-    // .. I2C0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[18:18] = 0x00000001U
-    // ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
-    // .. I2C1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[19:19] = 0x00000001U
-    // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. UART0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[20:20] = 0x00000000U
-    // ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
-    // .. UART1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[21:21] = 0x00000001U
-    // ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
-    // .. GPIO_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[22:22] = 0x00000001U
-    // ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
-    // .. LQSPI_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[23:23] = 0x00000001U
-    // ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
-    // .. SMC_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[24:24] = 0x00000001U
-    // ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
-    // ..
+    // .. .. DMA_CPU_2XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. USB0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[2:2] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
+    // .. .. USB1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[3:3] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
+    // .. .. GEM0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[6:6] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
+    // .. .. GEM1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[7:7] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
+    // .. .. SDI0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[10:10] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
+    // .. .. SDI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[11:11] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
+    // .. .. SPI0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[14:14] = 0x00000000U
+    // .. ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
+    // .. .. SPI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[15:15] = 0x00000000U
+    // .. ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
+    // .. .. CAN0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[16:16] = 0x00000000U
+    // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
+    // .. .. CAN1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[17:17] = 0x00000000U
+    // .. ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
+    // .. .. I2C0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[18:18] = 0x00000001U
+    // .. ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
+    // .. .. I2C1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[19:19] = 0x00000001U
+    // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
+    // .. .. UART0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[20:20] = 0x00000000U
+    // .. ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
+    // .. .. UART1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[21:21] = 0x00000001U
+    // .. ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
+    // .. .. GPIO_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[22:22] = 0x00000001U
+    // .. ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
+    // .. .. LQSPI_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[23:23] = 0x00000001U
+    // .. ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
+    // .. .. SMC_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[24:24] = 0x00000001U
+    // .. ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
+    // .. ..
     EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU ,0x01EC044DU),
     // .. FINISH: CLOCK CONTROL SLCR REGISTERS
     // .. START: THIS SHOULD BE BLANK
@@ -448,7 +428,7 @@ unsigned long ps7_clock_init_data_3_0[]
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -486,7 +466,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000080U),
     // .. .. FINISH: LOCK DDR
     // .. .. reg_ddrc_t_rfc_nom_x32 = 0x81
@@ -498,7 +478,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_addrmap_cs_bit0 = 0x0
     // .. .. ==> 0XF8006004[18:14] = 0x00000000U
     // .. ..     ==> MASK : 0x0007C000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006004, 0x0007FFFFU ,0x00001081U),
     // .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf
     // .. .. ==> 0XF8006008[10:0] = 0x0000000FU
@@ -509,7 +489,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_hpr_xact_run_length = 0xf
     // .. .. ==> 0XF8006008[25:22] = 0x0000000FU
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x03C00000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU ,0x03C0780FU),
     // .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF800600C[10:0] = 0x00000001U
@@ -520,7 +500,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_lpr_xact_run_length = 0x8
     // .. .. ==> 0XF800600C[25:22] = 0x00000008U
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x02000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU ,0x02001001U),
     // .. .. reg_ddrc_w_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF8006010[10:0] = 0x00000001U
@@ -531,39 +511,39 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_w_max_starve_x32 = 0x2
     // .. .. ==> 0XF8006010[25:15] = 0x00000002U
     // .. ..     ==> MASK : 0x03FF8000U    VAL : 0x00010000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU ,0x00014001U),
     // .. .. reg_ddrc_t_rc = 0x1b
     // .. .. ==> 0XF8006014[5:0] = 0x0000001BU
     // .. ..     ==> MASK : 0x0000003FU    VAL : 0x0000001BU
-    // .. .. reg_ddrc_t_rfc_min = 0x56
-    // .. .. ==> 0XF8006014[13:6] = 0x00000056U
-    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00001580U
+    // .. .. reg_ddrc_t_rfc_min = 0xa0
+    // .. .. ==> 0XF8006014[13:6] = 0x000000A0U
+    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00002800U
     // .. .. reg_ddrc_post_selfref_gap_x32 = 0x10
     // .. .. ==> 0XF8006014[20:14] = 0x00000010U
     // .. ..     ==> MASK : 0x001FC000U    VAL : 0x00040000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004159BU),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004281BU),
     // .. .. reg_ddrc_wr2pre = 0x12
     // .. .. ==> 0XF8006018[4:0] = 0x00000012U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000012U
     // .. .. reg_ddrc_powerdown_to_x32 = 0x6
     // .. .. ==> 0XF8006018[9:5] = 0x00000006U
     // .. ..     ==> MASK : 0x000003E0U    VAL : 0x000000C0U
-    // .. .. reg_ddrc_t_faw = 0x18
-    // .. .. ==> 0XF8006018[15:10] = 0x00000018U
-    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00006000U
+    // .. .. reg_ddrc_t_faw = 0x16
+    // .. .. ==> 0XF8006018[15:10] = 0x00000016U
+    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00005800U
     // .. .. reg_ddrc_t_ras_max = 0x24
     // .. .. ==> 0XF8006018[21:16] = 0x00000024U
     // .. ..     ==> MASK : 0x003F0000U    VAL : 0x00240000U
-    // .. .. reg_ddrc_t_ras_min = 0x14
-    // .. .. ==> 0XF8006018[26:22] = 0x00000014U
-    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x05000000U
+    // .. .. reg_ddrc_t_ras_min = 0x13
+    // .. .. ==> 0XF8006018[26:22] = 0x00000013U
+    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x04C00000U
     // .. .. reg_ddrc_t_cke = 0x4
     // .. .. ==> 0XF8006018[31:28] = 0x00000004U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x40000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x452460D2U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x44E458D2U),
     // .. .. reg_ddrc_write_latency = 0x5
     // .. .. ==> 0XF800601C[4:0] = 0x00000005U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000005U
@@ -585,7 +565,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_rcd = 0x7
     // .. .. ==> 0XF800601C[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU ,0x720238E5U),
     // .. .. reg_ddrc_t_ccd = 0x4
     // .. .. ==> 0XF8006020[4:2] = 0x00000004U
@@ -617,7 +597,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dis_pad_pd = 0x0
     // .. .. ==> 0XF8006020[30:30] = 0x00000000U
     // .. ..     ==> MASK : 0x40000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006020, 0x7FDFFFFCU ,0x270872D0U),
     // .. .. reg_ddrc_en_2t_timing_mode = 0x0
     // .. .. ==> 0XF8006024[0:0] = 0x00000000U
@@ -643,7 +623,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_mr_rdata_valid = 0x0
     // .. .. ==> 0XF8006024[27:27] = 0x00000000U
     // .. ..     ==> MASK : 0x08000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006024, 0x0FFFFFC3U ,0x00000000U),
     // .. .. reg_ddrc_final_wait_x32 = 0x7
     // .. .. ==> 0XF8006028[6:0] = 0x00000007U
@@ -654,7 +634,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_mrd = 0x4
     // .. .. ==> 0XF8006028[13:11] = 0x00000004U
     // .. ..     ==> MASK : 0x00003800U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006028, 0x00003FFFU ,0x00002007U),
     // .. .. reg_ddrc_emr2 = 0x8
     // .. .. ==> 0XF800602C[15:0] = 0x00000008U
@@ -662,7 +642,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_emr3 = 0x0
     // .. .. ==> 0XF800602C[31:16] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU ,0x00000008U),
     // .. .. reg_ddrc_mr = 0x930
     // .. .. ==> 0XF8006030[15:0] = 0x00000930U
@@ -670,29 +650,29 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_emr = 0x4
     // .. .. ==> 0XF8006030[31:16] = 0x00000004U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00040000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU ,0x00040930U),
     // .. .. reg_ddrc_burst_rdwr = 0x4
     // .. .. ==> 0XF8006034[3:0] = 0x00000004U
     // .. ..     ==> MASK : 0x0000000FU    VAL : 0x00000004U
-    // .. .. reg_ddrc_pre_cke_x1024 = 0x105
-    // .. .. ==> 0XF8006034[13:4] = 0x00000105U
-    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x00001050U
+    // .. .. reg_ddrc_pre_cke_x1024 = 0x16d
+    // .. .. ==> 0XF8006034[13:4] = 0x0000016DU
+    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x000016D0U
     // .. .. reg_ddrc_post_cke_x1024 = 0x1
     // .. .. ==> 0XF8006034[25:16] = 0x00000001U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00010000U
     // .. .. reg_ddrc_burstchop = 0x0
     // .. .. ==> 0XF8006034[28:28] = 0x00000000U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x00000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x00011054U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x000116D4U),
     // .. .. reg_ddrc_force_low_pri_n = 0x0
     // .. .. ==> 0XF8006038[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. .. reg_ddrc_dis_dq = 0x0
     // .. .. ==> 0XF8006038[1:1] = 0x00000000U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006038, 0x00000003U ,0x00000000U),
     // .. .. reg_ddrc_addrmap_bank_b0 = 0x7
     // .. .. ==> 0XF800603C[3:0] = 0x00000007U
@@ -709,7 +689,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_addrmap_col_b6 = 0x0
     // .. .. ==> 0XF800603C[19:16] = 0x00000000U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU ,0x00000777U),
     // .. .. reg_ddrc_addrmap_col_b2 = 0x0
     // .. .. ==> 0XF8006040[3:0] = 0x00000000U
@@ -735,7 +715,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_addrmap_col_b11 = 0xf
     // .. .. ==> 0XF8006040[31:28] = 0x0000000FU
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0xF0000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU ,0xFFF00000U),
     // .. .. reg_ddrc_addrmap_row_b0 = 0x6
     // .. .. ==> 0XF8006044[3:0] = 0x00000006U
@@ -752,14 +732,14 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_addrmap_row_b13 = 0x6
     // .. .. ==> 0XF8006044[19:16] = 0x00000006U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00060000U
-    // .. .. reg_ddrc_addrmap_row_b14 = 0xf
-    // .. .. ==> 0XF8006044[23:20] = 0x0000000FU
-    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00F00000U
+    // .. .. reg_ddrc_addrmap_row_b14 = 0x6
+    // .. .. ==> 0XF8006044[23:20] = 0x00000006U
+    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00600000U
     // .. .. reg_ddrc_addrmap_row_b15 = 0xf
     // .. .. ==> 0XF8006044[27:24] = 0x0000000FU
     // .. ..     ==> MASK : 0x0F000000U    VAL : 0x0F000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0FF66666U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0F666666U),
     // .. .. reg_phy_rd_local_odt = 0x0
     // .. .. ==> 0XF8006048[13:12] = 0x00000000U
     // .. ..     ==> MASK : 0x00003000U    VAL : 0x00000000U
@@ -769,8 +749,14 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_idle_local_odt = 0x3
     // .. .. ==> 0XF8006048[17:16] = 0x00000003U
     // .. ..     ==> MASK : 0x00030000U    VAL : 0x00030000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006048, 0x0003F000U ,0x0003C000U),
+    // .. .. reserved_reg_ddrc_rank0_wr_odt = 0x1
+    // .. .. ==> 0XF8006048[5:3] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000038U    VAL : 0x00000008U
+    // .. .. reserved_reg_ddrc_rank0_rd_odt = 0x0
+    // .. .. ==> 0XF8006048[2:0] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000000U
+    // .. ..
+    EMIT_MASKWRITE(0XF8006048, 0x0003F03FU ,0x0003C008U),
     // .. .. reg_phy_rd_cmd_to_data = 0x0
     // .. .. ==> 0XF8006050[3:0] = 0x00000000U
     // .. ..     ==> MASK : 0x0000000FU    VAL : 0x00000000U
@@ -801,12 +787,12 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wrlvl_num_of_dq0 = 0x7
     // .. .. ==> 0XF8006050[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU ,0x77010800U),
     // .. .. reg_ddrc_dis_dll_calib = 0x0
     // .. .. ==> 0XF8006058[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006058, 0x00010000U ,0x00000000U),
     // .. .. reg_ddrc_rd_odt_delay = 0x3
     // .. .. ==> 0XF800605C[3:0] = 0x00000003U
@@ -820,7 +806,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_wr_odt_hold = 0x5
     // .. .. ==> 0XF800605C[15:12] = 0x00000005U
     // .. ..     ==> MASK : 0x0000F000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU ,0x00005003U),
     // .. .. reg_ddrc_pageclose = 0x0
     // .. .. ==> 0XF8006060[0:0] = 0x00000000U
@@ -843,7 +829,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_selfref_en = 0x0
     // .. .. ==> 0XF8006060[12:12] = 0x00000000U
     // .. ..     ==> MASK : 0x00001000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006060, 0x000017FFU ,0x0000003EU),
     // .. .. reg_ddrc_go2critical_hysteresis = 0x0
     // .. .. ==> 0XF8006064[12:5] = 0x00000000U
@@ -851,7 +837,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_go2critical_en = 0x1
     // .. .. ==> 0XF8006064[17:17] = 0x00000001U
     // .. ..     ==> MASK : 0x00020000U    VAL : 0x00020000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006064, 0x00021FE0U ,0x00020000U),
     // .. .. reg_ddrc_wrlvl_ww = 0x41
     // .. .. ==> 0XF8006068[7:0] = 0x00000041U
@@ -862,7 +848,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dfi_t_wlmrd = 0x28
     // .. .. ==> 0XF8006068[25:16] = 0x00000028U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00280000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU ,0x00284141U),
     // .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10
     // .. .. ==> 0XF800606C[7:0] = 0x00000010U
@@ -870,7 +856,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16
     // .. .. ==> 0XF800606C[15:8] = 0x00000016U
     // .. ..     ==> MASK : 0x0000FF00U    VAL : 0x00001600U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU ,0x00001610U),
     // .. .. reg_ddrc_dfi_t_ctrl_delay = 0x1
     // .. .. ==> 0XF8006078[3:0] = 0x00000001U
@@ -890,7 +876,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_ckesr = 0x4
     // .. .. ==> 0XF8006078[25:20] = 0x00000004U
     // .. ..     ==> MASK : 0x03F00000U    VAL : 0x00400000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006078, 0x03FFFFFFU ,0x00466111U),
     // .. .. reg_ddrc_t_ckpde = 0x2
     // .. .. ==> 0XF800607C[3:0] = 0x00000002U
@@ -907,7 +893,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_ckcsx = 0x3
     // .. .. ==> 0XF800607C[19:16] = 0x00000003U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00030000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800607C, 0x000FFFFFU ,0x00032222U),
     // .. .. reg_ddrc_dis_auto_zq = 0x0
     // .. .. ==> 0XF80060A4[0:0] = 0x00000000U
@@ -924,7 +910,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_zq_short_nop = 0x40
     // .. .. ==> 0XF80060A4[31:22] = 0x00000040U
     // .. ..     ==> MASK : 0xFFC00000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU ,0x10200802U),
     // .. .. t_zq_short_interval_x1024 = 0xcb73
     // .. .. ==> 0XF80060A8[19:0] = 0x0000CB73U
@@ -932,7 +918,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. dram_rstn_x1024 = 0x69
     // .. .. ==> 0XF80060A8[27:20] = 0x00000069U
     // .. ..     ==> MASK : 0x0FF00000U    VAL : 0x06900000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU ,0x0690CB73U),
     // .. .. deeppowerdown_en = 0x0
     // .. .. ==> 0XF80060AC[0:0] = 0x00000000U
@@ -940,7 +926,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. deeppowerdown_to_x1024 = 0xff
     // .. .. ==> 0XF80060AC[8:1] = 0x000000FFU
     // .. ..     ==> MASK : 0x000001FEU    VAL : 0x000001FEU
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060AC, 0x000001FFU ,0x000001FEU),
     // .. .. dfi_wrlvl_max_x1024 = 0xfff
     // .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU
@@ -963,12 +949,12 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1
     // .. .. ==> 0XF80060B0[28:28] = 0x00000001U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU ,0x1CFFFFFFU),
     // .. .. reg_ddrc_skip_ocd = 0x1
     // .. .. ==> 0XF80060B4[9:9] = 0x00000001U
     // .. ..     ==> MASK : 0x00000200U    VAL : 0x00000200U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B4, 0x00000200U ,0x00000200U),
     // .. .. reg_ddrc_dfi_t_rddata_en = 0x6
     // .. .. ==> 0XF80060B8[4:0] = 0x00000006U
@@ -979,7 +965,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40
     // .. .. ==> 0XF80060B8[24:15] = 0x00000040U
     // .. ..     ==> MASK : 0x01FF8000U    VAL : 0x00200000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU ,0x00200066U),
     // .. .. START: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 1
@@ -988,7 +974,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 1
     // .. .. ==> 0XF80060C4[1:1] = 0x00000001U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000003U),
     // .. .. FINISH: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0
@@ -997,7 +983,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 0x0
     // .. .. ==> 0XF80060C4[1:1] = 0x00000000U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000000U),
     // .. .. CORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060C8[0:0] = 0x00000000U
@@ -1005,12 +991,12 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. ECC_CORRECTED_BIT_NUM = 0x0
     // .. .. ==> 0XF80060C8[7:1] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FEU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C8, 0x000000FFU ,0x00000000U),
     // .. .. UNCORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060DC[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060DC, 0x00000001U ,0x00000000U),
     // .. .. STAT_NUM_CORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[15:8] = 0x00000000U
@@ -1018,7 +1004,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. STAT_NUM_UNCORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[7:0] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU ,0x00000000U),
     // .. .. reg_ddrc_ecc_mode = 0x0
     // .. .. ==> 0XF80060F4[2:0] = 0x00000000U
@@ -1026,7 +1012,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dis_scrub = 0x1
     // .. .. ==> 0XF80060F4[3:3] = 0x00000001U
     // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F4, 0x0000000FU ,0x00000008U),
     // .. .. reg_phy_dif_on = 0x0
     // .. .. ==> 0XF8006114[3:0] = 0x00000000U
@@ -1034,7 +1020,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_dif_off = 0x0
     // .. .. ==> 0XF8006114[7:4] = 0x00000000U
     // .. ..     ==> MASK : 0x000000F0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006114, 0x000000FFU ,0x00000000U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006118[0:0] = 0x00000001U
@@ -1057,7 +1043,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006118[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006118, 0x7FFFFFCFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF800611C[0:0] = 0x00000001U
@@ -1080,7 +1066,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF800611C[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800611C, 0x7FFFFFCFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006120[0:0] = 0x00000001U
@@ -1103,7 +1089,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006120[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006120, 0x7FFFFFCFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006124[0:0] = 0x00000001U
@@ -1126,7 +1112,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006124[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006124, 0x7FFFFFCFU ,0x40000001U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF800612C[9:0] = 0x00000003U
@@ -1134,7 +1120,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xcf
     // .. .. ==> 0XF800612C[19:10] = 0x000000CFU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00033C00U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU ,0x00033C03U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF8006130[9:0] = 0x00000003U
@@ -1142,7 +1128,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xd0
     // .. .. ==> 0XF8006130[19:10] = 0x000000D0U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00034000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU ,0x00034003U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006134[9:0] = 0x00000000U
@@ -1150,7 +1136,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xbd
     // .. .. ==> 0XF8006134[19:10] = 0x000000BDU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x0002F400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU ,0x0002F400U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006138[9:0] = 0x00000000U
@@ -1158,7 +1144,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xc1
     // .. .. ==> 0XF8006138[19:10] = 0x000000C1U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00030400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU ,0x00030400U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006140[9:0] = 0x00000035U
@@ -1169,7 +1155,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006140[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006144[9:0] = 0x00000035U
@@ -1180,7 +1166,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006144[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006148[9:0] = 0x00000035U
@@ -1191,7 +1177,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006148[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF800614C[9:0] = 0x00000035U
@@ -1202,7 +1188,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800614C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006154[9:0] = 0x00000083U
@@ -1213,7 +1199,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006154[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006158[9:0] = 0x00000083U
@@ -1224,7 +1210,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006158[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x7f
     // .. .. ==> 0XF800615C[9:0] = 0x0000007FU
@@ -1235,7 +1221,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800615C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU ,0x0000007FU),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x78
     // .. .. ==> 0XF8006160[9:0] = 0x00000078U
@@ -1246,7 +1232,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006160[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU ,0x00000078U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x124
     // .. .. ==> 0XF8006168[10:0] = 0x00000124U
@@ -1257,7 +1243,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006168[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU ,0x00000124U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x125
     // .. .. ==> 0XF800616C[10:0] = 0x00000125U
@@ -1268,7 +1254,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF800616C[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU ,0x00000125U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x112
     // .. .. ==> 0XF8006170[10:0] = 0x00000112U
@@ -1279,7 +1265,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006170[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU ,0x00000112U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x116
     // .. .. ==> 0XF8006174[10:0] = 0x00000116U
@@ -1290,7 +1276,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006174[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU ,0x00000116U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF800617C[9:0] = 0x000000C3U
@@ -1301,7 +1287,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF800617C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF8006180[9:0] = 0x000000C3U
@@ -1312,7 +1298,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006180[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xbf
     // .. .. ==> 0XF8006184[9:0] = 0x000000BFU
@@ -1323,7 +1309,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006184[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU ,0x000000BFU),
     // .. .. reg_phy_wr_data_slave_ratio = 0xb8
     // .. .. ==> 0XF8006188[9:0] = 0x000000B8U
@@ -1334,7 +1320,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006188[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU ,0x000000B8U),
     // .. .. reg_phy_bl2 = 0x0
     // .. .. ==> 0XF8006190[1:1] = 0x00000000U
@@ -1372,7 +1358,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_cmd_latency = 0x0
     // .. .. ==> 0XF8006190[30:30] = 0x00000000U
     // .. ..     ==> MASK : 0x40000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006190, 0x6FFFFEFEU ,0x00040080U),
     // .. .. reg_phy_wr_rl_delay = 0x2
     // .. .. ==> 0XF8006194[4:0] = 0x00000002U
@@ -1398,12 +1384,12 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_phy_ctrl_slave_delay = 0x0
     // .. .. ==> 0XF8006194[19:18] = 0x00000000U
     // .. ..     ==> MASK : 0x000C0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU ,0x0001FC82U),
     // .. .. reg_arb_page_addr_mask = 0x0
     // .. .. ==> 0XF8006204[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006208[9:0] = 0x000003FFU
@@ -1417,7 +1403,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_dis_page_match_wr_portn = 0x0
     // .. .. ==> 0XF8006208[18:18] = 0x00000000U
     // .. ..     ==> MASK : 0x00040000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006208, 0x000703FFU ,0x000003FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF800620C[9:0] = 0x000003FFU
@@ -1431,7 +1417,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_dis_page_match_wr_portn = 0x0
     // .. .. ==> 0XF800620C[18:18] = 0x00000000U
     // .. ..     ==> MASK : 0x00040000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800620C, 0x000703FFU ,0x000003FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006210[9:0] = 0x000003FFU
@@ -1445,7 +1431,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_dis_page_match_wr_portn = 0x0
     // .. .. ==> 0XF8006210[18:18] = 0x00000000U
     // .. ..     ==> MASK : 0x00040000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006210, 0x000703FFU ,0x000003FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006214[9:0] = 0x000003FFU
@@ -1459,7 +1445,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_dis_page_match_wr_portn = 0x0
     // .. .. ==> 0XF8006214[18:18] = 0x00000000U
     // .. ..     ==> MASK : 0x00040000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006214, 0x000703FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006218[9:0] = 0x000003FFU
@@ -1476,7 +1462,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006218[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006218, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF800621C[9:0] = 0x000003FFU
@@ -1493,7 +1479,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF800621C[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800621C, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006220[9:0] = 0x000003FFU
@@ -1510,7 +1496,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006220[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006220, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006224[9:0] = 0x000003FFU
@@ -1527,7 +1513,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006224[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006224, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_ddrc_lpddr2 = 0x0
     // .. .. ==> 0XF80062A8[0:0] = 0x00000000U
@@ -1538,12 +1524,12 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_mr4_margin = 0x0
     // .. .. ==> 0XF80062A8[11:4] = 0x00000000U
     // .. ..     ==> MASK : 0x00000FF0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062A8, 0x00000FF5U ,0x00000000U),
     // .. .. reg_ddrc_mr4_read_interval = 0x0
     // .. .. ==> 0XF80062AC[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_ddrc_min_stable_clock_x1 = 0x5
     // .. .. ==> 0XF80062B0[3:0] = 0x00000005U
@@ -1554,7 +1540,7 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_t_mrw = 0x5
     // .. .. ==> 0XF80062B0[21:12] = 0x00000005U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU ,0x00005125U),
     // .. .. reg_ddrc_max_auto_init_x1024 = 0xa8
     // .. .. ==> 0XF80062B4[7:0] = 0x000000A8U
@@ -1562,13 +1548,13 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dev_zqinit_x32 = 0x12
     // .. .. ==> 0XF80062B4[17:8] = 0x00000012U
     // .. ..     ==> MASK : 0x0003FF00U    VAL : 0x00001200U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU ,0x000012A8U),
     // .. .. START: POLL ON DCI STATUS
     // .. .. DONE = 1
     // .. .. ==> 0XF8000B74[13:13] = 0x00000001U
     // .. ..     ==> MASK : 0x00002000U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
     // .. .. FINISH: POLL ON DCI STATUS
     // .. .. START: UNLOCK DDR
@@ -1596,14 +1582,14 @@ unsigned long ps7_ddr_init_data_3_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000081U),
     // .. .. FINISH: UNLOCK DDR
     // .. .. START: CHECK DDR STATUS
     // .. .. ddrc_reg_operating_mode = 1
     // .. .. ==> 0XF8006054[2:0] = 0x00000001U
     // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000001U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8006054, 0x00000007U),
     // .. .. FINISH: CHECK DDR STATUS
     // .. FINISH: DDR INITIALIZATION
@@ -1620,7 +1606,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: OCM REMAPPING
@@ -1653,7 +1639,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B40[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU ,0x00000600U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B44[0:0] = 0x00000000U
@@ -1682,7 +1668,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B44[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU ,0x00000600U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B48[0:0] = 0x00000000U
@@ -1711,7 +1697,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B48[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU ,0x00000672U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B4C[0:0] = 0x00000000U
@@ -1740,7 +1726,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B4C[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU ,0x00000672U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B50[0:0] = 0x00000000U
@@ -1769,7 +1755,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B50[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU ,0x00000674U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B54[0:0] = 0x00000000U
@@ -1798,7 +1784,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B54[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU ,0x00000674U),
     // .. reserved_INP_POWER = 0x0
     // .. ==> 0XF8000B58[0:0] = 0x00000000U
@@ -1827,7 +1813,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B58[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU ,0x00000600U),
     // .. reserved_DRIVE_P = 0x1c
     // .. ==> 0XF8000B5C[6:0] = 0x0000001CU
@@ -1847,7 +1833,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. reserved_RTERM = 0x0
     // .. ==> 0XF8000B5C[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU ,0x0018C61CU),
     // .. reserved_DRIVE_P = 0x1c
     // .. ==> 0XF8000B60[6:0] = 0x0000001CU
@@ -1867,7 +1853,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. reserved_RTERM = 0x0
     // .. ==> 0XF8000B60[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU ,0x00F9861CU),
     // .. reserved_DRIVE_P = 0x1c
     // .. ==> 0XF8000B64[6:0] = 0x0000001CU
@@ -1887,7 +1873,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. reserved_RTERM = 0x0
     // .. ==> 0XF8000B64[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU ,0x00F9861CU),
     // .. reserved_DRIVE_P = 0x1c
     // .. ==> 0XF8000B68[6:0] = 0x0000001CU
@@ -1907,7 +1893,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. reserved_RTERM = 0x0
     // .. ==> 0XF8000B68[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU ,0x00F9861CU),
     // .. VREF_INT_EN = 0x1
     // .. ==> 0XF8000B6C[0:0] = 0x00000001U
@@ -1924,9 +1910,9 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. REFIO_EN = 0x1
     // .. ==> 0XF8000B6C[9:9] = 0x00000001U
     // ..     ==> MASK : 0x00000200U    VAL : 0x00000200U
-    // .. reserved_REFIO_TEST = 0x3
-    // .. ==> 0XF8000B6C[11:10] = 0x00000003U
-    // ..     ==> MASK : 0x00000C00U    VAL : 0x00000C00U
+    // .. reserved_REFIO_TEST = 0x0
+    // .. ==> 0XF8000B6C[11:10] = 0x00000000U
+    // ..     ==> MASK : 0x00000C00U    VAL : 0x00000000U
     // .. reserved_REFIO_PULLUP_EN = 0x0
     // .. ==> 0XF8000B6C[12:12] = 0x00000000U
     // ..     ==> MASK : 0x00001000U    VAL : 0x00000000U
@@ -1936,13 +1922,13 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. reserved_CKE_PULLUP_EN = 0x0
     // .. ==> 0XF8000B6C[14:14] = 0x00000000U
     // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU ,0x00000E09U),
+    // ..
+    EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU ,0x00000209U),
     // .. .. START: ASSERT RESET
     // .. .. RESET = 1
     // .. .. ==> 0XF8000B70[0:0] = 0x00000001U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000001U ,0x00000001U),
     // .. .. FINISH: ASSERT RESET
     // .. .. START: DEASSERT RESET
@@ -1952,7 +1938,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. .. reserved_VRN_OUT = 0x1
     // .. .. ==> 0XF8000B70[5:5] = 0x00000001U
     // .. ..     ==> MASK : 0x00000020U    VAL : 0x00000020U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000021U ,0x00000020U),
     // .. .. FINISH: DEASSERT RESET
     // .. .. RESET = 0x1
@@ -2009,7 +1995,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. .. reserved_INT_DCI_EN = 0x0
     // .. .. ==> 0XF8000B70[26:26] = 0x00000000U
     // .. ..     ==> MASK : 0x04000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x07FEFFFFU ,0x00000823U),
     // .. FINISH: DDRIOB SETTINGS
     // .. START: MIO PROGRAMMING
@@ -2040,7 +2026,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000700[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000700, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000704[0:0] = 0x00000000U
@@ -2069,7 +2055,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000704[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000704, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000708[0:0] = 0x00000000U
@@ -2098,7 +2084,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000708[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000708, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800070C[0:0] = 0x00000000U
@@ -2127,7 +2113,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800070C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800070C, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000710[0:0] = 0x00000000U
@@ -2156,7 +2142,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000710[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000710, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000714[0:0] = 0x00000000U
@@ -2185,7 +2171,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000714[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000714, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000718[0:0] = 0x00000000U
@@ -2214,7 +2200,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000718[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000718, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800071C[0:0] = 0x00000000U
@@ -2243,7 +2229,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800071C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800071C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000720[0:0] = 0x00000000U
@@ -2272,7 +2258,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000720[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000720, 0x00003FFFU ,0x00000700U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000724[0:0] = 0x00000000U
@@ -2301,7 +2287,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000724[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000724, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000728[0:0] = 0x00000000U
@@ -2330,7 +2316,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000728[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000728, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800072C[0:0] = 0x00000000U
@@ -2359,7 +2345,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800072C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800072C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000730[0:0] = 0x00000000U
@@ -2388,7 +2374,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000730[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000734[0:0] = 0x00000000U
@@ -2417,7 +2403,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000734[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000738[0:0] = 0x00000000U
@@ -2446,7 +2432,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000738[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000738, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800073C[0:0] = 0x00000000U
@@ -2475,7 +2461,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800073C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800073C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000740[0:0] = 0x00000000U
@@ -2504,7 +2490,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000740[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000740, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000744[0:0] = 0x00000000U
@@ -2533,7 +2519,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000744[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000744, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000748[0:0] = 0x00000000U
@@ -2562,7 +2548,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000748[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000748, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800074C[0:0] = 0x00000000U
@@ -2591,7 +2577,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800074C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800074C, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000750[0:0] = 0x00000000U
@@ -2620,7 +2606,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000750[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000750, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000754[0:0] = 0x00000000U
@@ -2649,7 +2635,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000754[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000754, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000758[0:0] = 0x00000001U
@@ -2678,7 +2664,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000758[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000758, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800075C[0:0] = 0x00000001U
@@ -2707,7 +2693,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800075C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800075C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000760[0:0] = 0x00000001U
@@ -2736,7 +2722,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000760[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000760, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000764[0:0] = 0x00000001U
@@ -2765,7 +2751,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000764[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000764, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000768[0:0] = 0x00000001U
@@ -2794,7 +2780,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000768[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000768, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800076C[0:0] = 0x00000001U
@@ -2823,7 +2809,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800076C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800076C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000770[0:0] = 0x00000000U
@@ -2852,7 +2838,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000770[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000770, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000774[0:0] = 0x00000001U
@@ -2881,7 +2867,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000774[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000774, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000778[0:0] = 0x00000000U
@@ -2910,7 +2896,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000778[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000778, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800077C[0:0] = 0x00000001U
@@ -2939,7 +2925,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800077C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800077C, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000780[0:0] = 0x00000000U
@@ -2968,7 +2954,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000780[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000780, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000784[0:0] = 0x00000000U
@@ -2997,7 +2983,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000784[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000784, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000788[0:0] = 0x00000000U
@@ -3026,7 +3012,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000788[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000788, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800078C[0:0] = 0x00000000U
@@ -3055,7 +3041,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800078C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800078C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000790[0:0] = 0x00000001U
@@ -3084,7 +3070,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000790[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000790, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000794[0:0] = 0x00000000U
@@ -3113,7 +3099,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000794[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000794, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000798[0:0] = 0x00000000U
@@ -3142,7 +3128,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000798[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000798, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800079C[0:0] = 0x00000000U
@@ -3171,7 +3157,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800079C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800079C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A0[0:0] = 0x00000000U
@@ -3200,7 +3186,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A4[0:0] = 0x00000000U
@@ -3229,7 +3215,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A8[0:0] = 0x00000000U
@@ -3258,7 +3244,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007AC[0:0] = 0x00000000U
@@ -3287,7 +3273,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007AC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B0[0:0] = 0x00000000U
@@ -3316,7 +3302,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B4[0:0] = 0x00000000U
@@ -3345,7 +3331,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007B8[0:0] = 0x00000001U
@@ -3362,7 +3348,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B8, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007BC[0:0] = 0x00000001U
@@ -3379,7 +3365,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007BC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007BC, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007C0[0:0] = 0x00000000U
@@ -3408,7 +3394,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU ,0x000002E0U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007C4[0:0] = 0x00000001U
@@ -3437,11 +3423,11 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU ,0x000002E1U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007C8[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007C8[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007C8[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -3466,11 +3452,11 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000201U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007CC[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // ..
+    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000200U),
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007CC[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007CC[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -3495,8 +3481,8 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007CC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000201U),
+    // ..
+    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000200U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D0[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
@@ -3524,7 +3510,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU ,0x00000280U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D4[0:0] = 0x00000000U
@@ -3553,7 +3539,7 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU ,0x00000280U),
     // .. SDIO0_WP_SEL = 46
     // .. ==> 0XF8000830[5:0] = 0x0000002EU
@@ -3561,14 +3547,14 @@ unsigned long ps7_mio_init_data_3_0[] =
     // .. SDIO0_CD_SEL = 47
     // .. ==> 0XF8000830[21:16] = 0x0000002FU
     // ..     ==> MASK : 0x003F0000U    VAL : 0x002F0000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000830, 0x003F003FU ,0x002F002EU),
     // .. FINISH: MIO PROGRAMMING
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -3584,7 +3570,7 @@ unsigned long ps7_peripherals_init_data_
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS
@@ -3594,7 +3580,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B48[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[7:7] = 0x00000001U
@@ -3602,7 +3588,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[7:7] = 0x00000001U
@@ -3610,7 +3596,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[7:7] = 0x00000001U
@@ -3618,14 +3604,14 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000180U ,0x00000180U),
     // .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // .. START: SRAM/NOR SET OPMODE
@@ -3634,12 +3620,12 @@ unsigned long ps7_peripherals_init_data_
     // .. BDIV = 0x6
     // .. ==> 0XE0001034[7:0] = 0x00000006U
     // ..     ==> MASK : 0x000000FFU    VAL : 0x00000006U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
     // .. CD = 0x3e
     // .. ==> 0XE0001018[15:0] = 0x0000003EU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000003EU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
     // .. STPBRK = 0x0
     // .. ==> 0XE0001000[8:8] = 0x00000000U
@@ -3668,7 +3654,7 @@ unsigned long ps7_peripherals_init_data_
     // .. RXRES = 0x1
     // .. ==> 0XE0001000[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001000, 0x000001FFU ,0x00000017U),
     // .. CHMODE = 0x0
     // .. ==> 0XE0001004[9:8] = 0x00000000U
@@ -3685,21 +3671,21 @@ unsigned long ps7_peripherals_init_data_
     // .. CLKS = 0x0
     // .. ==> 0XE0001004[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001004, 0x000003FFU ,0x00000020U),
     // .. FINISH: UART REGISTERS
     // .. START: QSPI REGISTERS
     // .. Holdb_dr = 1
     // .. ==> 0XE000D000[19:19] = 0x00000001U
     // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE000D000, 0x00080000U ,0x00080000U),
     // .. FINISH: QSPI REGISTERS
     // .. START: PL POWER ON RESET REGISTERS
     // .. PCFG_POR_CNT_4K = 0
     // .. ==> 0XF8007000[29:29] = 0x00000000U
     // ..     ==> MASK : 0x20000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8007000, 0x20000000U ,0x00000000U),
     // .. FINISH: PL POWER ON RESET REGISTERS
     // .. START: SMC TIMING CALCULATION REGISTER UPDATE
@@ -3748,7 +3734,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3786,7 +3772,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3826,7 +3812,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3864,7 +3850,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3904,7 +3890,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3942,7 +3928,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -3977,7 +3963,7 @@ unsigned long ps7_post_config_3_0[] = {
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: ENABLING LEVEL SHIFTER
@@ -3993,7 +3979,7 @@ unsigned long ps7_post_config_3_0[] = {
     // .. USER_LVL_OUT_EN_1 = 1
     // .. ==> 0XF8000900[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000900, 0x0000000FU ,0x0000000FU),
     // .. FINISH: ENABLING LEVEL SHIFTER
     // .. START: FPGA RESETS TO 0
@@ -4060,7 +4046,7 @@ unsigned long ps7_post_config_3_0[] = {
     // .. FPGA0_OUT_RST = 0
     // .. ==> 0XF8000240[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU ,0x00000000U),
     // .. FINISH: FPGA RESETS TO 0
     // .. START: AFI REGISTERS
@@ -4072,12 +4058,14 @@ unsigned long ps7_post_config_3_0[] = {
     // .. .. FINISH: AFI2 REGISTERS
     // .. .. START: AFI3 REGISTERS
     // .. .. FINISH: AFI3 REGISTERS
+    // .. .. START: AFI2 SECURE REGISTER
+    // .. .. FINISH: AFI2 SECURE REGISTER
     // .. FINISH: AFI REGISTERS
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -4094,17 +4082,17 @@ unsigned long ps7_debug_3_0[] = {
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8898FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8898FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8899FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8899FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8809FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8809FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. FINISH: UNLOCKING CTI REGISTERS
     // .. .. START: ENABLING CTI MODULES AND CHANNELS
@@ -4125,7 +4113,7 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: PLL SLCR REGISTERS
@@ -4139,48 +4127,48 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. .. LOCK_CNT = 0xfa
     // .. .. ==> 0XF8000110[21:12] = 0x000000FAU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x000FA000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U ,0x000FA220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x28
     // .. .. .. ==> 0XF8000100[18:12] = 0x00000028U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00028000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x0007F000U ,0x00028000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. ARM_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000001U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. SRCSEL = 0x0
@@ -4204,7 +4192,7 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. .. .. CPU_PERI_CLKACT = 0x1
     // .. .. .. ==> 0XF8000120[28:28] = 0x00000001U
     // .. .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000120, 0x1F003F30U ,0x1F000200U),
     // .. .. FINISH: ARM PLL INIT
     // .. .. START: DDR PLL INIT
@@ -4217,48 +4205,48 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. .. LOCK_CNT = 0x12c
     // .. .. ==> 0XF8000114[21:12] = 0x0000012CU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x0012C000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U ,0x0012C220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x20
     // .. .. .. ==> 0XF8000104[18:12] = 0x00000020U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00020000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x0007F000U ,0x00020000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. DDR_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[1:1] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000002U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. DDR_3XCLKACT = 0x1
@@ -4273,7 +4261,7 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. .. .. DDR_2XCLK_DIVISOR = 0x3
     // .. .. .. ==> 0XF8000124[31:26] = 0x00000003U
     // .. .. ..     ==> MASK : 0xFC000000U    VAL : 0x0C000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000124, 0xFFF00003U ,0x0C200003U),
     // .. .. FINISH: DDR PLL INIT
     // .. .. START: IO PLL INIT
@@ -4286,48 +4274,48 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. .. LOCK_CNT = 0x145
     // .. .. ==> 0XF8000118[21:12] = 0x00000145U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00145000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U ,0x001452C0U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x1e
     // .. .. .. ==> 0XF8000108[18:12] = 0x0000001EU
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x0001E000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x0007F000U ,0x0001E000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. IO_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[2:2] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000004U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. FINISH: IO PLL INIT
@@ -4336,7 +4324,7 @@ unsigned long ps7_pll_init_data_2_0[] =
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -4352,28 +4340,28 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: CLOCK CONTROL SLCR REGISTERS
     // .. CLKACT = 0x1
     // .. ==> 0XF8000128[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. DIVISOR0 = 0x23
-    // .. ==> 0XF8000128[13:8] = 0x00000023U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00002300U
-    // .. DIVISOR1 = 0x3
-    // .. ==> 0XF8000128[25:20] = 0x00000003U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00300000U
-    // ..
-    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00302301U),
+    // .. DIVISOR0 = 0xf
+    // .. ==> 0XF8000128[13:8] = 0x0000000FU
+    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000F00U
+    // .. DIVISOR1 = 0x7
+    // .. ==> 0XF8000128[25:20] = 0x00000007U
+    // ..     ==> MASK : 0x03F00000U    VAL : 0x00700000U
+    // ..
+    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00700F01U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000138[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
     // .. SRCSEL = 0x0
     // .. ==> 0XF8000138[4:4] = 0x00000000U
     // ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000138, 0x00000011U ,0x00000001U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000140[0:0] = 0x00000001U
@@ -4387,7 +4375,7 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. DIVISOR1 = 0x1
     // .. ==> 0XF8000140[25:20] = 0x00000001U
     // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000140, 0x03F03F71U ,0x00100801U),
     // .. CLKACT = 0x1
     // .. ==> 0XF800014C[0:0] = 0x00000001U
@@ -4398,7 +4386,7 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. DIVISOR = 0x5
     // .. ==> 0XF800014C[13:8] = 0x00000005U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800014C, 0x00003F31U ,0x00000501U),
     // .. CLKACT0 = 0x1
     // .. ==> 0XF8000150[0:0] = 0x00000001U
@@ -4412,7 +4400,7 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000150[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000150, 0x00003F33U ,0x00001401U),
     // .. CLKACT0 = 0x0
     // .. ==> 0XF8000154[0:0] = 0x00000000U
@@ -4426,123 +4414,92 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000154[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000154, 0x00003F33U ,0x00001402U),
-    // .. CLKACT = 0x1
-    // .. ==> 0XF8000168[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000168[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR = 0x5
-    // .. ==> 0XF8000168[13:8] = 0x00000005U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // .. .. START: TRACE CLOCK
+    // .. .. FINISH: TRACE CLOCK
+    // .. .. CLKACT = 0x1
+    // .. .. ==> 0XF8000168[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000168[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR = 0x5
+    // .. .. ==> 0XF8000168[13:8] = 0x00000005U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
+    // .. ..
     EMIT_MASKWRITE(0XF8000168, 0x00003F31U ,0x00000501U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000170[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0xa
-    // .. ==> 0XF8000170[13:8] = 0x0000000AU
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000A00U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000170[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100A00U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000180[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x7
-    // .. ==> 0XF8000180[13:8] = 0x00000007U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000180[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000180, 0x03F03F30U ,0x00100700U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000190[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF8000190[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000190[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000190, 0x03F03F30U ,0x00101400U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF80001A0[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF80001A0[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF80001A0[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U ,0x00101400U),
-    // .. CLK_621_TRUE = 0x1
-    // .. ==> 0XF80001C4[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000170[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR0 = 0x7
+    // .. .. ==> 0XF8000170[13:8] = 0x00000007U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
+    // .. .. DIVISOR1 = 0x1
+    // .. .. ==> 0XF8000170[25:20] = 0x00000001U
+    // .. ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
+    // .. ..
+    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100700U),
+    // .. .. CLK_621_TRUE = 0x1
+    // .. .. ==> 0XF80001C4[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. ..
     EMIT_MASKWRITE(0XF80001C4, 0x00000001U ,0x00000001U),
-    // .. DMA_CPU_2XCLKACT = 0x1
-    // .. ==> 0XF800012C[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. USB0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[2:2] = 0x00000001U
-    // ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. USB1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[3:3] = 0x00000001U
-    // ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. GEM0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[6:6] = 0x00000001U
-    // ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
-    // .. GEM1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[7:7] = 0x00000000U
-    // ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
-    // .. SDI0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[10:10] = 0x00000001U
-    // ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
-    // .. SDI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[11:11] = 0x00000000U
-    // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // .. SPI0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[14:14] = 0x00000000U
-    // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // .. SPI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[15:15] = 0x00000000U
-    // ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
-    // .. CAN0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[16:16] = 0x00000000U
-    // ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. CAN1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[17:17] = 0x00000000U
-    // ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
-    // .. I2C0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[18:18] = 0x00000001U
-    // ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
-    // .. I2C1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[19:19] = 0x00000001U
-    // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. UART0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[20:20] = 0x00000000U
-    // ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
-    // .. UART1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[21:21] = 0x00000001U
-    // ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
-    // .. GPIO_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[22:22] = 0x00000001U
-    // ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
-    // .. LQSPI_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[23:23] = 0x00000001U
-    // ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
-    // .. SMC_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[24:24] = 0x00000001U
-    // ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
-    // ..
+    // .. .. DMA_CPU_2XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. USB0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[2:2] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
+    // .. .. USB1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[3:3] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
+    // .. .. GEM0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[6:6] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
+    // .. .. GEM1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[7:7] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
+    // .. .. SDI0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[10:10] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
+    // .. .. SDI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[11:11] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
+    // .. .. SPI0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[14:14] = 0x00000000U
+    // .. ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
+    // .. .. SPI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[15:15] = 0x00000000U
+    // .. ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
+    // .. .. CAN0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[16:16] = 0x00000000U
+    // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
+    // .. .. CAN1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[17:17] = 0x00000000U
+    // .. ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
+    // .. .. I2C0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[18:18] = 0x00000001U
+    // .. ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
+    // .. .. I2C1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[19:19] = 0x00000001U
+    // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
+    // .. .. UART0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[20:20] = 0x00000000U
+    // .. ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
+    // .. .. UART1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[21:21] = 0x00000001U
+    // .. ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
+    // .. .. GPIO_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[22:22] = 0x00000001U
+    // .. ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
+    // .. .. LQSPI_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[23:23] = 0x00000001U
+    // .. ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
+    // .. .. SMC_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[24:24] = 0x00000001U
+    // .. ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
+    // .. ..
     EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU ,0x01EC044DU),
     // .. FINISH: CLOCK CONTROL SLCR REGISTERS
     // .. START: THIS SHOULD BE BLANK
@@ -4551,7 +4508,7 @@ unsigned long ps7_clock_init_data_2_0[]
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -4589,7 +4546,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000080U),
     // .. .. FINISH: LOCK DDR
     // .. .. reg_ddrc_t_rfc_nom_x32 = 0x81
@@ -4616,7 +4573,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_addrmap_4bank_ram = 0x0
     // .. .. ==> 0XF8006004[28:28] = 0x00000000U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006004, 0x1FFFFFFFU ,0x00081081U),
     // .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf
     // .. .. ==> 0XF8006008[10:0] = 0x0000000FU
@@ -4627,7 +4584,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_hpr_xact_run_length = 0xf
     // .. .. ==> 0XF8006008[25:22] = 0x0000000FU
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x03C00000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU ,0x03C0780FU),
     // .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF800600C[10:0] = 0x00000001U
@@ -4638,7 +4595,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_lpr_xact_run_length = 0x8
     // .. .. ==> 0XF800600C[25:22] = 0x00000008U
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x02000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU ,0x02001001U),
     // .. .. reg_ddrc_w_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF8006010[10:0] = 0x00000001U
@@ -4649,39 +4606,39 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_w_max_starve_x32 = 0x2
     // .. .. ==> 0XF8006010[25:15] = 0x00000002U
     // .. ..     ==> MASK : 0x03FF8000U    VAL : 0x00010000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU ,0x00014001U),
     // .. .. reg_ddrc_t_rc = 0x1b
     // .. .. ==> 0XF8006014[5:0] = 0x0000001BU
     // .. ..     ==> MASK : 0x0000003FU    VAL : 0x0000001BU
-    // .. .. reg_ddrc_t_rfc_min = 0x56
-    // .. .. ==> 0XF8006014[13:6] = 0x00000056U
-    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00001580U
+    // .. .. reg_ddrc_t_rfc_min = 0xa0
+    // .. .. ==> 0XF8006014[13:6] = 0x000000A0U
+    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00002800U
     // .. .. reg_ddrc_post_selfref_gap_x32 = 0x10
     // .. .. ==> 0XF8006014[20:14] = 0x00000010U
     // .. ..     ==> MASK : 0x001FC000U    VAL : 0x00040000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004159BU),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004281BU),
     // .. .. reg_ddrc_wr2pre = 0x12
     // .. .. ==> 0XF8006018[4:0] = 0x00000012U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000012U
     // .. .. reg_ddrc_powerdown_to_x32 = 0x6
     // .. .. ==> 0XF8006018[9:5] = 0x00000006U
     // .. ..     ==> MASK : 0x000003E0U    VAL : 0x000000C0U
-    // .. .. reg_ddrc_t_faw = 0x18
-    // .. .. ==> 0XF8006018[15:10] = 0x00000018U
-    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00006000U
+    // .. .. reg_ddrc_t_faw = 0x16
+    // .. .. ==> 0XF8006018[15:10] = 0x00000016U
+    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00005800U
     // .. .. reg_ddrc_t_ras_max = 0x24
     // .. .. ==> 0XF8006018[21:16] = 0x00000024U
     // .. ..     ==> MASK : 0x003F0000U    VAL : 0x00240000U
-    // .. .. reg_ddrc_t_ras_min = 0x14
-    // .. .. ==> 0XF8006018[26:22] = 0x00000014U
-    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x05000000U
+    // .. .. reg_ddrc_t_ras_min = 0x13
+    // .. .. ==> 0XF8006018[26:22] = 0x00000013U
+    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x04C00000U
     // .. .. reg_ddrc_t_cke = 0x4
     // .. .. ==> 0XF8006018[31:28] = 0x00000004U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x40000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x452460D2U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x44E458D2U),
     // .. .. reg_ddrc_write_latency = 0x5
     // .. .. ==> 0XF800601C[4:0] = 0x00000005U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000005U
@@ -4703,7 +4660,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_rcd = 0x7
     // .. .. ==> 0XF800601C[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU ,0x720238E5U),
     // .. .. reg_ddrc_t_ccd = 0x4
     // .. .. ==> 0XF8006020[4:2] = 0x00000004U
@@ -4741,7 +4698,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_loopback = 0x0
     // .. .. ==> 0XF8006020[31:31] = 0x00000000U
     // .. ..     ==> MASK : 0x80000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006020, 0xFFFFFFFCU ,0x272872D0U),
     // .. .. reg_ddrc_en_2t_timing_mode = 0x0
     // .. .. ==> 0XF8006024[0:0] = 0x00000000U
@@ -4770,7 +4727,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_mr_rdata_valid = 0x0
     // .. .. ==> 0XF8006024[27:27] = 0x00000000U
     // .. ..     ==> MASK : 0x08000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006024, 0x0FFFFFFFU ,0x0000003CU),
     // .. .. reg_ddrc_final_wait_x32 = 0x7
     // .. .. ==> 0XF8006028[6:0] = 0x00000007U
@@ -4781,7 +4738,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_mrd = 0x4
     // .. .. ==> 0XF8006028[13:11] = 0x00000004U
     // .. ..     ==> MASK : 0x00003800U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006028, 0x00003FFFU ,0x00002007U),
     // .. .. reg_ddrc_emr2 = 0x8
     // .. .. ==> 0XF800602C[15:0] = 0x00000008U
@@ -4789,7 +4746,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_emr3 = 0x0
     // .. .. ==> 0XF800602C[31:16] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU ,0x00000008U),
     // .. .. reg_ddrc_mr = 0x930
     // .. .. ==> 0XF8006030[15:0] = 0x00000930U
@@ -4797,22 +4754,22 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_emr = 0x4
     // .. .. ==> 0XF8006030[31:16] = 0x00000004U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00040000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU ,0x00040930U),
     // .. .. reg_ddrc_burst_rdwr = 0x4
     // .. .. ==> 0XF8006034[3:0] = 0x00000004U
     // .. ..     ==> MASK : 0x0000000FU    VAL : 0x00000004U
-    // .. .. reg_ddrc_pre_cke_x1024 = 0x105
-    // .. .. ==> 0XF8006034[13:4] = 0x00000105U
-    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x00001050U
+    // .. .. reg_ddrc_pre_cke_x1024 = 0x16d
+    // .. .. ==> 0XF8006034[13:4] = 0x0000016DU
+    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x000016D0U
     // .. .. reg_ddrc_post_cke_x1024 = 0x1
     // .. .. ==> 0XF8006034[25:16] = 0x00000001U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00010000U
     // .. .. reg_ddrc_burstchop = 0x0
     // .. .. ==> 0XF8006034[28:28] = 0x00000000U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x00000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x00011054U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x000116D4U),
     // .. .. reg_ddrc_force_low_pri_n = 0x0
     // .. .. ==> 0XF8006038[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
@@ -4831,7 +4788,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dq0_wait_t = 0x0
     // .. .. ==> 0XF8006038[12:9] = 0x00000000U
     // .. ..     ==> MASK : 0x00001E00U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006038, 0x00001FC3U ,0x00000000U),
     // .. .. reg_ddrc_addrmap_bank_b0 = 0x7
     // .. .. ==> 0XF800603C[3:0] = 0x00000007U
@@ -4848,7 +4805,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_addrmap_col_b6 = 0x0
     // .. .. ==> 0XF800603C[19:16] = 0x00000000U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU ,0x00000777U),
     // .. .. reg_ddrc_addrmap_col_b2 = 0x0
     // .. .. ==> 0XF8006040[3:0] = 0x00000000U
@@ -4874,7 +4831,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_addrmap_col_b11 = 0xf
     // .. .. ==> 0XF8006040[31:28] = 0x0000000FU
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0xF0000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU ,0xFFF00000U),
     // .. .. reg_ddrc_addrmap_row_b0 = 0x6
     // .. .. ==> 0XF8006044[3:0] = 0x00000006U
@@ -4891,14 +4848,14 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_addrmap_row_b13 = 0x6
     // .. .. ==> 0XF8006044[19:16] = 0x00000006U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00060000U
-    // .. .. reg_ddrc_addrmap_row_b14 = 0xf
-    // .. .. ==> 0XF8006044[23:20] = 0x0000000FU
-    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00F00000U
+    // .. .. reg_ddrc_addrmap_row_b14 = 0x6
+    // .. .. ==> 0XF8006044[23:20] = 0x00000006U
+    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00600000U
     // .. .. reg_ddrc_addrmap_row_b15 = 0xf
     // .. .. ==> 0XF8006044[27:24] = 0x0000000FU
     // .. ..     ==> MASK : 0x0F000000U    VAL : 0x0F000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0FF66666U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0F666666U),
     // .. .. reg_ddrc_rank0_rd_odt = 0x0
     // .. .. ==> 0XF8006048[2:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000000U
@@ -4932,7 +4889,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_rank3_wr_odt = 0x0
     // .. .. ==> 0XF8006048[29:27] = 0x00000000U
     // .. ..     ==> MASK : 0x38000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006048, 0x3FFFFFFFU ,0x0003C248U),
     // .. .. reg_phy_rd_cmd_to_data = 0x0
     // .. .. ==> 0XF8006050[3:0] = 0x00000000U
@@ -4964,7 +4921,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wrlvl_num_of_dq0 = 0x7
     // .. .. ==> 0XF8006050[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU ,0x77010800U),
     // .. .. reg_ddrc_dll_calib_to_min_x1024 = 0x1
     // .. .. ==> 0XF8006058[7:0] = 0x00000001U
@@ -4975,7 +4932,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dis_dll_calib = 0x0
     // .. .. ==> 0XF8006058[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006058, 0x0001FFFFU ,0x00000101U),
     // .. .. reg_ddrc_rd_odt_delay = 0x3
     // .. .. ==> 0XF800605C[3:0] = 0x00000003U
@@ -4989,7 +4946,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_wr_odt_hold = 0x5
     // .. .. ==> 0XF800605C[15:12] = 0x00000005U
     // .. ..     ==> MASK : 0x0000F000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU ,0x00005003U),
     // .. .. reg_ddrc_pageclose = 0x0
     // .. .. ==> 0XF8006060[0:0] = 0x00000000U
@@ -5012,7 +4969,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_selfref_en = 0x0
     // .. .. ==> 0XF8006060[12:12] = 0x00000000U
     // .. ..     ==> MASK : 0x00001000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006060, 0x000017FFU ,0x0000003EU),
     // .. .. reg_ddrc_go2critical_hysteresis = 0x0
     // .. .. ==> 0XF8006064[12:5] = 0x00000000U
@@ -5020,7 +4977,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_go2critical_en = 0x1
     // .. .. ==> 0XF8006064[17:17] = 0x00000001U
     // .. ..     ==> MASK : 0x00020000U    VAL : 0x00020000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006064, 0x00021FE0U ,0x00020000U),
     // .. .. reg_ddrc_wrlvl_ww = 0x41
     // .. .. ==> 0XF8006068[7:0] = 0x00000041U
@@ -5031,7 +4988,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dfi_t_wlmrd = 0x28
     // .. .. ==> 0XF8006068[25:16] = 0x00000028U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00280000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU ,0x00284141U),
     // .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10
     // .. .. ==> 0XF800606C[7:0] = 0x00000010U
@@ -5039,7 +4996,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16
     // .. .. ==> 0XF800606C[15:8] = 0x00000016U
     // .. ..     ==> MASK : 0x0000FF00U    VAL : 0x00001600U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU ,0x00001610U),
     // .. .. reg_ddrc_dfi_t_ctrl_delay = 0x1
     // .. .. ==> 0XF8006078[3:0] = 0x00000001U
@@ -5059,7 +5016,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_ckesr = 0x4
     // .. .. ==> 0XF8006078[25:20] = 0x00000004U
     // .. ..     ==> MASK : 0x03F00000U    VAL : 0x00400000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006078, 0x03FFFFFFU ,0x00466111U),
     // .. .. reg_ddrc_t_ckpde = 0x2
     // .. .. ==> 0XF800607C[3:0] = 0x00000002U
@@ -5076,7 +5033,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_ckcsx = 0x3
     // .. .. ==> 0XF800607C[19:16] = 0x00000003U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00030000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800607C, 0x000FFFFFU ,0x00032222U),
     // .. .. refresh_timer0_start_value_x32 = 0x0
     // .. .. ==> 0XF80060A0[11:0] = 0x00000000U
@@ -5084,7 +5041,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. refresh_timer1_start_value_x32 = 0x8
     // .. .. ==> 0XF80060A0[23:12] = 0x00000008U
     // .. ..     ==> MASK : 0x00FFF000U    VAL : 0x00008000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A0, 0x00FFFFFFU ,0x00008000U),
     // .. .. reg_ddrc_dis_auto_zq = 0x0
     // .. .. ==> 0XF80060A4[0:0] = 0x00000000U
@@ -5101,7 +5058,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_zq_short_nop = 0x40
     // .. .. ==> 0XF80060A4[31:22] = 0x00000040U
     // .. ..     ==> MASK : 0xFFC00000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU ,0x10200802U),
     // .. .. t_zq_short_interval_x1024 = 0xcb73
     // .. .. ==> 0XF80060A8[19:0] = 0x0000CB73U
@@ -5109,7 +5066,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. dram_rstn_x1024 = 0x69
     // .. .. ==> 0XF80060A8[27:20] = 0x00000069U
     // .. ..     ==> MASK : 0x0FF00000U    VAL : 0x06900000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU ,0x0690CB73U),
     // .. .. deeppowerdown_en = 0x0
     // .. .. ==> 0XF80060AC[0:0] = 0x00000000U
@@ -5117,7 +5074,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. deeppowerdown_to_x1024 = 0xff
     // .. .. ==> 0XF80060AC[8:1] = 0x000000FFU
     // .. ..     ==> MASK : 0x000001FEU    VAL : 0x000001FEU
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060AC, 0x000001FFU ,0x000001FEU),
     // .. .. dfi_wrlvl_max_x1024 = 0xfff
     // .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU
@@ -5140,7 +5097,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1
     // .. .. ==> 0XF80060B0[28:28] = 0x00000001U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU ,0x1CFFFFFFU),
     // .. .. reg_ddrc_2t_delay = 0x0
     // .. .. ==> 0XF80060B4[8:0] = 0x00000000U
@@ -5151,7 +5108,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dis_pre_bypass = 0x0
     // .. .. ==> 0XF80060B4[10:10] = 0x00000000U
     // .. ..     ==> MASK : 0x00000400U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B4, 0x000007FFU ,0x00000200U),
     // .. .. reg_ddrc_dfi_t_rddata_en = 0x6
     // .. .. ==> 0XF80060B8[4:0] = 0x00000006U
@@ -5162,7 +5119,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40
     // .. .. ==> 0XF80060B8[24:15] = 0x00000040U
     // .. ..     ==> MASK : 0x01FF8000U    VAL : 0x00200000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU ,0x00200066U),
     // .. .. START: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 1
@@ -5171,7 +5128,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 1
     // .. .. ==> 0XF80060C4[1:1] = 0x00000001U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000003U),
     // .. .. FINISH: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0
@@ -5180,7 +5137,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 0x0
     // .. .. ==> 0XF80060C4[1:1] = 0x00000000U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000000U),
     // .. .. CORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060C8[0:0] = 0x00000000U
@@ -5188,12 +5145,12 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. ECC_CORRECTED_BIT_NUM = 0x0
     // .. .. ==> 0XF80060C8[7:1] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FEU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C8, 0x000000FFU ,0x00000000U),
     // .. .. UNCORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060DC[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060DC, 0x00000001U ,0x00000000U),
     // .. .. STAT_NUM_CORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[15:8] = 0x00000000U
@@ -5201,7 +5158,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. STAT_NUM_UNCORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[7:0] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU ,0x00000000U),
     // .. .. reg_ddrc_ecc_mode = 0x0
     // .. .. ==> 0XF80060F4[2:0] = 0x00000000U
@@ -5209,7 +5166,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dis_scrub = 0x1
     // .. .. ==> 0XF80060F4[3:3] = 0x00000001U
     // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F4, 0x0000000FU ,0x00000008U),
     // .. .. reg_phy_dif_on = 0x0
     // .. .. ==> 0XF8006114[3:0] = 0x00000000U
@@ -5217,7 +5174,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dif_off = 0x0
     // .. .. ==> 0XF8006114[7:4] = 0x00000000U
     // .. ..     ==> MASK : 0x000000F0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006114, 0x000000FFU ,0x00000000U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006118[0:0] = 0x00000001U
@@ -5246,7 +5203,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006118[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006118, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF800611C[0:0] = 0x00000001U
@@ -5275,7 +5232,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF800611C[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800611C, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006120[0:0] = 0x00000001U
@@ -5331,7 +5288,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006120[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006120, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006124[0:0] = 0x00000001U
@@ -5360,7 +5317,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006124[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006124, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF800612C[9:0] = 0x00000003U
@@ -5368,7 +5325,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xcf
     // .. .. ==> 0XF800612C[19:10] = 0x000000CFU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00033C00U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU ,0x00033C03U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF8006130[9:0] = 0x00000003U
@@ -5376,7 +5333,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xd0
     // .. .. ==> 0XF8006130[19:10] = 0x000000D0U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00034000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU ,0x00034003U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006134[9:0] = 0x00000000U
@@ -5384,7 +5341,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xbd
     // .. .. ==> 0XF8006134[19:10] = 0x000000BDU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x0002F400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU ,0x0002F400U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006138[9:0] = 0x00000000U
@@ -5392,7 +5349,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xc1
     // .. .. ==> 0XF8006138[19:10] = 0x000000C1U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00030400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU ,0x00030400U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006140[9:0] = 0x00000035U
@@ -5403,7 +5360,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006140[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006144[9:0] = 0x00000035U
@@ -5414,7 +5371,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006144[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006148[9:0] = 0x00000035U
@@ -5425,7 +5382,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006148[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF800614C[9:0] = 0x00000035U
@@ -5436,7 +5393,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800614C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006154[9:0] = 0x00000083U
@@ -5447,7 +5404,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006154[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006158[9:0] = 0x00000083U
@@ -5458,7 +5415,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006158[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x7f
     // .. .. ==> 0XF800615C[9:0] = 0x0000007FU
@@ -5469,7 +5426,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800615C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU ,0x0000007FU),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x78
     // .. .. ==> 0XF8006160[9:0] = 0x00000078U
@@ -5480,7 +5437,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006160[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU ,0x00000078U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x124
     // .. .. ==> 0XF8006168[10:0] = 0x00000124U
@@ -5491,7 +5448,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006168[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU ,0x00000124U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x125
     // .. .. ==> 0XF800616C[10:0] = 0x00000125U
@@ -5502,7 +5459,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF800616C[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU ,0x00000125U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x112
     // .. .. ==> 0XF8006170[10:0] = 0x00000112U
@@ -5513,7 +5470,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006170[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU ,0x00000112U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x116
     // .. .. ==> 0XF8006174[10:0] = 0x00000116U
@@ -5524,7 +5481,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006174[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU ,0x00000116U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF800617C[9:0] = 0x000000C3U
@@ -5535,7 +5492,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF800617C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF8006180[9:0] = 0x000000C3U
@@ -5546,7 +5503,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006180[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xbf
     // .. .. ==> 0XF8006184[9:0] = 0x000000BFU
@@ -5557,7 +5514,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006184[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU ,0x000000BFU),
     // .. .. reg_phy_wr_data_slave_ratio = 0xb8
     // .. .. ==> 0XF8006188[9:0] = 0x000000B8U
@@ -5568,7 +5525,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006188[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU ,0x000000B8U),
     // .. .. reg_phy_loopback = 0x0
     // .. .. ==> 0XF8006190[0:0] = 0x00000000U
@@ -5618,7 +5575,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_int_lpbk = 0x0
     // .. .. ==> 0XF8006190[31:31] = 0x00000000U
     // .. ..     ==> MASK : 0x80000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006190, 0xFFFFFFFFU ,0x10040080U),
     // .. .. reg_phy_wr_rl_delay = 0x2
     // .. .. ==> 0XF8006194[4:0] = 0x00000002U
@@ -5644,12 +5601,12 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_phy_ctrl_slave_delay = 0x0
     // .. .. ==> 0XF8006194[19:18] = 0x00000000U
     // .. ..     ==> MASK : 0x000C0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU ,0x0001FC82U),
     // .. .. reg_arb_page_addr_mask = 0x0
     // .. .. ==> 0XF8006204[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006208[9:0] = 0x000003FFU
@@ -5666,7 +5623,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006208[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006208, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF800620C[9:0] = 0x000003FFU
@@ -5683,7 +5640,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF800620C[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800620C, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006210[9:0] = 0x000003FFU
@@ -5700,7 +5657,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006210[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006210, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006214[9:0] = 0x000003FFU
@@ -5717,7 +5674,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006214[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006214, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006218[9:0] = 0x000003FFU
@@ -5734,7 +5691,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006218[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006218, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF800621C[9:0] = 0x000003FFU
@@ -5751,7 +5708,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF800621C[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800621C, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006220[9:0] = 0x000003FFU
@@ -5768,7 +5725,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006220[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006220, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006224[9:0] = 0x000003FFU
@@ -5785,7 +5742,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006224[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006224, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_ddrc_lpddr2 = 0x0
     // .. .. ==> 0XF80062A8[0:0] = 0x00000000U
@@ -5799,12 +5756,12 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_mr4_margin = 0x0
     // .. .. ==> 0XF80062A8[11:4] = 0x00000000U
     // .. ..     ==> MASK : 0x00000FF0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062A8, 0x00000FF7U ,0x00000000U),
     // .. .. reg_ddrc_mr4_read_interval = 0x0
     // .. .. ==> 0XF80062AC[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_ddrc_min_stable_clock_x1 = 0x5
     // .. .. ==> 0XF80062B0[3:0] = 0x00000005U
@@ -5815,7 +5772,7 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_t_mrw = 0x5
     // .. .. ==> 0XF80062B0[21:12] = 0x00000005U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU ,0x00005125U),
     // .. .. reg_ddrc_max_auto_init_x1024 = 0xa8
     // .. .. ==> 0XF80062B4[7:0] = 0x000000A8U
@@ -5823,13 +5780,13 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dev_zqinit_x32 = 0x12
     // .. .. ==> 0XF80062B4[17:8] = 0x00000012U
     // .. ..     ==> MASK : 0x0003FF00U    VAL : 0x00001200U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU ,0x000012A8U),
     // .. .. START: POLL ON DCI STATUS
     // .. .. DONE = 1
     // .. .. ==> 0XF8000B74[13:13] = 0x00000001U
     // .. ..     ==> MASK : 0x00002000U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
     // .. .. FINISH: POLL ON DCI STATUS
     // .. .. START: UNLOCK DDR
@@ -5857,14 +5814,14 @@ unsigned long ps7_ddr_init_data_2_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000081U),
     // .. .. FINISH: UNLOCK DDR
     // .. .. START: CHECK DDR STATUS
     // .. .. ddrc_reg_operating_mode = 1
     // .. .. ==> 0XF8006054[2:0] = 0x00000001U
     // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000001U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8006054, 0x00000007U),
     // .. .. FINISH: CHECK DDR STATUS
     // .. FINISH: DDR INITIALIZATION
@@ -5881,7 +5838,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: OCM REMAPPING
@@ -5914,7 +5871,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B40[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU ,0x00000600U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B44[0:0] = 0x00000000U
@@ -5943,7 +5900,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B44[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU ,0x00000600U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B48[0:0] = 0x00000000U
@@ -5972,7 +5929,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B48[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU ,0x00000672U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B4C[0:0] = 0x00000000U
@@ -6001,7 +5958,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B4C[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU ,0x00000672U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B50[0:0] = 0x00000000U
@@ -6030,7 +5987,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B50[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU ,0x00000674U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B54[0:0] = 0x00000000U
@@ -6059,7 +6016,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B54[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU ,0x00000674U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B58[0:0] = 0x00000000U
@@ -6088,7 +6045,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B58[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU ,0x00000600U),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B5C[6:0] = 0x0000001CU
@@ -6108,7 +6065,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B5C[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU ,0x0018C61CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B60[6:0] = 0x0000001CU
@@ -6128,7 +6085,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B60[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU ,0x00F9861CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B64[6:0] = 0x0000001CU
@@ -6148,7 +6105,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B64[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU ,0x00F9861CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B68[6:0] = 0x0000001CU
@@ -6168,7 +6125,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B68[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU ,0x00F9861CU),
     // .. VREF_INT_EN = 0x1
     // .. ==> 0XF8000B6C[0:0] = 0x00000001U
@@ -6185,9 +6142,9 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. REFIO_EN = 0x1
     // .. ==> 0XF8000B6C[9:9] = 0x00000001U
     // ..     ==> MASK : 0x00000200U    VAL : 0x00000200U
-    // .. REFIO_TEST = 0x3
-    // .. ==> 0XF8000B6C[11:10] = 0x00000003U
-    // ..     ==> MASK : 0x00000C00U    VAL : 0x00000C00U
+    // .. REFIO_TEST = 0x0
+    // .. ==> 0XF8000B6C[11:10] = 0x00000000U
+    // ..     ==> MASK : 0x00000C00U    VAL : 0x00000000U
     // .. REFIO_PULLUP_EN = 0x0
     // .. ==> 0XF8000B6C[12:12] = 0x00000000U
     // ..     ==> MASK : 0x00001000U    VAL : 0x00000000U
@@ -6197,8 +6154,8 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. CKE_PULLUP_EN = 0x0
     // .. ==> 0XF8000B6C[14:14] = 0x00000000U
     // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU ,0x00000E09U),
+    // ..
+    EMIT_MASKWRITE(0XF8000B6C, 0x00007FFFU ,0x00000209U),
     // .. .. START: ASSERT RESET
     // .. .. RESET = 1
     // .. .. ==> 0XF8000B70[0:0] = 0x00000001U
@@ -6206,7 +6163,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. .. VRN_OUT = 0x1
     // .. .. ==> 0XF8000B70[5:5] = 0x00000001U
     // .. ..     ==> MASK : 0x00000020U    VAL : 0x00000020U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000021U ,0x00000021U),
     // .. .. FINISH: ASSERT RESET
     // .. .. START: DEASSERT RESET
@@ -6216,7 +6173,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. .. VRN_OUT = 0x1
     // .. .. ==> 0XF8000B70[5:5] = 0x00000001U
     // .. ..     ==> MASK : 0x00000020U    VAL : 0x00000020U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000021U ,0x00000020U),
     // .. .. FINISH: DEASSERT RESET
     // .. .. RESET = 0x1
@@ -6273,7 +6230,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. .. INT_DCI_EN = 0x0
     // .. .. ==> 0XF8000B70[26:26] = 0x00000000U
     // .. ..     ==> MASK : 0x04000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x07FFFFFFU ,0x00000823U),
     // .. FINISH: DDRIOB SETTINGS
     // .. START: MIO PROGRAMMING
@@ -6304,7 +6261,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000700[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000700, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000704[0:0] = 0x00000000U
@@ -6333,7 +6290,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000704[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000704, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000708[0:0] = 0x00000000U
@@ -6362,7 +6319,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000708[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000708, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800070C[0:0] = 0x00000000U
@@ -6391,7 +6348,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800070C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800070C, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000710[0:0] = 0x00000000U
@@ -6420,7 +6377,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000710[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000710, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000714[0:0] = 0x00000000U
@@ -6449,7 +6406,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000714[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000714, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000718[0:0] = 0x00000000U
@@ -6478,7 +6435,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000718[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000718, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800071C[0:0] = 0x00000000U
@@ -6507,7 +6464,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800071C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800071C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000720[0:0] = 0x00000000U
@@ -6536,7 +6493,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000720[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000720, 0x00003FFFU ,0x00000700U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000724[0:0] = 0x00000000U
@@ -6565,7 +6522,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000724[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000724, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000728[0:0] = 0x00000000U
@@ -6594,7 +6551,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000728[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000728, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800072C[0:0] = 0x00000000U
@@ -6623,7 +6580,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800072C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800072C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000730[0:0] = 0x00000000U
@@ -6652,7 +6609,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000730[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000734[0:0] = 0x00000000U
@@ -6681,7 +6638,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000734[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000738[0:0] = 0x00000000U
@@ -6710,7 +6667,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000738[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000738, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800073C[0:0] = 0x00000000U
@@ -6739,7 +6696,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800073C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800073C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000740[0:0] = 0x00000000U
@@ -6768,7 +6725,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000740[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000740, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000744[0:0] = 0x00000000U
@@ -6797,7 +6754,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000744[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000744, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000748[0:0] = 0x00000000U
@@ -6826,7 +6783,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000748[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000748, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800074C[0:0] = 0x00000000U
@@ -6855,7 +6812,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800074C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800074C, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000750[0:0] = 0x00000000U
@@ -6884,7 +6841,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000750[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000750, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000754[0:0] = 0x00000000U
@@ -6913,7 +6870,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000754[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000754, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000758[0:0] = 0x00000001U
@@ -6942,7 +6899,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000758[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000758, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800075C[0:0] = 0x00000001U
@@ -6971,7 +6928,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800075C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800075C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000760[0:0] = 0x00000001U
@@ -7000,7 +6957,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000760[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000760, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000764[0:0] = 0x00000001U
@@ -7029,7 +6986,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000764[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000764, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000768[0:0] = 0x00000001U
@@ -7058,7 +7015,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000768[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000768, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800076C[0:0] = 0x00000001U
@@ -7087,7 +7044,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800076C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800076C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000770[0:0] = 0x00000000U
@@ -7116,7 +7073,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000770[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000770, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000774[0:0] = 0x00000001U
@@ -7145,7 +7102,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000774[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000774, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000778[0:0] = 0x00000000U
@@ -7174,7 +7131,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000778[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000778, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800077C[0:0] = 0x00000001U
@@ -7203,7 +7160,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800077C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800077C, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000780[0:0] = 0x00000000U
@@ -7232,7 +7189,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000780[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000780, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000784[0:0] = 0x00000000U
@@ -7261,7 +7218,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000784[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000784, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000788[0:0] = 0x00000000U
@@ -7290,7 +7247,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000788[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000788, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800078C[0:0] = 0x00000000U
@@ -7319,7 +7276,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800078C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800078C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000790[0:0] = 0x00000001U
@@ -7348,7 +7305,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000790[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000790, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000794[0:0] = 0x00000000U
@@ -7377,7 +7334,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000794[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000794, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000798[0:0] = 0x00000000U
@@ -7406,7 +7363,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000798[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000798, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800079C[0:0] = 0x00000000U
@@ -7435,7 +7392,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800079C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800079C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A0[0:0] = 0x00000000U
@@ -7464,7 +7421,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A4[0:0] = 0x00000000U
@@ -7493,7 +7450,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A8[0:0] = 0x00000000U
@@ -7522,7 +7479,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007AC[0:0] = 0x00000000U
@@ -7551,7 +7508,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007AC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B0[0:0] = 0x00000000U
@@ -7580,7 +7537,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B4[0:0] = 0x00000000U
@@ -7609,7 +7566,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007B8[0:0] = 0x00000001U
@@ -7626,7 +7583,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B8, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007BC[0:0] = 0x00000001U
@@ -7643,7 +7600,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007BC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007BC, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007C0[0:0] = 0x00000000U
@@ -7672,7 +7629,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU ,0x000002E0U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007C4[0:0] = 0x00000001U
@@ -7701,11 +7658,11 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU ,0x000002E1U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007C8[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007C8[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007C8[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -7730,11 +7687,11 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000201U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007CC[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // ..
+    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000200U),
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007CC[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007CC[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -7759,8 +7716,8 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007CC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000201U),
+    // ..
+    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000200U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D0[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
@@ -7788,7 +7745,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU ,0x00000280U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D4[0:0] = 0x00000000U
@@ -7817,7 +7774,7 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU ,0x00000280U),
     // .. SDIO0_WP_SEL = 46
     // .. ==> 0XF8000830[5:0] = 0x0000002EU
@@ -7825,14 +7782,14 @@ unsigned long ps7_mio_init_data_2_0[] =
     // .. SDIO0_CD_SEL = 47
     // .. ==> 0XF8000830[21:16] = 0x0000002FU
     // ..     ==> MASK : 0x003F0000U    VAL : 0x002F0000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000830, 0x003F003FU ,0x002F002EU),
     // .. FINISH: MIO PROGRAMMING
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -7848,7 +7805,7 @@ unsigned long ps7_peripherals_init_data_
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS
@@ -7858,7 +7815,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B48[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[7:7] = 0x00000001U
@@ -7866,7 +7823,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[7:7] = 0x00000001U
@@ -7874,7 +7831,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[7:7] = 0x00000001U
@@ -7882,14 +7839,14 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000180U ,0x00000180U),
     // .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // .. START: SRAM/NOR SET OPMODE
@@ -7898,12 +7855,12 @@ unsigned long ps7_peripherals_init_data_
     // .. BDIV = 0x6
     // .. ==> 0XE0001034[7:0] = 0x00000006U
     // ..     ==> MASK : 0x000000FFU    VAL : 0x00000006U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
     // .. CD = 0x3e
     // .. ==> 0XE0001018[15:0] = 0x0000003EU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000003EU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
     // .. STPBRK = 0x0
     // .. ==> 0XE0001000[8:8] = 0x00000000U
@@ -7932,7 +7889,7 @@ unsigned long ps7_peripherals_init_data_
     // .. RXRES = 0x1
     // .. ==> 0XE0001000[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001000, 0x000001FFU ,0x00000017U),
     // .. IRMODE = 0x0
     // .. ==> 0XE0001004[11:11] = 0x00000000U
@@ -7955,21 +7912,21 @@ unsigned long ps7_peripherals_init_data_
     // .. CLKS = 0x0
     // .. ==> 0XE0001004[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001004, 0x00000FFFU ,0x00000020U),
     // .. FINISH: UART REGISTERS
     // .. START: QSPI REGISTERS
     // .. Holdb_dr = 1
     // .. ==> 0XE000D000[19:19] = 0x00000001U
     // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE000D000, 0x00080000U ,0x00080000U),
     // .. FINISH: QSPI REGISTERS
     // .. START: PL POWER ON RESET REGISTERS
     // .. PCFG_POR_CNT_4K = 0
     // .. ==> 0XF8007000[29:29] = 0x00000000U
     // ..     ==> MASK : 0x20000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8007000, 0x20000000U ,0x00000000U),
     // .. FINISH: PL POWER ON RESET REGISTERS
     // .. START: SMC TIMING CALCULATION REGISTER UPDATE
@@ -8018,7 +7975,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8056,7 +8013,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8096,7 +8053,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8134,7 +8091,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8174,7 +8131,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8212,7 +8169,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -8247,7 +8204,7 @@ unsigned long ps7_post_config_2_0[] = {
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: ENABLING LEVEL SHIFTER
@@ -8257,7 +8214,7 @@ unsigned long ps7_post_config_2_0[] = {
     // .. USER_INP_ICT_EN_1 = 3
     // .. ==> 0XF8000900[3:2] = 0x00000003U
     // ..     ==> MASK : 0x0000000CU    VAL : 0x0000000CU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000900, 0x0000000FU ,0x0000000FU),
     // .. FINISH: ENABLING LEVEL SHIFTER
     // .. START: FPGA RESETS TO 0
@@ -8324,7 +8281,7 @@ unsigned long ps7_post_config_2_0[] = {
     // .. FPGA0_OUT_RST = 0
     // .. ==> 0XF8000240[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU ,0x00000000U),
     // .. FINISH: FPGA RESETS TO 0
     // .. START: AFI REGISTERS
@@ -8341,7 +8298,7 @@ unsigned long ps7_post_config_2_0[] = {
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -8358,17 +8315,17 @@ unsigned long ps7_debug_2_0[] = {
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8898FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8898FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8899FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8899FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8809FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8809FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. FINISH: UNLOCKING CTI REGISTERS
     // .. .. START: ENABLING CTI MODULES AND CHANNELS
@@ -8389,7 +8346,7 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: PLL SLCR REGISTERS
@@ -8403,48 +8360,48 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. .. LOCK_CNT = 0xfa
     // .. .. ==> 0XF8000110[21:12] = 0x000000FAU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x000FA000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U ,0x000FA220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x28
     // .. .. .. ==> 0XF8000100[18:12] = 0x00000028U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00028000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x0007F000U ,0x00028000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000100[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. ARM_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000001U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000100[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. SRCSEL = 0x0
@@ -8468,7 +8425,7 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. .. .. CPU_PERI_CLKACT = 0x1
     // .. .. .. ==> 0XF8000120[28:28] = 0x00000001U
     // .. .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000120, 0x1F003F30U ,0x1F000200U),
     // .. .. FINISH: ARM PLL INIT
     // .. .. START: DDR PLL INIT
@@ -8481,48 +8438,48 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. .. LOCK_CNT = 0x12c
     // .. .. ==> 0XF8000114[21:12] = 0x0000012CU
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x0012C000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U ,0x0012C220U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x20
     // .. .. .. ==> 0XF8000104[18:12] = 0x00000020U
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x00020000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x0007F000U ,0x00020000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000104[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. DDR_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[1:1] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000002U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000104[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. .. DDR_3XCLKACT = 0x1
@@ -8537,7 +8494,7 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. .. .. DDR_2XCLK_DIVISOR = 0x3
     // .. .. .. ==> 0XF8000124[31:26] = 0x00000003U
     // .. .. ..     ==> MASK : 0xFC000000U    VAL : 0x0C000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000124, 0xFFF00003U ,0x0C200003U),
     // .. .. FINISH: DDR PLL INIT
     // .. .. START: IO PLL INIT
@@ -8550,48 +8507,48 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. .. LOCK_CNT = 0x145
     // .. .. ==> 0XF8000118[21:12] = 0x00000145U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00145000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U ,0x001452C0U),
     // .. .. .. START: UPDATE FB_DIV
     // .. .. .. PLL_FDIV = 0x1e
     // .. .. .. ==> 0XF8000108[18:12] = 0x0000001EU
     // .. .. ..     ==> MASK : 0x0007F000U    VAL : 0x0001E000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x0007F000U ,0x0001E000U),
     // .. .. .. FINISH: UPDATE FB_DIV
     // .. .. .. START: BY PASS PLL
     // .. .. .. PLL_BYPASS_FORCE = 1
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000010U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000010U),
     // .. .. .. FINISH: BY PASS PLL
     // .. .. .. START: ASSERT RESET
     // .. .. .. PLL_RESET = 1
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000001U),
     // .. .. .. FINISH: ASSERT RESET
     // .. .. .. START: DEASSERT RESET
     // .. .. .. PLL_RESET = 0
     // .. .. .. ==> 0XF8000108[0:0] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000001U ,0x00000000U),
     // .. .. .. FINISH: DEASSERT RESET
     // .. .. .. START: CHECK PLL STATUS
     // .. .. .. IO_PLL_LOCK = 1
     // .. .. .. ==> 0XF800010C[2:2] = 0x00000001U
     // .. .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKPOLL(0XF800010C, 0x00000004U),
     // .. .. .. FINISH: CHECK PLL STATUS
     // .. .. .. START: REMOVE PLL BY PASS
     // .. .. .. PLL_BYPASS_FORCE = 0
     // .. .. .. ==> 0XF8000108[4:4] = 0x00000000U
     // .. .. ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // .. .. ..
+    // .. .. ..
     EMIT_MASKWRITE(0XF8000108, 0x00000010U ,0x00000000U),
     // .. .. .. FINISH: REMOVE PLL BY PASS
     // .. .. FINISH: IO PLL INIT
@@ -8600,7 +8557,7 @@ unsigned long ps7_pll_init_data_1_0[] =
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -8616,28 +8573,28 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: CLOCK CONTROL SLCR REGISTERS
     // .. CLKACT = 0x1
     // .. ==> 0XF8000128[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. DIVISOR0 = 0x23
-    // .. ==> 0XF8000128[13:8] = 0x00000023U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00002300U
-    // .. DIVISOR1 = 0x3
-    // .. ==> 0XF8000128[25:20] = 0x00000003U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00300000U
-    // ..
-    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00302301U),
+    // .. DIVISOR0 = 0xf
+    // .. ==> 0XF8000128[13:8] = 0x0000000FU
+    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000F00U
+    // .. DIVISOR1 = 0x7
+    // .. ==> 0XF8000128[25:20] = 0x00000007U
+    // ..     ==> MASK : 0x03F00000U    VAL : 0x00700000U
+    // ..
+    EMIT_MASKWRITE(0XF8000128, 0x03F03F01U ,0x00700F01U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000138[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
     // .. SRCSEL = 0x0
     // .. ==> 0XF8000138[4:4] = 0x00000000U
     // ..     ==> MASK : 0x00000010U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000138, 0x00000011U ,0x00000001U),
     // .. CLKACT = 0x1
     // .. ==> 0XF8000140[0:0] = 0x00000001U
@@ -8651,7 +8608,7 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. DIVISOR1 = 0x1
     // .. ==> 0XF8000140[25:20] = 0x00000001U
     // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000140, 0x03F03F71U ,0x00100801U),
     // .. CLKACT = 0x1
     // .. ==> 0XF800014C[0:0] = 0x00000001U
@@ -8662,7 +8619,7 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. DIVISOR = 0x5
     // .. ==> 0XF800014C[13:8] = 0x00000005U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800014C, 0x00003F31U ,0x00000501U),
     // .. CLKACT0 = 0x1
     // .. ==> 0XF8000150[0:0] = 0x00000001U
@@ -8676,7 +8633,7 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000150[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000150, 0x00003F33U ,0x00001401U),
     // .. CLKACT0 = 0x0
     // .. ==> 0XF8000154[0:0] = 0x00000000U
@@ -8690,123 +8647,92 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. DIVISOR = 0x14
     // .. ==> 0XF8000154[13:8] = 0x00000014U
     // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000154, 0x00003F33U ,0x00001402U),
-    // .. CLKACT = 0x1
-    // .. ==> 0XF8000168[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000168[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR = 0x5
-    // .. ==> 0XF8000168[13:8] = 0x00000005U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
-    // ..
+    // .. .. START: TRACE CLOCK
+    // .. .. FINISH: TRACE CLOCK
+    // .. .. CLKACT = 0x1
+    // .. .. ==> 0XF8000168[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000168[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR = 0x5
+    // .. .. ==> 0XF8000168[13:8] = 0x00000005U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000500U
+    // .. ..
     EMIT_MASKWRITE(0XF8000168, 0x00003F31U ,0x00000501U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000170[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0xa
-    // .. ==> 0XF8000170[13:8] = 0x0000000AU
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000A00U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000170[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100A00U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000180[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x7
-    // .. ==> 0XF8000180[13:8] = 0x00000007U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000180[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000180, 0x03F03F30U ,0x00100700U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF8000190[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF8000190[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF8000190[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF8000190, 0x03F03F30U ,0x00101400U),
-    // .. SRCSEL = 0x0
-    // .. ==> 0XF80001A0[5:4] = 0x00000000U
-    // ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
-    // .. DIVISOR0 = 0x14
-    // .. ==> 0XF80001A0[13:8] = 0x00000014U
-    // ..     ==> MASK : 0x00003F00U    VAL : 0x00001400U
-    // .. DIVISOR1 = 0x1
-    // .. ==> 0XF80001A0[25:20] = 0x00000001U
-    // ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
-    // ..
-    EMIT_MASKWRITE(0XF80001A0, 0x03F03F30U ,0x00101400U),
-    // .. CLK_621_TRUE = 0x1
-    // .. ==> 0XF80001C4[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // .. .. SRCSEL = 0x0
+    // .. .. ==> 0XF8000170[5:4] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000030U    VAL : 0x00000000U
+    // .. .. DIVISOR0 = 0x7
+    // .. .. ==> 0XF8000170[13:8] = 0x00000007U
+    // .. ..     ==> MASK : 0x00003F00U    VAL : 0x00000700U
+    // .. .. DIVISOR1 = 0x1
+    // .. .. ==> 0XF8000170[25:20] = 0x00000001U
+    // .. ..     ==> MASK : 0x03F00000U    VAL : 0x00100000U
+    // .. ..
+    EMIT_MASKWRITE(0XF8000170, 0x03F03F30U ,0x00100700U),
+    // .. .. CLK_621_TRUE = 0x1
+    // .. .. ==> 0XF80001C4[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. ..
     EMIT_MASKWRITE(0XF80001C4, 0x00000001U ,0x00000001U),
-    // .. DMA_CPU_2XCLKACT = 0x1
-    // .. ==> 0XF800012C[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // .. USB0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[2:2] = 0x00000001U
-    // ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
-    // .. USB1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[3:3] = 0x00000001U
-    // ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. GEM0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[6:6] = 0x00000001U
-    // ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
-    // .. GEM1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[7:7] = 0x00000000U
-    // ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
-    // .. SDI0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[10:10] = 0x00000001U
-    // ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
-    // .. SDI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[11:11] = 0x00000000U
-    // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // .. SPI0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[14:14] = 0x00000000U
-    // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // .. SPI1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[15:15] = 0x00000000U
-    // ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
-    // .. CAN0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[16:16] = 0x00000000U
-    // ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. CAN1_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[17:17] = 0x00000000U
-    // ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
-    // .. I2C0_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[18:18] = 0x00000001U
-    // ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
-    // .. I2C1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[19:19] = 0x00000001U
-    // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. UART0_CPU_1XCLKACT = 0x0
-    // .. ==> 0XF800012C[20:20] = 0x00000000U
-    // ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
-    // .. UART1_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[21:21] = 0x00000001U
-    // ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
-    // .. GPIO_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[22:22] = 0x00000001U
-    // ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
-    // .. LQSPI_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[23:23] = 0x00000001U
-    // ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
-    // .. SMC_CPU_1XCLKACT = 0x1
-    // .. ==> 0XF800012C[24:24] = 0x00000001U
-    // ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
-    // ..
+    // .. .. DMA_CPU_2XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[0:0] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. .. USB0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[2:2] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000004U    VAL : 0x00000004U
+    // .. .. USB1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[3:3] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
+    // .. .. GEM0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[6:6] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000040U    VAL : 0x00000040U
+    // .. .. GEM1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[7:7] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000080U    VAL : 0x00000000U
+    // .. .. SDI0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[10:10] = 0x00000001U
+    // .. ..     ==> MASK : 0x00000400U    VAL : 0x00000400U
+    // .. .. SDI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[11:11] = 0x00000000U
+    // .. ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
+    // .. .. SPI0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[14:14] = 0x00000000U
+    // .. ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
+    // .. .. SPI1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[15:15] = 0x00000000U
+    // .. ..     ==> MASK : 0x00008000U    VAL : 0x00000000U
+    // .. .. CAN0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[16:16] = 0x00000000U
+    // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
+    // .. .. CAN1_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[17:17] = 0x00000000U
+    // .. ..     ==> MASK : 0x00020000U    VAL : 0x00000000U
+    // .. .. I2C0_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[18:18] = 0x00000001U
+    // .. ..     ==> MASK : 0x00040000U    VAL : 0x00040000U
+    // .. .. I2C1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[19:19] = 0x00000001U
+    // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
+    // .. .. UART0_CPU_1XCLKACT = 0x0
+    // .. .. ==> 0XF800012C[20:20] = 0x00000000U
+    // .. ..     ==> MASK : 0x00100000U    VAL : 0x00000000U
+    // .. .. UART1_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[21:21] = 0x00000001U
+    // .. ..     ==> MASK : 0x00200000U    VAL : 0x00200000U
+    // .. .. GPIO_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[22:22] = 0x00000001U
+    // .. ..     ==> MASK : 0x00400000U    VAL : 0x00400000U
+    // .. .. LQSPI_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[23:23] = 0x00000001U
+    // .. ..     ==> MASK : 0x00800000U    VAL : 0x00800000U
+    // .. .. SMC_CPU_1XCLKACT = 0x1
+    // .. .. ==> 0XF800012C[24:24] = 0x00000001U
+    // .. ..     ==> MASK : 0x01000000U    VAL : 0x01000000U
+    // .. ..
     EMIT_MASKWRITE(0XF800012C, 0x01FFCCCDU ,0x01EC044DU),
     // .. FINISH: CLOCK CONTROL SLCR REGISTERS
     // .. START: THIS SHOULD BE BLANK
@@ -8815,7 +8741,7 @@ unsigned long ps7_clock_init_data_1_0[]
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -8853,7 +8779,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000080U),
     // .. .. FINISH: LOCK DDR
     // .. .. reg_ddrc_t_rfc_nom_x32 = 0x81
@@ -8880,7 +8806,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_addrmap_4bank_ram = 0x0
     // .. .. ==> 0XF8006004[28:28] = 0x00000000U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006004, 0x1FFFFFFFU ,0x00081081U),
     // .. .. reg_ddrc_hpr_min_non_critical_x32 = 0xf
     // .. .. ==> 0XF8006008[10:0] = 0x0000000FU
@@ -8891,7 +8817,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_hpr_xact_run_length = 0xf
     // .. .. ==> 0XF8006008[25:22] = 0x0000000FU
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x03C00000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006008, 0x03FFFFFFU ,0x03C0780FU),
     // .. .. reg_ddrc_lpr_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF800600C[10:0] = 0x00000001U
@@ -8902,7 +8828,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_lpr_xact_run_length = 0x8
     // .. .. ==> 0XF800600C[25:22] = 0x00000008U
     // .. ..     ==> MASK : 0x03C00000U    VAL : 0x02000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800600C, 0x03FFFFFFU ,0x02001001U),
     // .. .. reg_ddrc_w_min_non_critical_x32 = 0x1
     // .. .. ==> 0XF8006010[10:0] = 0x00000001U
@@ -8913,39 +8839,39 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_w_max_starve_x32 = 0x2
     // .. .. ==> 0XF8006010[25:15] = 0x00000002U
     // .. ..     ==> MASK : 0x03FF8000U    VAL : 0x00010000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006010, 0x03FFFFFFU ,0x00014001U),
     // .. .. reg_ddrc_t_rc = 0x1b
     // .. .. ==> 0XF8006014[5:0] = 0x0000001BU
     // .. ..     ==> MASK : 0x0000003FU    VAL : 0x0000001BU
-    // .. .. reg_ddrc_t_rfc_min = 0x56
-    // .. .. ==> 0XF8006014[13:6] = 0x00000056U
-    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00001580U
+    // .. .. reg_ddrc_t_rfc_min = 0xa0
+    // .. .. ==> 0XF8006014[13:6] = 0x000000A0U
+    // .. ..     ==> MASK : 0x00003FC0U    VAL : 0x00002800U
     // .. .. reg_ddrc_post_selfref_gap_x32 = 0x10
     // .. .. ==> 0XF8006014[20:14] = 0x00000010U
     // .. ..     ==> MASK : 0x001FC000U    VAL : 0x00040000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004159BU),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006014, 0x001FFFFFU ,0x0004281BU),
     // .. .. reg_ddrc_wr2pre = 0x12
     // .. .. ==> 0XF8006018[4:0] = 0x00000012U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000012U
     // .. .. reg_ddrc_powerdown_to_x32 = 0x6
     // .. .. ==> 0XF8006018[9:5] = 0x00000006U
     // .. ..     ==> MASK : 0x000003E0U    VAL : 0x000000C0U
-    // .. .. reg_ddrc_t_faw = 0x18
-    // .. .. ==> 0XF8006018[15:10] = 0x00000018U
-    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00006000U
+    // .. .. reg_ddrc_t_faw = 0x16
+    // .. .. ==> 0XF8006018[15:10] = 0x00000016U
+    // .. ..     ==> MASK : 0x0000FC00U    VAL : 0x00005800U
     // .. .. reg_ddrc_t_ras_max = 0x24
     // .. .. ==> 0XF8006018[21:16] = 0x00000024U
     // .. ..     ==> MASK : 0x003F0000U    VAL : 0x00240000U
-    // .. .. reg_ddrc_t_ras_min = 0x14
-    // .. .. ==> 0XF8006018[26:22] = 0x00000014U
-    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x05000000U
+    // .. .. reg_ddrc_t_ras_min = 0x13
+    // .. .. ==> 0XF8006018[26:22] = 0x00000013U
+    // .. ..     ==> MASK : 0x07C00000U    VAL : 0x04C00000U
     // .. .. reg_ddrc_t_cke = 0x4
     // .. .. ==> 0XF8006018[31:28] = 0x00000004U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x40000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x452460D2U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006018, 0xF7FFFFFFU ,0x44E458D2U),
     // .. .. reg_ddrc_write_latency = 0x5
     // .. .. ==> 0XF800601C[4:0] = 0x00000005U
     // .. ..     ==> MASK : 0x0000001FU    VAL : 0x00000005U
@@ -8967,7 +8893,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_t_rcd = 0x7
     // .. .. ==> 0XF800601C[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800601C, 0xFFFFFFFFU ,0x720238E5U),
     // .. .. reg_ddrc_t_ccd = 0x4
     // .. .. ==> 0XF8006020[4:2] = 0x00000004U
@@ -9005,7 +8931,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_loopback = 0x0
     // .. .. ==> 0XF8006020[31:31] = 0x00000000U
     // .. ..     ==> MASK : 0x80000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006020, 0xFFFFFFFCU ,0x272872D0U),
     // .. .. reg_ddrc_en_2t_timing_mode = 0x0
     // .. .. ==> 0XF8006024[0:0] = 0x00000000U
@@ -9034,7 +8960,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_mr_rdata_valid = 0x0
     // .. .. ==> 0XF8006024[27:27] = 0x00000000U
     // .. ..     ==> MASK : 0x08000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006024, 0x0FFFFFFFU ,0x0000003CU),
     // .. .. reg_ddrc_final_wait_x32 = 0x7
     // .. .. ==> 0XF8006028[6:0] = 0x00000007U
@@ -9045,7 +8971,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_t_mrd = 0x4
     // .. .. ==> 0XF8006028[13:11] = 0x00000004U
     // .. ..     ==> MASK : 0x00003800U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006028, 0x00003FFFU ,0x00002007U),
     // .. .. reg_ddrc_emr2 = 0x8
     // .. .. ==> 0XF800602C[15:0] = 0x00000008U
@@ -9053,7 +8979,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_emr3 = 0x0
     // .. .. ==> 0XF800602C[31:16] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800602C, 0xFFFFFFFFU ,0x00000008U),
     // .. .. reg_ddrc_mr = 0x930
     // .. .. ==> 0XF8006030[15:0] = 0x00000930U
@@ -9061,22 +8987,22 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_emr = 0x4
     // .. .. ==> 0XF8006030[31:16] = 0x00000004U
     // .. ..     ==> MASK : 0xFFFF0000U    VAL : 0x00040000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006030, 0xFFFFFFFFU ,0x00040930U),
     // .. .. reg_ddrc_burst_rdwr = 0x4
     // .. .. ==> 0XF8006034[3:0] = 0x00000004U
     // .. ..     ==> MASK : 0x0000000FU    VAL : 0x00000004U
-    // .. .. reg_ddrc_pre_cke_x1024 = 0x105
-    // .. .. ==> 0XF8006034[13:4] = 0x00000105U
-    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x00001050U
+    // .. .. reg_ddrc_pre_cke_x1024 = 0x16d
+    // .. .. ==> 0XF8006034[13:4] = 0x0000016DU
+    // .. ..     ==> MASK : 0x00003FF0U    VAL : 0x000016D0U
     // .. .. reg_ddrc_post_cke_x1024 = 0x1
     // .. .. ==> 0XF8006034[25:16] = 0x00000001U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00010000U
     // .. .. reg_ddrc_burstchop = 0x0
     // .. .. ==> 0XF8006034[28:28] = 0x00000000U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x00000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x00011054U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006034, 0x13FF3FFFU ,0x000116D4U),
     // .. .. reg_ddrc_force_low_pri_n = 0x0
     // .. .. ==> 0XF8006038[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
@@ -9095,7 +9021,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dq0_wait_t = 0x0
     // .. .. ==> 0XF8006038[12:9] = 0x00000000U
     // .. ..     ==> MASK : 0x00001E00U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006038, 0x00001FC3U ,0x00000000U),
     // .. .. reg_ddrc_addrmap_bank_b0 = 0x7
     // .. .. ==> 0XF800603C[3:0] = 0x00000007U
@@ -9112,7 +9038,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_addrmap_col_b6 = 0x0
     // .. .. ==> 0XF800603C[19:16] = 0x00000000U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800603C, 0x000FFFFFU ,0x00000777U),
     // .. .. reg_ddrc_addrmap_col_b2 = 0x0
     // .. .. ==> 0XF8006040[3:0] = 0x00000000U
@@ -9138,7 +9064,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_addrmap_col_b11 = 0xf
     // .. .. ==> 0XF8006040[31:28] = 0x0000000FU
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0xF0000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006040, 0xFFFFFFFFU ,0xFFF00000U),
     // .. .. reg_ddrc_addrmap_row_b0 = 0x6
     // .. .. ==> 0XF8006044[3:0] = 0x00000006U
@@ -9155,14 +9081,14 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_addrmap_row_b13 = 0x6
     // .. .. ==> 0XF8006044[19:16] = 0x00000006U
     // .. ..     ==> MASK : 0x000F0000U    VAL : 0x00060000U
-    // .. .. reg_ddrc_addrmap_row_b14 = 0xf
-    // .. .. ==> 0XF8006044[23:20] = 0x0000000FU
-    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00F00000U
+    // .. .. reg_ddrc_addrmap_row_b14 = 0x6
+    // .. .. ==> 0XF8006044[23:20] = 0x00000006U
+    // .. ..     ==> MASK : 0x00F00000U    VAL : 0x00600000U
     // .. .. reg_ddrc_addrmap_row_b15 = 0xf
     // .. .. ==> 0XF8006044[27:24] = 0x0000000FU
     // .. ..     ==> MASK : 0x0F000000U    VAL : 0x0F000000U
-    // .. ..
-    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0FF66666U),
+    // .. ..
+    EMIT_MASKWRITE(0XF8006044, 0x0FFFFFFFU ,0x0F666666U),
     // .. .. reg_ddrc_rank0_rd_odt = 0x0
     // .. .. ==> 0XF8006048[2:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000000U
@@ -9196,7 +9122,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_rank3_wr_odt = 0x0
     // .. .. ==> 0XF8006048[29:27] = 0x00000000U
     // .. ..     ==> MASK : 0x38000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006048, 0x3FFFFFFFU ,0x0003C248U),
     // .. .. reg_phy_rd_cmd_to_data = 0x0
     // .. .. ==> 0XF8006050[3:0] = 0x00000000U
@@ -9228,7 +9154,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wrlvl_num_of_dq0 = 0x7
     // .. .. ==> 0XF8006050[31:28] = 0x00000007U
     // .. ..     ==> MASK : 0xF0000000U    VAL : 0x70000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006050, 0xFF0F8FFFU ,0x77010800U),
     // .. .. reg_ddrc_dll_calib_to_min_x1024 = 0x1
     // .. .. ==> 0XF8006058[7:0] = 0x00000001U
@@ -9239,7 +9165,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dis_dll_calib = 0x0
     // .. .. ==> 0XF8006058[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006058, 0x0001FFFFU ,0x00000101U),
     // .. .. reg_ddrc_rd_odt_delay = 0x3
     // .. .. ==> 0XF800605C[3:0] = 0x00000003U
@@ -9253,7 +9179,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_wr_odt_hold = 0x5
     // .. .. ==> 0XF800605C[15:12] = 0x00000005U
     // .. ..     ==> MASK : 0x0000F000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800605C, 0x0000FFFFU ,0x00005003U),
     // .. .. reg_ddrc_pageclose = 0x0
     // .. .. ==> 0XF8006060[0:0] = 0x00000000U
@@ -9276,7 +9202,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_selfref_en = 0x0
     // .. .. ==> 0XF8006060[12:12] = 0x00000000U
     // .. ..     ==> MASK : 0x00001000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006060, 0x000017FFU ,0x0000003EU),
     // .. .. reg_ddrc_go2critical_hysteresis = 0x0
     // .. .. ==> 0XF8006064[12:5] = 0x00000000U
@@ -9284,7 +9210,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_go2critical_en = 0x1
     // .. .. ==> 0XF8006064[17:17] = 0x00000001U
     // .. ..     ==> MASK : 0x00020000U    VAL : 0x00020000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006064, 0x00021FE0U ,0x00020000U),
     // .. .. reg_ddrc_wrlvl_ww = 0x41
     // .. .. ==> 0XF8006068[7:0] = 0x00000041U
@@ -9295,7 +9221,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dfi_t_wlmrd = 0x28
     // .. .. ==> 0XF8006068[25:16] = 0x00000028U
     // .. ..     ==> MASK : 0x03FF0000U    VAL : 0x00280000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006068, 0x03FFFFFFU ,0x00284141U),
     // .. .. dfi_t_ctrlupd_interval_min_x1024 = 0x10
     // .. .. ==> 0XF800606C[7:0] = 0x00000010U
@@ -9303,7 +9229,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. dfi_t_ctrlupd_interval_max_x1024 = 0x16
     // .. .. ==> 0XF800606C[15:8] = 0x00000016U
     // .. ..     ==> MASK : 0x0000FF00U    VAL : 0x00001600U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800606C, 0x0000FFFFU ,0x00001610U),
     // .. .. refresh_timer0_start_value_x32 = 0x0
     // .. .. ==> 0XF80060A0[11:0] = 0x00000000U
@@ -9311,7 +9237,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. refresh_timer1_start_value_x32 = 0x8
     // .. .. ==> 0XF80060A0[23:12] = 0x00000008U
     // .. ..     ==> MASK : 0x00FFF000U    VAL : 0x00008000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A0, 0x00FFFFFFU ,0x00008000U),
     // .. .. reg_ddrc_dis_auto_zq = 0x0
     // .. .. ==> 0XF80060A4[0:0] = 0x00000000U
@@ -9328,7 +9254,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_t_zq_short_nop = 0x40
     // .. .. ==> 0XF80060A4[31:22] = 0x00000040U
     // .. ..     ==> MASK : 0xFFC00000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A4, 0xFFFFFFFFU ,0x10200802U),
     // .. .. t_zq_short_interval_x1024 = 0xcb73
     // .. .. ==> 0XF80060A8[19:0] = 0x0000CB73U
@@ -9336,7 +9262,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. dram_rstn_x1024 = 0x69
     // .. .. ==> 0XF80060A8[27:20] = 0x00000069U
     // .. ..     ==> MASK : 0x0FF00000U    VAL : 0x06900000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060A8, 0x0FFFFFFFU ,0x0690CB73U),
     // .. .. deeppowerdown_en = 0x0
     // .. .. ==> 0XF80060AC[0:0] = 0x00000000U
@@ -9344,7 +9270,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. deeppowerdown_to_x1024 = 0xff
     // .. .. ==> 0XF80060AC[8:1] = 0x000000FFU
     // .. ..     ==> MASK : 0x000001FEU    VAL : 0x000001FEU
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060AC, 0x000001FFU ,0x000001FEU),
     // .. .. dfi_wrlvl_max_x1024 = 0xfff
     // .. .. ==> 0XF80060B0[11:0] = 0x00000FFFU
@@ -9367,7 +9293,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dfi_rd_data_eye_train = 0x1
     // .. .. ==> 0XF80060B0[28:28] = 0x00000001U
     // .. ..     ==> MASK : 0x10000000U    VAL : 0x10000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B0, 0x1FFFFFFFU ,0x1CFFFFFFU),
     // .. .. reg_ddrc_2t_delay = 0x0
     // .. .. ==> 0XF80060B4[8:0] = 0x00000000U
@@ -9378,7 +9304,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dis_pre_bypass = 0x0
     // .. .. ==> 0XF80060B4[10:10] = 0x00000000U
     // .. ..     ==> MASK : 0x00000400U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B4, 0x000007FFU ,0x00000200U),
     // .. .. reg_ddrc_dfi_t_rddata_en = 0x6
     // .. .. ==> 0XF80060B8[4:0] = 0x00000006U
@@ -9389,7 +9315,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dfi_t_ctrlup_max = 0x40
     // .. .. ==> 0XF80060B8[24:15] = 0x00000040U
     // .. ..     ==> MASK : 0x01FF8000U    VAL : 0x00200000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060B8, 0x01FFFFFFU ,0x00200066U),
     // .. .. START: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 1
@@ -9398,7 +9324,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 1
     // .. .. ==> 0XF80060C4[1:1] = 0x00000001U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000002U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000003U),
     // .. .. FINISH: RESET ECC ERROR
     // .. .. Clear_Uncorrectable_DRAM_ECC_error = 0x0
@@ -9407,7 +9333,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. Clear_Correctable_DRAM_ECC_error = 0x0
     // .. .. ==> 0XF80060C4[1:1] = 0x00000000U
     // .. ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C4, 0x00000003U ,0x00000000U),
     // .. .. CORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060C8[0:0] = 0x00000000U
@@ -9415,12 +9341,12 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. ECC_CORRECTED_BIT_NUM = 0x0
     // .. .. ==> 0XF80060C8[7:1] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FEU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060C8, 0x000000FFU ,0x00000000U),
     // .. .. UNCORR_ECC_LOG_VALID = 0x0
     // .. .. ==> 0XF80060DC[0:0] = 0x00000000U
     // .. ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060DC, 0x00000001U ,0x00000000U),
     // .. .. STAT_NUM_CORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[15:8] = 0x00000000U
@@ -9428,7 +9354,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. STAT_NUM_UNCORR_ERR = 0x0
     // .. .. ==> 0XF80060F0[7:0] = 0x00000000U
     // .. ..     ==> MASK : 0x000000FFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F0, 0x0000FFFFU ,0x00000000U),
     // .. .. reg_ddrc_ecc_mode = 0x0
     // .. .. ==> 0XF80060F4[2:0] = 0x00000000U
@@ -9436,7 +9362,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dis_scrub = 0x1
     // .. .. ==> 0XF80060F4[3:3] = 0x00000001U
     // .. ..     ==> MASK : 0x00000008U    VAL : 0x00000008U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80060F4, 0x0000000FU ,0x00000008U),
     // .. .. reg_phy_dif_on = 0x0
     // .. .. ==> 0XF8006114[3:0] = 0x00000000U
@@ -9444,7 +9370,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dif_off = 0x0
     // .. .. ==> 0XF8006114[7:4] = 0x00000000U
     // .. ..     ==> MASK : 0x000000F0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006114, 0x000000FFU ,0x00000000U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006118[0:0] = 0x00000001U
@@ -9473,7 +9399,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006118[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006118, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF800611C[0:0] = 0x00000001U
@@ -9502,7 +9428,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF800611C[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800611C, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006120[0:0] = 0x00000001U
@@ -9531,7 +9457,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006120[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006120, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_data_slice_in_use = 0x1
     // .. .. ==> 0XF8006124[0:0] = 0x00000001U
@@ -9560,7 +9486,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_dq_offset = 0x40
     // .. .. ==> 0XF8006124[30:24] = 0x00000040U
     // .. ..     ==> MASK : 0x7F000000U    VAL : 0x40000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006124, 0x7FFFFFFFU ,0x40000001U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF800612C[9:0] = 0x00000003U
@@ -9568,7 +9494,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xcf
     // .. .. ==> 0XF800612C[19:10] = 0x000000CFU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00033C00U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800612C, 0x000FFFFFU ,0x00033C03U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x3
     // .. .. ==> 0XF8006130[9:0] = 0x00000003U
@@ -9576,7 +9502,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xd0
     // .. .. ==> 0XF8006130[19:10] = 0x000000D0U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00034000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006130, 0x000FFFFFU ,0x00034003U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006134[9:0] = 0x00000000U
@@ -9584,7 +9510,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xbd
     // .. .. ==> 0XF8006134[19:10] = 0x000000BDU
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x0002F400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006134, 0x000FFFFFU ,0x0002F400U),
     // .. .. reg_phy_wrlvl_init_ratio = 0x0
     // .. .. ==> 0XF8006138[9:0] = 0x00000000U
@@ -9592,7 +9518,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_gatelvl_init_ratio = 0xc1
     // .. .. ==> 0XF8006138[19:10] = 0x000000C1U
     // .. ..     ==> MASK : 0x000FFC00U    VAL : 0x00030400U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006138, 0x000FFFFFU ,0x00030400U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006140[9:0] = 0x00000035U
@@ -9603,7 +9529,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006140[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006140, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006144[9:0] = 0x00000035U
@@ -9614,7 +9540,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006144[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006144, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF8006148[9:0] = 0x00000035U
@@ -9625,7 +9551,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006148[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006148, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_rd_dqs_slave_ratio = 0x35
     // .. .. ==> 0XF800614C[9:0] = 0x00000035U
@@ -9636,7 +9562,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_rd_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800614C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800614C, 0x000FFFFFU ,0x00000035U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006154[9:0] = 0x00000083U
@@ -9647,7 +9573,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006154[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006154, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x83
     // .. .. ==> 0XF8006158[9:0] = 0x00000083U
@@ -9658,7 +9584,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006158[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006158, 0x000FFFFFU ,0x00000083U),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x7f
     // .. .. ==> 0XF800615C[9:0] = 0x0000007FU
@@ -9669,7 +9595,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF800615C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800615C, 0x000FFFFFU ,0x0000007FU),
     // .. .. reg_phy_wr_dqs_slave_ratio = 0x78
     // .. .. ==> 0XF8006160[9:0] = 0x00000078U
@@ -9680,7 +9606,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_dqs_slave_delay = 0x0
     // .. .. ==> 0XF8006160[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006160, 0x000FFFFFU ,0x00000078U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x124
     // .. .. ==> 0XF8006168[10:0] = 0x00000124U
@@ -9691,7 +9617,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006168[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006168, 0x001FFFFFU ,0x00000124U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x125
     // .. .. ==> 0XF800616C[10:0] = 0x00000125U
@@ -9702,7 +9628,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF800616C[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800616C, 0x001FFFFFU ,0x00000125U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x112
     // .. .. ==> 0XF8006170[10:0] = 0x00000112U
@@ -9713,7 +9639,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006170[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006170, 0x001FFFFFU ,0x00000112U),
     // .. .. reg_phy_fifo_we_slave_ratio = 0x116
     // .. .. ==> 0XF8006174[10:0] = 0x00000116U
@@ -9724,7 +9650,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_fifo_we_in_delay = 0x0
     // .. .. ==> 0XF8006174[20:12] = 0x00000000U
     // .. ..     ==> MASK : 0x001FF000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006174, 0x001FFFFFU ,0x00000116U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF800617C[9:0] = 0x000000C3U
@@ -9735,7 +9661,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF800617C[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800617C, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xc3
     // .. .. ==> 0XF8006180[9:0] = 0x000000C3U
@@ -9746,7 +9672,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006180[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006180, 0x000FFFFFU ,0x000000C3U),
     // .. .. reg_phy_wr_data_slave_ratio = 0xbf
     // .. .. ==> 0XF8006184[9:0] = 0x000000BFU
@@ -9757,7 +9683,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006184[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006184, 0x000FFFFFU ,0x000000BFU),
     // .. .. reg_phy_wr_data_slave_ratio = 0xb8
     // .. .. ==> 0XF8006188[9:0] = 0x000000B8U
@@ -9768,7 +9694,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_wr_data_slave_delay = 0x0
     // .. .. ==> 0XF8006188[19:11] = 0x00000000U
     // .. ..     ==> MASK : 0x000FF800U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006188, 0x000FFFFFU ,0x000000B8U),
     // .. .. reg_phy_loopback = 0x0
     // .. .. ==> 0XF8006190[0:0] = 0x00000000U
@@ -9818,7 +9744,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_int_lpbk = 0x0
     // .. .. ==> 0XF8006190[31:31] = 0x00000000U
     // .. ..     ==> MASK : 0x80000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006190, 0xFFFFFFFFU ,0x10040080U),
     // .. .. reg_phy_wr_rl_delay = 0x2
     // .. .. ==> 0XF8006194[4:0] = 0x00000002U
@@ -9844,12 +9770,12 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_phy_ctrl_slave_delay = 0x0
     // .. .. ==> 0XF8006194[19:18] = 0x00000000U
     // .. ..     ==> MASK : 0x000C0000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006194, 0x000FFFFFU ,0x0001FC82U),
     // .. .. reg_arb_page_addr_mask = 0x0
     // .. .. ==> 0XF8006204[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006204, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006208[9:0] = 0x000003FFU
@@ -9866,7 +9792,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006208[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006208, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF800620C[9:0] = 0x000003FFU
@@ -9883,7 +9809,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF800620C[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800620C, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006210[9:0] = 0x000003FFU
@@ -9900,7 +9826,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006210[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006210, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_wr_portn = 0x3ff
     // .. .. ==> 0XF8006214[9:0] = 0x000003FFU
@@ -9917,7 +9843,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_dis_rmw_portn = 0x1
     // .. .. ==> 0XF8006214[19:19] = 0x00000001U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006214, 0x000F03FFU ,0x000803FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006218[9:0] = 0x000003FFU
@@ -9934,7 +9860,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006218[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006218, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF800621C[9:0] = 0x000003FFU
@@ -9951,7 +9877,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF800621C[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF800621C, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006220[9:0] = 0x000003FFU
@@ -9968,7 +9894,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006220[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006220, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_arb_pri_rd_portn = 0x3ff
     // .. .. ==> 0XF8006224[9:0] = 0x000003FFU
@@ -9985,7 +9911,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_arb_set_hpr_rd_portn = 0x0
     // .. .. ==> 0XF8006224[19:19] = 0x00000000U
     // .. ..     ==> MASK : 0x00080000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006224, 0x000F03FFU ,0x000003FFU),
     // .. .. reg_ddrc_lpddr2 = 0x0
     // .. .. ==> 0XF80062A8[0:0] = 0x00000000U
@@ -9999,12 +9925,12 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_mr4_margin = 0x0
     // .. .. ==> 0XF80062A8[11:4] = 0x00000000U
     // .. ..     ==> MASK : 0x00000FF0U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062A8, 0x00000FF7U ,0x00000000U),
     // .. .. reg_ddrc_mr4_read_interval = 0x0
     // .. .. ==> 0XF80062AC[31:0] = 0x00000000U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062AC, 0xFFFFFFFFU ,0x00000000U),
     // .. .. reg_ddrc_min_stable_clock_x1 = 0x5
     // .. .. ==> 0XF80062B0[3:0] = 0x00000005U
@@ -10015,7 +9941,7 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_t_mrw = 0x5
     // .. .. ==> 0XF80062B0[21:12] = 0x00000005U
     // .. ..     ==> MASK : 0x003FF000U    VAL : 0x00005000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B0, 0x003FFFFFU ,0x00005125U),
     // .. .. reg_ddrc_max_auto_init_x1024 = 0xa8
     // .. .. ==> 0XF80062B4[7:0] = 0x000000A8U
@@ -10023,13 +9949,13 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dev_zqinit_x32 = 0x12
     // .. .. ==> 0XF80062B4[17:8] = 0x00000012U
     // .. ..     ==> MASK : 0x0003FF00U    VAL : 0x00001200U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF80062B4, 0x0003FFFFU ,0x000012A8U),
     // .. .. START: POLL ON DCI STATUS
     // .. .. DONE = 1
     // .. .. ==> 0XF8000B74[13:13] = 0x00000001U
     // .. ..     ==> MASK : 0x00002000U    VAL : 0x00002000U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8000B74, 0x00002000U),
     // .. .. FINISH: POLL ON DCI STATUS
     // .. .. START: UNLOCK DDR
@@ -10057,14 +9983,14 @@ unsigned long ps7_ddr_init_data_1_0[] =
     // .. .. reg_ddrc_dis_auto_refresh = 0x0
     // .. .. ==> 0XF8006000[16:16] = 0x00000000U
     // .. ..     ==> MASK : 0x00010000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8006000, 0x0001FFFFU ,0x00000081U),
     // .. .. FINISH: UNLOCK DDR
     // .. .. START: CHECK DDR STATUS
     // .. .. ddrc_reg_operating_mode = 1
     // .. .. ==> 0XF8006054[2:0] = 0x00000001U
     // .. ..     ==> MASK : 0x00000007U    VAL : 0x00000001U
-    // .. ..
+    // .. ..
     EMIT_MASKPOLL(0XF8006054, 0x00000007U),
     // .. .. FINISH: CHECK DDR STATUS
     // .. FINISH: DDR INITIALIZATION
@@ -10081,7 +10007,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: OCM REMAPPING
@@ -10114,7 +10040,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B40[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B40, 0x00000FFFU ,0x00000600U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B44[0:0] = 0x00000000U
@@ -10143,7 +10069,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B44[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B44, 0x00000FFFU ,0x00000600U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B48[0:0] = 0x00000000U
@@ -10172,7 +10098,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B48[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000FFFU ,0x00000672U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B4C[0:0] = 0x00000000U
@@ -10201,7 +10127,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B4C[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000FFFU ,0x00000672U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B50[0:0] = 0x00000000U
@@ -10230,7 +10156,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B50[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000FFFU ,0x00000674U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B54[0:0] = 0x00000000U
@@ -10259,7 +10185,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B54[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000FFFU ,0x00000674U),
     // .. INP_POWER = 0x0
     // .. ==> 0XF8000B58[0:0] = 0x00000000U
@@ -10288,7 +10214,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. PULLUP_EN = 0x0
     // .. ==> 0XF8000B58[11:11] = 0x00000000U
     // ..     ==> MASK : 0x00000800U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B58, 0x00000FFFU ,0x00000600U),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B5C[6:0] = 0x0000001CU
@@ -10308,7 +10234,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B5C[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B5C, 0xFFFFFFFFU ,0x0018C61CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B60[6:0] = 0x0000001CU
@@ -10328,7 +10254,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B60[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B60, 0xFFFFFFFFU ,0x00F9861CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B64[6:0] = 0x0000001CU
@@ -10348,7 +10274,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B64[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B64, 0xFFFFFFFFU ,0x00F9861CU),
     // .. DRIVE_P = 0x1c
     // .. ==> 0XF8000B68[6:0] = 0x0000001CU
@@ -10368,7 +10294,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. RTERM = 0x0
     // .. ==> 0XF8000B68[31:27] = 0x00000000U
     // ..     ==> MASK : 0xF8000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B68, 0xFFFFFFFFU ,0x00F9861CU),
     // .. VREF_INT_EN = 0x1
     // .. ==> 0XF8000B6C[0:0] = 0x00000001U
@@ -10394,7 +10320,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. CKE_PULLUP_EN = 0x0
     // .. ==> 0XF8000B6C[14:14] = 0x00000000U
     // ..     ==> MASK : 0x00004000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B6C, 0x000073FFU ,0x00000209U),
     // .. .. START: ASSERT RESET
     // .. .. RESET = 1
@@ -10403,7 +10329,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. .. VRN_OUT = 0x1
     // .. .. ==> 0XF8000B70[5:5] = 0x00000001U
     // .. ..     ==> MASK : 0x00000020U    VAL : 0x00000020U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000021U ,0x00000021U),
     // .. .. FINISH: ASSERT RESET
     // .. .. START: DEASSERT RESET
@@ -10413,7 +10339,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. .. VRN_OUT = 0x1
     // .. .. ==> 0XF8000B70[5:5] = 0x00000001U
     // .. ..     ==> MASK : 0x00000020U    VAL : 0x00000020U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x00000021U ,0x00000020U),
     // .. .. FINISH: DEASSERT RESET
     // .. .. RESET = 0x1
@@ -10470,7 +10396,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. .. INT_DCI_EN = 0x0
     // .. .. ==> 0XF8000B70[26:26] = 0x00000000U
     // .. ..     ==> MASK : 0x04000000U    VAL : 0x00000000U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8000B70, 0x07FFFFFFU ,0x00000823U),
     // .. FINISH: DDRIOB SETTINGS
     // .. START: MIO PROGRAMMING
@@ -10501,7 +10427,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000700[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000700, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000704[0:0] = 0x00000000U
@@ -10530,7 +10456,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000704[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000704, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000708[0:0] = 0x00000000U
@@ -10559,7 +10485,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000708[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000708, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800070C[0:0] = 0x00000000U
@@ -10588,7 +10514,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800070C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800070C, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000710[0:0] = 0x00000000U
@@ -10617,7 +10543,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000710[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000710, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000714[0:0] = 0x00000000U
@@ -10646,7 +10572,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000714[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000714, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000718[0:0] = 0x00000000U
@@ -10675,7 +10601,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000718[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000718, 0x00003FFFU ,0x00000702U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800071C[0:0] = 0x00000000U
@@ -10704,7 +10630,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800071C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800071C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000720[0:0] = 0x00000000U
@@ -10733,7 +10659,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000720[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000720, 0x00003FFFU ,0x00000700U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000724[0:0] = 0x00000000U
@@ -10762,7 +10688,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000724[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000724, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000728[0:0] = 0x00000000U
@@ -10791,7 +10717,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000728[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000728, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800072C[0:0] = 0x00000000U
@@ -10820,7 +10746,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800072C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800072C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000730[0:0] = 0x00000000U
@@ -10849,7 +10775,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000730[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000730, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000734[0:0] = 0x00000000U
@@ -10878,7 +10804,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000734[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000734, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000738[0:0] = 0x00000000U
@@ -10907,7 +10833,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000738[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000738, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800073C[0:0] = 0x00000000U
@@ -10936,7 +10862,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800073C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800073C, 0x00003FFFU ,0x00000600U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000740[0:0] = 0x00000000U
@@ -10965,7 +10891,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000740[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000740, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000744[0:0] = 0x00000000U
@@ -10994,7 +10920,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000744[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000744, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000748[0:0] = 0x00000000U
@@ -11023,7 +10949,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000748[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000748, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800074C[0:0] = 0x00000000U
@@ -11052,7 +10978,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800074C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800074C, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000750[0:0] = 0x00000000U
@@ -11081,7 +11007,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000750[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000750, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000754[0:0] = 0x00000000U
@@ -11110,7 +11036,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000754[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000754, 0x00003FFFU ,0x00000302U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000758[0:0] = 0x00000001U
@@ -11139,7 +11065,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000758[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000758, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800075C[0:0] = 0x00000001U
@@ -11168,7 +11094,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800075C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800075C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000760[0:0] = 0x00000001U
@@ -11197,7 +11123,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000760[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000760, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000764[0:0] = 0x00000001U
@@ -11226,7 +11152,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000764[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000764, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000768[0:0] = 0x00000001U
@@ -11255,7 +11181,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000768[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000768, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800076C[0:0] = 0x00000001U
@@ -11284,7 +11210,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800076C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800076C, 0x00003FFFU ,0x00000303U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000770[0:0] = 0x00000000U
@@ -11313,7 +11239,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000770[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000770, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000774[0:0] = 0x00000001U
@@ -11342,7 +11268,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000774[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000774, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000778[0:0] = 0x00000000U
@@ -11371,7 +11297,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000778[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000778, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF800077C[0:0] = 0x00000001U
@@ -11400,7 +11326,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800077C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800077C, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000780[0:0] = 0x00000000U
@@ -11429,7 +11355,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000780[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000780, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000784[0:0] = 0x00000000U
@@ -11458,7 +11384,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000784[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000784, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000788[0:0] = 0x00000000U
@@ -11487,7 +11413,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000788[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000788, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800078C[0:0] = 0x00000000U
@@ -11516,7 +11442,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800078C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800078C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF8000790[0:0] = 0x00000001U
@@ -11545,7 +11471,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000790[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000790, 0x00003FFFU ,0x00000305U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000794[0:0] = 0x00000000U
@@ -11574,7 +11500,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000794[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000794, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF8000798[0:0] = 0x00000000U
@@ -11603,7 +11529,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF8000798[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000798, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF800079C[0:0] = 0x00000000U
@@ -11632,7 +11558,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF800079C[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF800079C, 0x00003FFFU ,0x00000304U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A0[0:0] = 0x00000000U
@@ -11661,7 +11587,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A4[0:0] = 0x00000000U
@@ -11690,7 +11616,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007A8[0:0] = 0x00000000U
@@ -11719,7 +11645,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007A8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007A8, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007AC[0:0] = 0x00000000U
@@ -11748,7 +11674,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007AC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007AC, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B0[0:0] = 0x00000000U
@@ -11777,7 +11703,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B0, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007B4[0:0] = 0x00000000U
@@ -11806,7 +11732,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B4, 0x00003FFFU ,0x00000380U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007B8[0:0] = 0x00000001U
@@ -11823,7 +11749,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007B8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007B8, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007BC[0:0] = 0x00000001U
@@ -11840,7 +11766,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007BC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007BC, 0x00003F01U ,0x00000201U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007C0[0:0] = 0x00000000U
@@ -11869,7 +11795,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C0, 0x00003FFFU ,0x000002E0U),
     // .. TRI_ENABLE = 1
     // .. ==> 0XF80007C4[0:0] = 0x00000001U
@@ -11898,11 +11824,11 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007C4, 0x00003FFFU ,0x000002E1U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007C8[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007C8[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007C8[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -11927,11 +11853,11 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007C8[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000201U),
-    // .. TRI_ENABLE = 1
-    // .. ==> 0XF80007CC[0:0] = 0x00000001U
-    // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
+    // ..
+    EMIT_MASKWRITE(0XF80007C8, 0x00003FFFU ,0x00000200U),
+    // .. TRI_ENABLE = 0
+    // .. ==> 0XF80007CC[0:0] = 0x00000000U
+    // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
     // .. L0_SEL = 0
     // .. ==> 0XF80007CC[1:1] = 0x00000000U
     // ..     ==> MASK : 0x00000002U    VAL : 0x00000000U
@@ -11956,8 +11882,8 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007CC[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
-    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000201U),
+    // ..
+    EMIT_MASKWRITE(0XF80007CC, 0x00003FFFU ,0x00000200U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D0[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
@@ -11985,7 +11911,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D0[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D0, 0x00003FFFU ,0x00000280U),
     // .. TRI_ENABLE = 0
     // .. ==> 0XF80007D4[0:0] = 0x00000000U
@@ -12014,7 +11940,7 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. DisableRcvr = 0
     // .. ==> 0XF80007D4[13:13] = 0x00000000U
     // ..     ==> MASK : 0x00002000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF80007D4, 0x00003FFFU ,0x00000280U),
     // .. SDIO0_WP_SEL = 46
     // .. ==> 0XF8000830[5:0] = 0x0000002EU
@@ -12022,14 +11948,14 @@ unsigned long ps7_mio_init_data_1_0[] =
     // .. SDIO0_CD_SEL = 47
     // .. ==> 0XF8000830[21:16] = 0x0000002FU
     // ..     ==> MASK : 0x003F0000U    VAL : 0x002F0000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000830, 0x003F003FU ,0x002F002EU),
     // .. FINISH: MIO PROGRAMMING
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -12045,7 +11971,7 @@ unsigned long ps7_peripherals_init_data_
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: DDR TERM/IBUF_DISABLE_MODE SETTINGS
@@ -12055,7 +11981,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B48[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B48, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[7:7] = 0x00000001U
@@ -12063,7 +11989,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B4C[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B4C, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[7:7] = 0x00000001U
@@ -12071,7 +11997,7 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B50[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B50, 0x00000180U ,0x00000180U),
     // .. IBUF_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[7:7] = 0x00000001U
@@ -12079,14 +12005,14 @@ unsigned long ps7_peripherals_init_data_
     // .. TERM_DISABLE_MODE = 0x1
     // .. ==> 0XF8000B54[8:8] = 0x00000001U
     // ..     ==> MASK : 0x00000100U    VAL : 0x00000100U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000B54, 0x00000180U ,0x00000180U),
     // .. FINISH: DDR TERM/IBUF_DISABLE_MODE SETTINGS
     // .. START: LOCK IT BACK
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // .. START: SRAM/NOR SET OPMODE
@@ -12095,12 +12021,12 @@ unsigned long ps7_peripherals_init_data_
     // .. BDIV = 0x6
     // .. ==> 0XE0001034[7:0] = 0x00000006U
     // ..     ==> MASK : 0x000000FFU    VAL : 0x00000006U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001034, 0x000000FFU ,0x00000006U),
     // .. CD = 0x3e
     // .. ==> 0XE0001018[15:0] = 0x0000003EU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000003EU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001018, 0x0000FFFFU ,0x0000003EU),
     // .. STPBRK = 0x0
     // .. ==> 0XE0001000[8:8] = 0x00000000U
@@ -12129,7 +12055,7 @@ unsigned long ps7_peripherals_init_data_
     // .. RXRES = 0x1
     // .. ==> 0XE0001000[0:0] = 0x00000001U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000001U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001000, 0x000001FFU ,0x00000017U),
     // .. IRMODE = 0x0
     // .. ==> 0XE0001004[11:11] = 0x00000000U
@@ -12152,21 +12078,21 @@ unsigned long ps7_peripherals_init_data_
     // .. CLKS = 0x0
     // .. ==> 0XE0001004[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE0001004, 0x00000FFFU ,0x00000020U),
     // .. FINISH: UART REGISTERS
     // .. START: QSPI REGISTERS
     // .. Holdb_dr = 1
     // .. ==> 0XE000D000[19:19] = 0x00000001U
     // ..     ==> MASK : 0x00080000U    VAL : 0x00080000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XE000D000, 0x00080000U ,0x00080000U),
     // .. FINISH: QSPI REGISTERS
     // .. START: PL POWER ON RESET REGISTERS
     // .. PCFG_POR_CNT_4K = 0
     // .. ==> 0XF8007000[29:29] = 0x00000000U
     // ..     ==> MASK : 0x20000000U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8007000, 0x20000000U ,0x00000000U),
     // .. FINISH: PL POWER ON RESET REGISTERS
     // .. START: SMC TIMING CALCULATION REGISTER UPDATE
@@ -12215,7 +12141,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12253,7 +12179,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12293,7 +12219,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12331,7 +12257,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12371,7 +12297,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12409,7 +12335,7 @@ unsigned long ps7_peripherals_init_data_
     // .. .. .. .. START: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. FINISH: MASK_DATA_1_MSW LOW BANK [53:48]
     // .. .. .. .. START: ADD 1 MS DELAY
-    // .. .. .. ..
+    // .. .. .. ..
     EMIT_MASKDELAY(0XF8F00200, 1),
     // .. .. .. .. FINISH: ADD 1 MS DELAY
     // .. .. .. .. START: MASK_DATA_0_LSW HIGH BANK [15:0]
@@ -12444,7 +12370,7 @@ unsigned long ps7_post_config_1_0[] = {
     // .. UNLOCK_KEY = 0XDF0D
     // .. ==> 0XF8000008[15:0] = 0x0000DF0DU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000DF0DU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
     // .. FINISH: SLCR SETTINGS
     // .. START: ENABLING LEVEL SHIFTER
@@ -12454,7 +12380,7 @@ unsigned long ps7_post_config_1_0[] = {
     // .. USER_INP_ICT_EN_1 = 3
     // .. ==> 0XF8000900[3:2] = 0x00000003U
     // ..     ==> MASK : 0x0000000CU    VAL : 0x0000000CU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000900, 0x0000000FU ,0x0000000FU),
     // .. FINISH: ENABLING LEVEL SHIFTER
     // .. START: FPGA RESETS TO 0
@@ -12521,7 +12447,7 @@ unsigned long ps7_post_config_1_0[] = {
     // .. FPGA0_OUT_RST = 0
     // .. ==> 0XF8000240[0:0] = 0x00000000U
     // ..     ==> MASK : 0x00000001U    VAL : 0x00000000U
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000240, 0xFFFFFFFFU ,0x00000000U),
     // .. FINISH: FPGA RESETS TO 0
     // .. START: AFI REGISTERS
@@ -12538,7 +12464,7 @@ unsigned long ps7_post_config_1_0[] = {
     // .. LOCK_KEY = 0X767B
     // .. ==> 0XF8000004[15:0] = 0x0000767BU
     // ..     ==> MASK : 0x0000FFFFU    VAL : 0x0000767BU
-    // ..
+    // ..
     EMIT_MASKWRITE(0XF8000004, 0x0000FFFFU ,0x0000767BU),
     // .. FINISH: LOCK IT BACK
     // FINISH: top
@@ -12555,17 +12481,17 @@ unsigned long ps7_debug_1_0[] = {
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8898FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8898FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8899FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8899FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. KEY = 0XC5ACCE55
     // .. .. ==> 0XF8809FB0[31:0] = 0xC5ACCE55U
     // .. ..     ==> MASK : 0xFFFFFFFFU    VAL : 0xC5ACCE55U
-    // .. ..
+    // .. ..
     EMIT_MASKWRITE(0XF8809FB0, 0xFFFFFFFFU ,0xC5ACCE55U),
     // .. .. FINISH: UNLOCKING CTI REGISTERS
     // .. .. START: ENABLING CTI MODULES AND CHANNELS
@@ -12597,21 +12523,21 @@ getPS7MessageInfo(unsigned key) {
     case PS7_POLL_FAILED_PLL:               err_msg = "Mask Poll failed for DMA done bit"; break;
     default:                                err_msg = "Undefined error status"; break;
   }
-
-  return err_msg;
+
+  return err_msg;
 }
 
 unsigned long
 ps7GetSiliconVersion () {
   // Read PS version from MCTRL register [31:28]
   unsigned long mask = 0xF0000000;
-  unsigned long *addr = (unsigned long*) 0XF8007080;
+  unsigned long *addr = (unsigned long*) 0XF8007080;
   unsigned long ps_version = (*addr & mask) >> 28;
   return ps_version;
 }
 
 void mask_write (unsigned long add , unsigned long  mask, unsigned long val ) {
-        unsigned long *addr = (unsigned long*) add;
+        volatile unsigned long *addr = (volatile unsigned long*) add;
         *addr = ( val & mask ) | ( *addr & ~mask);
         //xil_printf("MaskWrite : 0x%x--> 0x%x \n \r" ,add, *addr);
 }
@@ -12626,12 +12552,12 @@ int mask_poll(unsigned long add , unsign
           }
           i++;
         }
-     return 1;
+     return 1;
         //xil_printf("MaskPoll : 0x%x --> 0x%x \n \r" , add, *addr);
 }
 
 unsigned long mask_read(unsigned long add , unsigned long mask ) {
-        unsigned long *addr = (unsigned long*) add;
+        volatile unsigned long *addr = (volatile unsigned long*) add;
         unsigned long val = (*addr & mask);
         //xil_printf("MaskRead : 0x%x --> 0x%x \n \r" , add, val);
         return val;
@@ -12640,7 +12566,7 @@ unsigned long mask_read(unsigned long ad
 
 
 int
-ps7_config(unsigned long * ps7_config_init)
+ps7_config(unsigned long * ps7_config_init)
 {
     unsigned long *ptr = ps7_config_init;
 
@@ -12654,22 +12580,22 @@ ps7_config(unsigned long * ps7_config_in
 
     int finish = -1 ;           // loop while this is negative !
     int i = 0;                  // Timeout variable
-
+
     while( finish < 0 ) {
         numargs = ptr[0] & 0xF;
         opcode = ptr[0] >> 4;
 
-        for( j = 0 ; j < numargs ; j ++ )
+        for( j = 0 ; j < numargs ; j ++ )
             args[j] = ptr[j+1];
         ptr += numargs + 1;
-
-
+
+
         switch ( opcode ) {
-
+
         case OPCODE_EXIT:
             finish = PS7_INIT_SUCCESS;
             break;
-
+
         case OPCODE_CLEAR:
             addr = (unsigned long*) args[0];
             *addr = 0;
@@ -12704,7 +12630,7 @@ ps7_config(unsigned long * ps7_config_in
             addr = (unsigned long*) args[0];
             mask = args[1];
             int delay = get_number_of_cycles_for_delay(mask);
-            perf_reset_and_start_timer();
+            perf_reset_and_start_timer();
             while ((*addr < delay)) {
             }
             break;
@@ -12723,16 +12649,16 @@ unsigned long *ps7_ddr_init_data = ps7_d
 unsigned long *ps7_peripherals_init_data = ps7_peripherals_init_data_3_0;
 
 int
-ps7_post_config()
+ps7_post_config()
 {
   // Get the PS_VERSION on run time
   unsigned long si_ver = ps7GetSiliconVersion ();
   int ret = -1;
   if (si_ver == PCW_SILICON_VERSION_1) {
-      ret = ps7_config (ps7_post_config_1_0);
+      ret = ps7_config (ps7_post_config_1_0);
       if (ret != PS7_INIT_SUCCESS) return ret;
   } else if (si_ver == PCW_SILICON_VERSION_2) {
-      ret = ps7_config (ps7_post_config_2_0);
+      ret = ps7_config (ps7_post_config_2_0);
       if (ret != PS7_INIT_SUCCESS) return ret;
   } else {
       ret = ps7_config (ps7_post_config_3_0);
@@ -12742,16 +12668,16 @@ ps7_post_config()
 }
 
 int
-ps7_debug()
+ps7_debug()
 {
   // Get the PS_VERSION on run time
   unsigned long si_ver = ps7GetSiliconVersion ();
   int ret = -1;
   if (si_ver == PCW_SILICON_VERSION_1) {
-      ret = ps7_config (ps7_debug_1_0);
+      ret = ps7_config (ps7_debug_1_0);
       if (ret != PS7_INIT_SUCCESS) return ret;
   } else if (si_ver == PCW_SILICON_VERSION_2) {
-      ret = ps7_config (ps7_debug_2_0);
+      ret = ps7_config (ps7_debug_2_0);
       if (ret != PS7_INIT_SUCCESS) return ret;
   } else {
       ret = ps7_config (ps7_debug_3_0);
@@ -12761,7 +12687,7 @@ ps7_debug()
 }
 
 int
-ps7_init()
+ps7_init()
 {
   // Get the PS_VERSION on run time
   unsigned long si_ver = ps7GetSiliconVersion ();
@@ -12794,11 +12720,11 @@ ps7_init()
   }
 
   // MIO init
-  ret = ps7_config (ps7_mio_init_data);
+  ret = ps7_config (ps7_mio_init_data);
   if (ret != PS7_INIT_SUCCESS) return ret;
 
   // PLL init
-  ret = ps7_config (ps7_pll_init_data);
+  ret = ps7_config (ps7_pll_init_data);
   if (ret != PS7_INIT_SUCCESS) return ret;
 
   // Clock init
@@ -12829,7 +12755,7 @@ ps7_init()
 	*(volatile unsigned int*)SCU_GLOBAL_TIMER_CONTROL = ((1 << 0) | // Timer Enable
 						      (1 << 3) | // Auto-increment
 						      (0 << 8) // Pre-scale
-	);
+	);
 }
 
 /* stop timer and reset timer count regs */
@@ -12841,11 +12767,11 @@ ps7_init()
 }
 
 /* Compute mask for given delay in miliseconds*/
-int get_number_of_cycles_for_delay(unsigned int delay)
+int get_number_of_cycles_for_delay(unsigned int delay)
 {
   // GTC is always clocked at 1/2 of the CPU frequency (CPU_3x2x)
   return (APU_FREQ*delay/(2*1000));
-
+
 }
 
 /* stop timer */
@@ -12854,8 +12780,12 @@ int get_number_of_cycles_for_delay(unsig
 	*(volatile unsigned int*)SCU_GLOBAL_TIMER_CONTROL = 0;
 }
 
-void perf_reset_and_start_timer()
+void perf_reset_and_start_timer()
 {
-	    perf_reset_clock();
+  	    perf_reset_clock();
 	    perf_start_clock();
 }
+
+
+
+
--- a/board/xilinx/zynq/zynq-zed/ps7_init_gpl.h
+++ b/board/xilinx/zynq/zynq-zed/ps7_init_gpl.h
@@ -1,11 +1,29 @@
-
 /******************************************************************************
 *
 * (c) Copyright 2010-2014 Xilinx, Inc. All rights reserved.
 *
-* SPDX-License-Identifier:	GPL-2.0+
-*
-*
+* Permission is hereby granted, free of charge, to any person obtaining a copy of this
+* software and associated documentation files (the "Software"), to deal in the Software
+* without restriction, including without limitation the rights to use, copy, modify, merge,
+* publish, distribute, sublicense, and/or sell copies of the Software, and to permit
+* persons to whom the Software is furnished to do so, subject to the following conditions:
+*
+* The above copyright notice and this permission notice shall be included in all copies or
+* substantial portions of the Software.
+*
+* Use of the Software is limited solely to applications: (a) running on a Xilinx device, or
+* (b) that interact with a Xilinx device through a bus or interconnect.
+*
+* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
+* BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+* NONINFRINGEMENT. IN NO EVENT SHALL THE X CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+*
+* Except as contained in this notice, the name of the Xilinx shall not be used in advertising or
+* otherwise to promote the sale, use or other dealings in this Software without prior written
+* authorization from Xilinx.
+*
 *******************************************************************************/
 /****************************************************************************/
 /**
@@ -73,7 +91,7 @@ extern unsigned long  * ps7_peripherals_
 
 #define APU_FREQ  666666687
 #define DDR_FREQ  533333374
-#define DCI_FREQ  10158731
+#define DCI_FREQ  10158730
 #define QSPI_FREQ  200000000
 #define SMC_FREQ  10000000
 #define ENET0_FREQ  125000000
@@ -89,10 +107,10 @@ extern unsigned long  * ps7_peripherals_
 #define CAN_FREQ  10000000
 #define PCAP_FREQ  200000000
 #define TPIU_FREQ  200000000
-#define FPGA0_FREQ  100000000
-#define FPGA1_FREQ  142857132
-#define FPGA2_FREQ  50000000
-#define FPGA3_FREQ  50000000
+#define FPGA0_FREQ  142857132
+#define FPGA1_FREQ  10000000
+#define FPGA2_FREQ  10000000
+#define FPGA3_FREQ  10000000
 
 
 /* For delay calculation using global registers*/
@@ -110,8 +128,9 @@ char* getPS7MessageInfo(unsigned key);
 void perf_start_clock(void);
 void perf_disable_clock(void);
 void perf_reset_clock(void);
-void perf_reset_and_start_timer();
-int get_number_of_cycles_for_delay(unsigned int delay);
+void perf_reset_and_start_timer();
+int get_number_of_cycles_for_delay(unsigned int delay);
 #ifdef __cplusplus
 }
 #endif
+
