Analysis & Synthesis report for memory
Fri Aug 22 16:13:24 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for altsyncram:mem_array_rtl_0|altsyncram_4sd1:auto_generated
 12. Parameter Settings for Inferred Entity Instance: altsyncram:mem_array_rtl_0
 13. altsyncram Parameter Settings by Entity Instance
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 22 16:13:24 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; memory                                      ;
; Top-level Entity Name           ; memory_reading                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; memory_reading     ; memory             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                  ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; memory_reading.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/repos/fpga_dsp/delaytesting/memory_reading.sv                              ;         ;
; data.mem                                       ; yes             ; Auto-Found Unspecified File                           ; C:/repos/fpga_dsp/delaytesting/data.mem                                       ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc         ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_4sd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/repos/fpga_dsp/delaytesting/db/altsyncram_4sd1.tdf                         ;         ;
; db/memory.ram0_memory_reading_7d243dd4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/repos/fpga_dsp/delaytesting/db/memory.ram0_memory_reading_7d243dd4.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 0         ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 0         ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 0         ;
;                                             ;           ;
; Dedicated logic registers                   ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 8192      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8         ;
; Total fan-out                               ; 115       ;
; Average fan-out                             ; 2.50      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; |memory_reading                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 19   ; 0            ; |memory_reading                                                           ; memory_reading  ; work         ;
;    |altsyncram:mem_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |memory_reading|altsyncram:mem_array_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_4sd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |memory_reading|altsyncram:mem_array_rtl_0|altsyncram_4sd1:auto_generated ; altsyncram_4sd1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; altsyncram:mem_array_rtl_0|altsyncram_4sd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; db/memory.ram0_memory_reading_7d243dd4.hdl.mif ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+---------------+-----------------+------------+
; Register Name ; Megafunction    ; Type       ;
+---------------+-----------------+------------+
; data[0]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[1]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[2]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[3]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[4]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[5]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[6]~reg0  ; mem_array_rtl_0 ; RAM        ;
; data[7]~reg0  ; mem_array_rtl_0 ; RAM        ;
+---------------+-----------------+------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:mem_array_rtl_0|altsyncram_4sd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:mem_array_rtl_0                          ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 10                                             ; Untyped        ;
; NUMWORDS_A                         ; 1024                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/memory.ram0_memory_reading_7d243dd4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4sd1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                       ;
+-------------------------------------------+----------------------------+
; Name                                      ; Value                      ;
+-------------------------------------------+----------------------------+
; Number of entity instances                ; 1                          ;
; Entity Instance                           ; altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                        ;
;     -- WIDTH_A                            ; 8                          ;
;     -- NUMWORDS_A                         ; 1024                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED               ;
;     -- WIDTH_B                            ; 1                          ;
;     -- NUMWORDS_B                         ; 1                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ;
+-------------------------------------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------+--------------------------------+
; Type               ; Count                          ;
+--------------------+--------------------------------+
; boundary_port      ; 19                             ;
; stratixv_ram_block ; 8                              ;
;                    ;                                ;
; Max LUT depth      ; 0.00                           ;
; Average LUT depth  ; 0.00                           ;
+--------------------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Aug 22 16:13:16 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v
    Info (12023): Found entity 1: cordic File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/cordic.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v
    Info (12023): Found entity 1: cordic File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/cordic.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file cordic/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cordic) File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cordic/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cordic/synthesis/submodules/cordic_cordic_0.vhd
    Info (12022): Found design unit 1: cordic_CORDIC_0-normal File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 46
    Info (12023): Found entity 1: cordic_CORDIC_0 File: C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/cordic_CORDIC_0.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file memory_reading.sv
    Info (12023): Found entity 1: memory_reading File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_write.sv
    Info (12023): Found entity 1: memory_writing File: C:/repos/fpga_dsp/delaytesting/memory_write.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/repos/fpga_dsp/delaytesting/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulse_gen.sv
    Info (12023): Found entity 1: pulse_gen File: C:/repos/fpga_dsp/delaytesting/pulse_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/repos/fpga_dsp/delaytesting/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sincos.sv
    Info (12023): Found entity 1: sincos File: C:/repos/fpga_dsp/delaytesting/sincos.sv Line: 1
Info (12127): Elaborating entity "memory_reading" for the top level hierarchy
Warning (10850): Verilog HDL warning at memory_reading.sv(10): number of words (650400) in memory file does not match the number of elements in the address range [0:1023] File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 10
Warning (10230): Verilog HDL assignment warning at data.mem(1): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1
Warning (10230): Verilog HDL assignment warning at data.mem(2): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 2
Warning (10230): Verilog HDL assignment warning at data.mem(3): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 3
Warning (10230): Verilog HDL assignment warning at data.mem(4): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 4
Warning (10230): Verilog HDL assignment warning at data.mem(5): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 5
Warning (10230): Verilog HDL assignment warning at data.mem(6): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 6
Warning (10230): Verilog HDL assignment warning at data.mem(7): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 7
Warning (10230): Verilog HDL assignment warning at data.mem(8): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 8
Warning (10230): Verilog HDL assignment warning at data.mem(9): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 9
Warning (10230): Verilog HDL assignment warning at data.mem(10): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 10
Warning (10230): Verilog HDL assignment warning at data.mem(11): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 11
Warning (10230): Verilog HDL assignment warning at data.mem(12): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 12
Warning (10230): Verilog HDL assignment warning at data.mem(13): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 13
Warning (10230): Verilog HDL assignment warning at data.mem(14): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 14
Warning (10230): Verilog HDL assignment warning at data.mem(15): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 15
Warning (10230): Verilog HDL assignment warning at data.mem(16): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 16
Warning (10230): Verilog HDL assignment warning at data.mem(17): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 17
Warning (10230): Verilog HDL assignment warning at data.mem(18): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 18
Warning (10230): Verilog HDL assignment warning at data.mem(19): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 19
Warning (10230): Verilog HDL assignment warning at data.mem(20): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 20
Warning (10230): Verilog HDL assignment warning at data.mem(21): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 21
Warning (10230): Verilog HDL assignment warning at data.mem(22): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 22
Warning (10230): Verilog HDL assignment warning at data.mem(23): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 23
Warning (10230): Verilog HDL assignment warning at data.mem(24): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 24
Warning (10230): Verilog HDL assignment warning at data.mem(25): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 25
Warning (10230): Verilog HDL assignment warning at data.mem(26): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 26
Warning (10230): Verilog HDL assignment warning at data.mem(27): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 27
Warning (10230): Verilog HDL assignment warning at data.mem(28): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 28
Warning (10230): Verilog HDL assignment warning at data.mem(29): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 29
Warning (10230): Verilog HDL assignment warning at data.mem(30): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 30
Warning (10230): Verilog HDL assignment warning at data.mem(31): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 31
Warning (10230): Verilog HDL assignment warning at data.mem(32): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 32
Warning (10230): Verilog HDL assignment warning at data.mem(33): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 33
Warning (10230): Verilog HDL assignment warning at data.mem(34): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 34
Warning (10230): Verilog HDL assignment warning at data.mem(35): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 35
Warning (10230): Verilog HDL assignment warning at data.mem(36): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 36
Warning (10230): Verilog HDL assignment warning at data.mem(37): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 37
Warning (10230): Verilog HDL assignment warning at data.mem(38): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 38
Warning (10230): Verilog HDL assignment warning at data.mem(39): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 39
Warning (10230): Verilog HDL assignment warning at data.mem(40): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 40
Warning (10230): Verilog HDL assignment warning at data.mem(41): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 41
Warning (10230): Verilog HDL assignment warning at data.mem(42): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 42
Warning (10230): Verilog HDL assignment warning at data.mem(43): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 43
Warning (10230): Verilog HDL assignment warning at data.mem(44): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 44
Warning (10230): Verilog HDL assignment warning at data.mem(45): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 45
Warning (10230): Verilog HDL assignment warning at data.mem(46): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 46
Warning (10230): Verilog HDL assignment warning at data.mem(47): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 47
Warning (10230): Verilog HDL assignment warning at data.mem(48): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 48
Warning (10230): Verilog HDL assignment warning at data.mem(49): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 49
Warning (10230): Verilog HDL assignment warning at data.mem(50): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 50
Warning (10230): Verilog HDL assignment warning at data.mem(51): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 51
Warning (10230): Verilog HDL assignment warning at data.mem(52): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 52
Warning (10230): Verilog HDL assignment warning at data.mem(53): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 53
Warning (10230): Verilog HDL assignment warning at data.mem(54): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 54
Warning (10230): Verilog HDL assignment warning at data.mem(55): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 55
Warning (10230): Verilog HDL assignment warning at data.mem(56): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 56
Warning (10230): Verilog HDL assignment warning at data.mem(57): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 57
Warning (10230): Verilog HDL assignment warning at data.mem(58): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 58
Warning (10230): Verilog HDL assignment warning at data.mem(59): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 59
Warning (10230): Verilog HDL assignment warning at data.mem(60): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 60
Warning (10230): Verilog HDL assignment warning at data.mem(61): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 61
Warning (10230): Verilog HDL assignment warning at data.mem(62): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 62
Warning (10230): Verilog HDL assignment warning at data.mem(63): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 63
Warning (10230): Verilog HDL assignment warning at data.mem(64): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 64
Warning (10230): Verilog HDL assignment warning at data.mem(65): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 65
Warning (10230): Verilog HDL assignment warning at data.mem(66): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 66
Warning (10230): Verilog HDL assignment warning at data.mem(67): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 67
Warning (10230): Verilog HDL assignment warning at data.mem(68): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 68
Warning (10230): Verilog HDL assignment warning at data.mem(69): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 69
Warning (10230): Verilog HDL assignment warning at data.mem(70): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 70
Warning (10230): Verilog HDL assignment warning at data.mem(71): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 71
Warning (10230): Verilog HDL assignment warning at data.mem(72): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 72
Warning (10230): Verilog HDL assignment warning at data.mem(73): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 73
Warning (10230): Verilog HDL assignment warning at data.mem(74): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 74
Warning (10230): Verilog HDL assignment warning at data.mem(75): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 75
Warning (10230): Verilog HDL assignment warning at data.mem(76): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 76
Warning (10230): Verilog HDL assignment warning at data.mem(77): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 77
Warning (10230): Verilog HDL assignment warning at data.mem(78): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 78
Warning (10230): Verilog HDL assignment warning at data.mem(79): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 79
Warning (10230): Verilog HDL assignment warning at data.mem(80): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 80
Warning (10230): Verilog HDL assignment warning at data.mem(81): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 81
Warning (10230): Verilog HDL assignment warning at data.mem(82): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 82
Warning (10230): Verilog HDL assignment warning at data.mem(83): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 83
Warning (10230): Verilog HDL assignment warning at data.mem(84): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 84
Warning (10230): Verilog HDL assignment warning at data.mem(85): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 85
Warning (10230): Verilog HDL assignment warning at data.mem(86): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 86
Warning (10230): Verilog HDL assignment warning at data.mem(87): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 87
Warning (10230): Verilog HDL assignment warning at data.mem(88): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 88
Warning (10230): Verilog HDL assignment warning at data.mem(89): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 89
Warning (10230): Verilog HDL assignment warning at data.mem(90): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 90
Warning (10230): Verilog HDL assignment warning at data.mem(91): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 91
Warning (10230): Verilog HDL assignment warning at data.mem(92): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 92
Warning (10230): Verilog HDL assignment warning at data.mem(93): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 93
Warning (10230): Verilog HDL assignment warning at data.mem(94): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 94
Warning (10230): Verilog HDL assignment warning at data.mem(95): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 95
Warning (10230): Verilog HDL assignment warning at data.mem(96): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 96
Warning (10230): Verilog HDL assignment warning at data.mem(97): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 97
Warning (10230): Verilog HDL assignment warning at data.mem(98): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 98
Warning (10230): Verilog HDL assignment warning at data.mem(99): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 99
Warning (10230): Verilog HDL assignment warning at data.mem(100): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 100
Warning (10230): Verilog HDL assignment warning at data.mem(101): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 101
Warning (10230): Verilog HDL assignment warning at data.mem(102): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 102
Warning (10230): Verilog HDL assignment warning at data.mem(103): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 103
Warning (10230): Verilog HDL assignment warning at data.mem(104): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 104
Warning (10230): Verilog HDL assignment warning at data.mem(105): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 105
Warning (10230): Verilog HDL assignment warning at data.mem(106): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 106
Warning (10230): Verilog HDL assignment warning at data.mem(107): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 107
Warning (10230): Verilog HDL assignment warning at data.mem(108): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 108
Warning (10230): Verilog HDL assignment warning at data.mem(109): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 109
Warning (10230): Verilog HDL assignment warning at data.mem(110): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 110
Warning (10230): Verilog HDL assignment warning at data.mem(111): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 111
Warning (10230): Verilog HDL assignment warning at data.mem(112): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 112
Warning (10230): Verilog HDL assignment warning at data.mem(113): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 113
Warning (10230): Verilog HDL assignment warning at data.mem(114): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 114
Warning (10230): Verilog HDL assignment warning at data.mem(115): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 115
Warning (10230): Verilog HDL assignment warning at data.mem(116): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 116
Warning (10230): Verilog HDL assignment warning at data.mem(117): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 117
Warning (10230): Verilog HDL assignment warning at data.mem(118): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 118
Warning (10230): Verilog HDL assignment warning at data.mem(119): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 119
Warning (10230): Verilog HDL assignment warning at data.mem(120): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 120
Warning (10230): Verilog HDL assignment warning at data.mem(121): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 121
Warning (10230): Verilog HDL assignment warning at data.mem(122): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 122
Warning (10230): Verilog HDL assignment warning at data.mem(123): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 123
Warning (10230): Verilog HDL assignment warning at data.mem(124): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 124
Warning (10230): Verilog HDL assignment warning at data.mem(125): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 125
Warning (10230): Verilog HDL assignment warning at data.mem(126): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 126
Warning (10230): Verilog HDL assignment warning at data.mem(127): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 127
Warning (10230): Verilog HDL assignment warning at data.mem(128): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 128
Warning (10230): Verilog HDL assignment warning at data.mem(129): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 129
Warning (10230): Verilog HDL assignment warning at data.mem(130): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 130
Warning (10230): Verilog HDL assignment warning at data.mem(131): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 131
Warning (10230): Verilog HDL assignment warning at data.mem(132): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 132
Warning (10230): Verilog HDL assignment warning at data.mem(133): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 133
Warning (10230): Verilog HDL assignment warning at data.mem(134): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 134
Warning (10230): Verilog HDL assignment warning at data.mem(135): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 135
Warning (10230): Verilog HDL assignment warning at data.mem(136): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 136
Warning (10230): Verilog HDL assignment warning at data.mem(137): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 137
Warning (10230): Verilog HDL assignment warning at data.mem(138): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 138
Warning (10230): Verilog HDL assignment warning at data.mem(139): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 139
Warning (10230): Verilog HDL assignment warning at data.mem(140): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 140
Warning (10230): Verilog HDL assignment warning at data.mem(141): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 141
Warning (10230): Verilog HDL assignment warning at data.mem(142): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 142
Warning (10230): Verilog HDL assignment warning at data.mem(143): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 143
Warning (10230): Verilog HDL assignment warning at data.mem(144): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 144
Warning (10230): Verilog HDL assignment warning at data.mem(145): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 145
Warning (10230): Verilog HDL assignment warning at data.mem(146): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 146
Warning (10230): Verilog HDL assignment warning at data.mem(147): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 147
Warning (10230): Verilog HDL assignment warning at data.mem(148): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 148
Warning (10230): Verilog HDL assignment warning at data.mem(149): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 149
Warning (10230): Verilog HDL assignment warning at data.mem(150): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 150
Warning (10230): Verilog HDL assignment warning at data.mem(151): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 151
Warning (10230): Verilog HDL assignment warning at data.mem(152): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 152
Warning (10230): Verilog HDL assignment warning at data.mem(153): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 153
Warning (10230): Verilog HDL assignment warning at data.mem(154): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 154
Warning (10230): Verilog HDL assignment warning at data.mem(155): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 155
Warning (10230): Verilog HDL assignment warning at data.mem(156): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 156
Warning (10230): Verilog HDL assignment warning at data.mem(157): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 157
Warning (10230): Verilog HDL assignment warning at data.mem(158): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 158
Warning (10230): Verilog HDL assignment warning at data.mem(159): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 159
Warning (10230): Verilog HDL assignment warning at data.mem(160): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 160
Warning (10230): Verilog HDL assignment warning at data.mem(161): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 161
Warning (10230): Verilog HDL assignment warning at data.mem(162): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 162
Warning (10230): Verilog HDL assignment warning at data.mem(163): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 163
Warning (10230): Verilog HDL assignment warning at data.mem(164): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 164
Warning (10230): Verilog HDL assignment warning at data.mem(165): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 165
Warning (10230): Verilog HDL assignment warning at data.mem(166): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 166
Warning (10230): Verilog HDL assignment warning at data.mem(167): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 167
Warning (10230): Verilog HDL assignment warning at data.mem(168): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 168
Warning (10230): Verilog HDL assignment warning at data.mem(169): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 169
Warning (10230): Verilog HDL assignment warning at data.mem(170): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 170
Warning (10230): Verilog HDL assignment warning at data.mem(171): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 171
Warning (10230): Verilog HDL assignment warning at data.mem(172): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 172
Warning (10230): Verilog HDL assignment warning at data.mem(173): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 173
Warning (10230): Verilog HDL assignment warning at data.mem(174): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 174
Warning (10230): Verilog HDL assignment warning at data.mem(175): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 175
Warning (10230): Verilog HDL assignment warning at data.mem(176): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 176
Warning (10230): Verilog HDL assignment warning at data.mem(177): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 177
Warning (10230): Verilog HDL assignment warning at data.mem(178): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 178
Warning (10230): Verilog HDL assignment warning at data.mem(179): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 179
Warning (10230): Verilog HDL assignment warning at data.mem(180): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 180
Warning (10230): Verilog HDL assignment warning at data.mem(181): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 181
Warning (10230): Verilog HDL assignment warning at data.mem(182): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 182
Warning (10230): Verilog HDL assignment warning at data.mem(183): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 183
Warning (10230): Verilog HDL assignment warning at data.mem(184): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 184
Warning (10230): Verilog HDL assignment warning at data.mem(185): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 185
Warning (10230): Verilog HDL assignment warning at data.mem(186): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 186
Warning (10230): Verilog HDL assignment warning at data.mem(187): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 187
Warning (10230): Verilog HDL assignment warning at data.mem(188): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 188
Warning (10230): Verilog HDL assignment warning at data.mem(189): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 189
Warning (10230): Verilog HDL assignment warning at data.mem(190): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 190
Warning (10230): Verilog HDL assignment warning at data.mem(191): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 191
Warning (10230): Verilog HDL assignment warning at data.mem(192): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 192
Warning (10230): Verilog HDL assignment warning at data.mem(193): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 193
Warning (10230): Verilog HDL assignment warning at data.mem(194): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 194
Warning (10230): Verilog HDL assignment warning at data.mem(195): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 195
Warning (10230): Verilog HDL assignment warning at data.mem(196): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 196
Warning (10230): Verilog HDL assignment warning at data.mem(197): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 197
Warning (10230): Verilog HDL assignment warning at data.mem(198): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 198
Warning (10230): Verilog HDL assignment warning at data.mem(199): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 199
Warning (10230): Verilog HDL assignment warning at data.mem(200): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 200
Warning (10230): Verilog HDL assignment warning at data.mem(201): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 201
Warning (10230): Verilog HDL assignment warning at data.mem(202): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 202
Warning (10230): Verilog HDL assignment warning at data.mem(203): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 203
Warning (10230): Verilog HDL assignment warning at data.mem(204): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 204
Warning (10230): Verilog HDL assignment warning at data.mem(205): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 205
Warning (10230): Verilog HDL assignment warning at data.mem(206): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 206
Warning (10230): Verilog HDL assignment warning at data.mem(207): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 207
Warning (10230): Verilog HDL assignment warning at data.mem(208): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 208
Warning (10230): Verilog HDL assignment warning at data.mem(209): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 209
Warning (10230): Verilog HDL assignment warning at data.mem(210): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 210
Warning (10230): Verilog HDL assignment warning at data.mem(211): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 211
Warning (10230): Verilog HDL assignment warning at data.mem(212): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 212
Warning (10230): Verilog HDL assignment warning at data.mem(213): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 213
Warning (10230): Verilog HDL assignment warning at data.mem(214): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 214
Warning (10230): Verilog HDL assignment warning at data.mem(215): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 215
Warning (10230): Verilog HDL assignment warning at data.mem(216): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 216
Warning (10230): Verilog HDL assignment warning at data.mem(217): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 217
Warning (10230): Verilog HDL assignment warning at data.mem(218): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 218
Warning (10230): Verilog HDL assignment warning at data.mem(219): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 219
Warning (10230): Verilog HDL assignment warning at data.mem(220): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 220
Warning (10230): Verilog HDL assignment warning at data.mem(221): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 221
Warning (10230): Verilog HDL assignment warning at data.mem(222): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 222
Warning (10230): Verilog HDL assignment warning at data.mem(223): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 223
Warning (10230): Verilog HDL assignment warning at data.mem(224): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 224
Warning (10230): Verilog HDL assignment warning at data.mem(225): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 225
Warning (10230): Verilog HDL assignment warning at data.mem(226): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 226
Warning (10230): Verilog HDL assignment warning at data.mem(227): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 227
Warning (10230): Verilog HDL assignment warning at data.mem(228): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 228
Warning (10230): Verilog HDL assignment warning at data.mem(229): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 229
Warning (10230): Verilog HDL assignment warning at data.mem(230): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 230
Warning (10230): Verilog HDL assignment warning at data.mem(231): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 231
Warning (10230): Verilog HDL assignment warning at data.mem(232): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 232
Warning (10230): Verilog HDL assignment warning at data.mem(233): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 233
Warning (10230): Verilog HDL assignment warning at data.mem(234): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 234
Warning (10230): Verilog HDL assignment warning at data.mem(235): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 235
Warning (10230): Verilog HDL assignment warning at data.mem(236): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 236
Warning (10230): Verilog HDL assignment warning at data.mem(237): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 237
Warning (10230): Verilog HDL assignment warning at data.mem(238): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 238
Warning (10230): Verilog HDL assignment warning at data.mem(239): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 239
Warning (10230): Verilog HDL assignment warning at data.mem(240): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 240
Warning (10230): Verilog HDL assignment warning at data.mem(241): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 241
Warning (10230): Verilog HDL assignment warning at data.mem(242): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 242
Warning (10230): Verilog HDL assignment warning at data.mem(243): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 243
Warning (10230): Verilog HDL assignment warning at data.mem(244): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 244
Warning (10230): Verilog HDL assignment warning at data.mem(245): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 245
Warning (10230): Verilog HDL assignment warning at data.mem(246): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 246
Warning (10230): Verilog HDL assignment warning at data.mem(247): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 247
Warning (10230): Verilog HDL assignment warning at data.mem(248): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 248
Warning (10230): Verilog HDL assignment warning at data.mem(249): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 249
Warning (10230): Verilog HDL assignment warning at data.mem(250): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 250
Warning (10230): Verilog HDL assignment warning at data.mem(251): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 251
Warning (10230): Verilog HDL assignment warning at data.mem(252): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 252
Warning (10230): Verilog HDL assignment warning at data.mem(253): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 253
Warning (10230): Verilog HDL assignment warning at data.mem(254): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 254
Warning (10230): Verilog HDL assignment warning at data.mem(255): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 255
Warning (10230): Verilog HDL assignment warning at data.mem(256): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 256
Warning (10230): Verilog HDL assignment warning at data.mem(257): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 257
Warning (10230): Verilog HDL assignment warning at data.mem(258): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 258
Warning (10230): Verilog HDL assignment warning at data.mem(259): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 259
Warning (10230): Verilog HDL assignment warning at data.mem(260): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 260
Warning (10230): Verilog HDL assignment warning at data.mem(261): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 261
Warning (10230): Verilog HDL assignment warning at data.mem(262): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 262
Warning (10230): Verilog HDL assignment warning at data.mem(263): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 263
Warning (10230): Verilog HDL assignment warning at data.mem(264): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 264
Warning (10230): Verilog HDL assignment warning at data.mem(265): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 265
Warning (10230): Verilog HDL assignment warning at data.mem(266): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 266
Warning (10230): Verilog HDL assignment warning at data.mem(267): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 267
Warning (10230): Verilog HDL assignment warning at data.mem(268): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 268
Warning (10230): Verilog HDL assignment warning at data.mem(269): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 269
Warning (10230): Verilog HDL assignment warning at data.mem(270): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 270
Warning (10230): Verilog HDL assignment warning at data.mem(271): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 271
Warning (10230): Verilog HDL assignment warning at data.mem(272): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 272
Warning (10230): Verilog HDL assignment warning at data.mem(273): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 273
Warning (10230): Verilog HDL assignment warning at data.mem(274): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 274
Warning (10230): Verilog HDL assignment warning at data.mem(275): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 275
Warning (10230): Verilog HDL assignment warning at data.mem(276): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 276
Warning (10230): Verilog HDL assignment warning at data.mem(277): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 277
Warning (10230): Verilog HDL assignment warning at data.mem(278): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 278
Warning (10230): Verilog HDL assignment warning at data.mem(279): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 279
Warning (10230): Verilog HDL assignment warning at data.mem(280): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 280
Warning (10230): Verilog HDL assignment warning at data.mem(281): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 281
Warning (10230): Verilog HDL assignment warning at data.mem(282): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 282
Warning (10230): Verilog HDL assignment warning at data.mem(283): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 283
Warning (10230): Verilog HDL assignment warning at data.mem(284): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 284
Warning (10230): Verilog HDL assignment warning at data.mem(285): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 285
Warning (10230): Verilog HDL assignment warning at data.mem(286): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 286
Warning (10230): Verilog HDL assignment warning at data.mem(287): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 287
Warning (10230): Verilog HDL assignment warning at data.mem(288): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 288
Warning (10230): Verilog HDL assignment warning at data.mem(289): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 289
Warning (10230): Verilog HDL assignment warning at data.mem(290): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 290
Warning (10230): Verilog HDL assignment warning at data.mem(291): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 291
Warning (10230): Verilog HDL assignment warning at data.mem(292): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 292
Warning (10230): Verilog HDL assignment warning at data.mem(293): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 293
Warning (10230): Verilog HDL assignment warning at data.mem(294): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 294
Warning (10230): Verilog HDL assignment warning at data.mem(295): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 295
Warning (10230): Verilog HDL assignment warning at data.mem(296): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 296
Warning (10230): Verilog HDL assignment warning at data.mem(297): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 297
Warning (10230): Verilog HDL assignment warning at data.mem(298): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 298
Warning (10230): Verilog HDL assignment warning at data.mem(299): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 299
Warning (10230): Verilog HDL assignment warning at data.mem(300): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 300
Warning (10230): Verilog HDL assignment warning at data.mem(301): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 301
Warning (10230): Verilog HDL assignment warning at data.mem(302): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 302
Warning (10230): Verilog HDL assignment warning at data.mem(303): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 303
Warning (10230): Verilog HDL assignment warning at data.mem(304): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 304
Warning (10230): Verilog HDL assignment warning at data.mem(305): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 305
Warning (10230): Verilog HDL assignment warning at data.mem(306): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 306
Warning (10230): Verilog HDL assignment warning at data.mem(307): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 307
Warning (10230): Verilog HDL assignment warning at data.mem(308): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 308
Warning (10230): Verilog HDL assignment warning at data.mem(309): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 309
Warning (10230): Verilog HDL assignment warning at data.mem(310): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 310
Warning (10230): Verilog HDL assignment warning at data.mem(311): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 311
Warning (10230): Verilog HDL assignment warning at data.mem(312): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 312
Warning (10230): Verilog HDL assignment warning at data.mem(313): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 313
Warning (10230): Verilog HDL assignment warning at data.mem(314): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 314
Warning (10230): Verilog HDL assignment warning at data.mem(315): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 315
Warning (10230): Verilog HDL assignment warning at data.mem(316): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 316
Warning (10230): Verilog HDL assignment warning at data.mem(317): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 317
Warning (10230): Verilog HDL assignment warning at data.mem(318): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 318
Warning (10230): Verilog HDL assignment warning at data.mem(319): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 319
Warning (10230): Verilog HDL assignment warning at data.mem(320): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 320
Warning (10230): Verilog HDL assignment warning at data.mem(321): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 321
Warning (10230): Verilog HDL assignment warning at data.mem(322): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 322
Warning (10230): Verilog HDL assignment warning at data.mem(323): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 323
Warning (10230): Verilog HDL assignment warning at data.mem(324): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 324
Warning (10230): Verilog HDL assignment warning at data.mem(325): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 325
Warning (10230): Verilog HDL assignment warning at data.mem(326): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 326
Warning (10230): Verilog HDL assignment warning at data.mem(327): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 327
Warning (10230): Verilog HDL assignment warning at data.mem(328): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 328
Warning (10230): Verilog HDL assignment warning at data.mem(329): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 329
Warning (10230): Verilog HDL assignment warning at data.mem(330): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 330
Warning (10230): Verilog HDL assignment warning at data.mem(331): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 331
Warning (10230): Verilog HDL assignment warning at data.mem(332): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 332
Warning (10230): Verilog HDL assignment warning at data.mem(333): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 333
Warning (10230): Verilog HDL assignment warning at data.mem(334): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 334
Warning (10230): Verilog HDL assignment warning at data.mem(335): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 335
Warning (10230): Verilog HDL assignment warning at data.mem(336): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 336
Warning (10230): Verilog HDL assignment warning at data.mem(337): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 337
Warning (10230): Verilog HDL assignment warning at data.mem(338): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 338
Warning (10230): Verilog HDL assignment warning at data.mem(339): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 339
Warning (10230): Verilog HDL assignment warning at data.mem(340): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 340
Warning (10230): Verilog HDL assignment warning at data.mem(341): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 341
Warning (10230): Verilog HDL assignment warning at data.mem(342): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 342
Warning (10230): Verilog HDL assignment warning at data.mem(343): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 343
Warning (10230): Verilog HDL assignment warning at data.mem(344): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 344
Warning (10230): Verilog HDL assignment warning at data.mem(345): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 345
Warning (10230): Verilog HDL assignment warning at data.mem(346): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 346
Warning (10230): Verilog HDL assignment warning at data.mem(347): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 347
Warning (10230): Verilog HDL assignment warning at data.mem(348): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 348
Warning (10230): Verilog HDL assignment warning at data.mem(349): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 349
Warning (10230): Verilog HDL assignment warning at data.mem(350): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 350
Warning (10230): Verilog HDL assignment warning at data.mem(351): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 351
Warning (10230): Verilog HDL assignment warning at data.mem(352): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 352
Warning (10230): Verilog HDL assignment warning at data.mem(353): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 353
Warning (10230): Verilog HDL assignment warning at data.mem(354): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 354
Warning (10230): Verilog HDL assignment warning at data.mem(355): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 355
Warning (10230): Verilog HDL assignment warning at data.mem(356): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 356
Warning (10230): Verilog HDL assignment warning at data.mem(357): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 357
Warning (10230): Verilog HDL assignment warning at data.mem(358): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 358
Warning (10230): Verilog HDL assignment warning at data.mem(359): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 359
Warning (10230): Verilog HDL assignment warning at data.mem(360): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 360
Warning (10230): Verilog HDL assignment warning at data.mem(361): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 361
Warning (10230): Verilog HDL assignment warning at data.mem(362): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 362
Warning (10230): Verilog HDL assignment warning at data.mem(363): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 363
Warning (10230): Verilog HDL assignment warning at data.mem(364): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 364
Warning (10230): Verilog HDL assignment warning at data.mem(365): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 365
Warning (10230): Verilog HDL assignment warning at data.mem(366): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 366
Warning (10230): Verilog HDL assignment warning at data.mem(367): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 367
Warning (10230): Verilog HDL assignment warning at data.mem(368): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 368
Warning (10230): Verilog HDL assignment warning at data.mem(369): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 369
Warning (10230): Verilog HDL assignment warning at data.mem(370): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 370
Warning (10230): Verilog HDL assignment warning at data.mem(371): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 371
Warning (10230): Verilog HDL assignment warning at data.mem(372): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 372
Warning (10230): Verilog HDL assignment warning at data.mem(373): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 373
Warning (10230): Verilog HDL assignment warning at data.mem(374): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 374
Warning (10230): Verilog HDL assignment warning at data.mem(375): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 375
Warning (10230): Verilog HDL assignment warning at data.mem(376): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 376
Warning (10230): Verilog HDL assignment warning at data.mem(377): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 377
Warning (10230): Verilog HDL assignment warning at data.mem(378): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 378
Warning (10230): Verilog HDL assignment warning at data.mem(379): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 379
Warning (10230): Verilog HDL assignment warning at data.mem(380): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 380
Warning (10230): Verilog HDL assignment warning at data.mem(381): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 381
Warning (10230): Verilog HDL assignment warning at data.mem(382): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 382
Warning (10230): Verilog HDL assignment warning at data.mem(383): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 383
Warning (10230): Verilog HDL assignment warning at data.mem(384): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 384
Warning (10230): Verilog HDL assignment warning at data.mem(385): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 385
Warning (10230): Verilog HDL assignment warning at data.mem(386): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 386
Warning (10230): Verilog HDL assignment warning at data.mem(387): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 387
Warning (10230): Verilog HDL assignment warning at data.mem(388): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 388
Warning (10230): Verilog HDL assignment warning at data.mem(389): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 389
Warning (10230): Verilog HDL assignment warning at data.mem(390): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 390
Warning (10230): Verilog HDL assignment warning at data.mem(391): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 391
Warning (10230): Verilog HDL assignment warning at data.mem(392): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 392
Warning (10230): Verilog HDL assignment warning at data.mem(393): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 393
Warning (10230): Verilog HDL assignment warning at data.mem(394): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 394
Warning (10230): Verilog HDL assignment warning at data.mem(395): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 395
Warning (10230): Verilog HDL assignment warning at data.mem(396): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 396
Warning (10230): Verilog HDL assignment warning at data.mem(397): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 397
Warning (10230): Verilog HDL assignment warning at data.mem(398): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 398
Warning (10230): Verilog HDL assignment warning at data.mem(399): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 399
Warning (10230): Verilog HDL assignment warning at data.mem(400): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 400
Warning (10230): Verilog HDL assignment warning at data.mem(401): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 401
Warning (10230): Verilog HDL assignment warning at data.mem(402): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 402
Warning (10230): Verilog HDL assignment warning at data.mem(403): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 403
Warning (10230): Verilog HDL assignment warning at data.mem(404): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 404
Warning (10230): Verilog HDL assignment warning at data.mem(405): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 405
Warning (10230): Verilog HDL assignment warning at data.mem(406): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 406
Warning (10230): Verilog HDL assignment warning at data.mem(407): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 407
Warning (10230): Verilog HDL assignment warning at data.mem(408): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 408
Warning (10230): Verilog HDL assignment warning at data.mem(409): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 409
Warning (10230): Verilog HDL assignment warning at data.mem(410): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 410
Warning (10230): Verilog HDL assignment warning at data.mem(411): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 411
Warning (10230): Verilog HDL assignment warning at data.mem(412): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 412
Warning (10230): Verilog HDL assignment warning at data.mem(413): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 413
Warning (10230): Verilog HDL assignment warning at data.mem(414): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 414
Warning (10230): Verilog HDL assignment warning at data.mem(415): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 415
Warning (10230): Verilog HDL assignment warning at data.mem(416): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 416
Warning (10230): Verilog HDL assignment warning at data.mem(417): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 417
Warning (10230): Verilog HDL assignment warning at data.mem(418): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 418
Warning (10230): Verilog HDL assignment warning at data.mem(419): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 419
Warning (10230): Verilog HDL assignment warning at data.mem(420): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 420
Warning (10230): Verilog HDL assignment warning at data.mem(421): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 421
Warning (10230): Verilog HDL assignment warning at data.mem(422): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 422
Warning (10230): Verilog HDL assignment warning at data.mem(423): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 423
Warning (10230): Verilog HDL assignment warning at data.mem(424): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 424
Warning (10230): Verilog HDL assignment warning at data.mem(425): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 425
Warning (10230): Verilog HDL assignment warning at data.mem(426): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 426
Warning (10230): Verilog HDL assignment warning at data.mem(427): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 427
Warning (10230): Verilog HDL assignment warning at data.mem(428): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 428
Warning (10230): Verilog HDL assignment warning at data.mem(429): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 429
Warning (10230): Verilog HDL assignment warning at data.mem(430): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 430
Warning (10230): Verilog HDL assignment warning at data.mem(431): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 431
Warning (10230): Verilog HDL assignment warning at data.mem(432): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 432
Warning (10230): Verilog HDL assignment warning at data.mem(433): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 433
Warning (10230): Verilog HDL assignment warning at data.mem(434): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 434
Warning (10230): Verilog HDL assignment warning at data.mem(435): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 435
Warning (10230): Verilog HDL assignment warning at data.mem(436): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 436
Warning (10230): Verilog HDL assignment warning at data.mem(437): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 437
Warning (10230): Verilog HDL assignment warning at data.mem(438): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 438
Warning (10230): Verilog HDL assignment warning at data.mem(439): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 439
Warning (10230): Verilog HDL assignment warning at data.mem(440): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 440
Warning (10230): Verilog HDL assignment warning at data.mem(441): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 441
Warning (10230): Verilog HDL assignment warning at data.mem(442): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 442
Warning (10230): Verilog HDL assignment warning at data.mem(443): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 443
Warning (10230): Verilog HDL assignment warning at data.mem(444): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 444
Warning (10230): Verilog HDL assignment warning at data.mem(445): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 445
Warning (10230): Verilog HDL assignment warning at data.mem(446): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 446
Warning (10230): Verilog HDL assignment warning at data.mem(447): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 447
Warning (10230): Verilog HDL assignment warning at data.mem(448): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 448
Warning (10230): Verilog HDL assignment warning at data.mem(449): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 449
Warning (10230): Verilog HDL assignment warning at data.mem(450): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 450
Warning (10230): Verilog HDL assignment warning at data.mem(451): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 451
Warning (10230): Verilog HDL assignment warning at data.mem(452): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 452
Warning (10230): Verilog HDL assignment warning at data.mem(453): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 453
Warning (10230): Verilog HDL assignment warning at data.mem(454): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 454
Warning (10230): Verilog HDL assignment warning at data.mem(455): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 455
Warning (10230): Verilog HDL assignment warning at data.mem(456): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 456
Warning (10230): Verilog HDL assignment warning at data.mem(457): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 457
Warning (10230): Verilog HDL assignment warning at data.mem(458): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 458
Warning (10230): Verilog HDL assignment warning at data.mem(459): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 459
Warning (10230): Verilog HDL assignment warning at data.mem(460): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 460
Warning (10230): Verilog HDL assignment warning at data.mem(461): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 461
Warning (10230): Verilog HDL assignment warning at data.mem(462): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 462
Warning (10230): Verilog HDL assignment warning at data.mem(463): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 463
Warning (10230): Verilog HDL assignment warning at data.mem(464): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 464
Warning (10230): Verilog HDL assignment warning at data.mem(465): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 465
Warning (10230): Verilog HDL assignment warning at data.mem(466): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 466
Warning (10230): Verilog HDL assignment warning at data.mem(467): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 467
Warning (10230): Verilog HDL assignment warning at data.mem(468): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 468
Warning (10230): Verilog HDL assignment warning at data.mem(469): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 469
Warning (10230): Verilog HDL assignment warning at data.mem(470): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 470
Warning (10230): Verilog HDL assignment warning at data.mem(471): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 471
Warning (10230): Verilog HDL assignment warning at data.mem(472): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 472
Warning (10230): Verilog HDL assignment warning at data.mem(473): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 473
Warning (10230): Verilog HDL assignment warning at data.mem(474): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 474
Warning (10230): Verilog HDL assignment warning at data.mem(475): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 475
Warning (10230): Verilog HDL assignment warning at data.mem(476): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 476
Warning (10230): Verilog HDL assignment warning at data.mem(477): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 477
Warning (10230): Verilog HDL assignment warning at data.mem(478): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 478
Warning (10230): Verilog HDL assignment warning at data.mem(479): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 479
Warning (10230): Verilog HDL assignment warning at data.mem(480): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 480
Warning (10230): Verilog HDL assignment warning at data.mem(481): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 481
Warning (10230): Verilog HDL assignment warning at data.mem(482): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 482
Warning (10230): Verilog HDL assignment warning at data.mem(483): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 483
Warning (10230): Verilog HDL assignment warning at data.mem(484): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 484
Warning (10230): Verilog HDL assignment warning at data.mem(485): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 485
Warning (10230): Verilog HDL assignment warning at data.mem(486): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 486
Warning (10230): Verilog HDL assignment warning at data.mem(487): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 487
Warning (10230): Verilog HDL assignment warning at data.mem(488): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 488
Warning (10230): Verilog HDL assignment warning at data.mem(489): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 489
Warning (10230): Verilog HDL assignment warning at data.mem(490): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 490
Warning (10230): Verilog HDL assignment warning at data.mem(491): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 491
Warning (10230): Verilog HDL assignment warning at data.mem(492): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 492
Warning (10230): Verilog HDL assignment warning at data.mem(493): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 493
Warning (10230): Verilog HDL assignment warning at data.mem(494): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 494
Warning (10230): Verilog HDL assignment warning at data.mem(495): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 495
Warning (10230): Verilog HDL assignment warning at data.mem(496): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 496
Warning (10230): Verilog HDL assignment warning at data.mem(497): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 497
Warning (10230): Verilog HDL assignment warning at data.mem(498): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 498
Warning (10230): Verilog HDL assignment warning at data.mem(499): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 499
Warning (10230): Verilog HDL assignment warning at data.mem(500): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 500
Warning (10230): Verilog HDL assignment warning at data.mem(501): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 501
Warning (10230): Verilog HDL assignment warning at data.mem(502): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 502
Warning (10230): Verilog HDL assignment warning at data.mem(503): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 503
Warning (10230): Verilog HDL assignment warning at data.mem(504): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 504
Warning (10230): Verilog HDL assignment warning at data.mem(505): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 505
Warning (10230): Verilog HDL assignment warning at data.mem(506): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 506
Warning (10230): Verilog HDL assignment warning at data.mem(507): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 507
Warning (10230): Verilog HDL assignment warning at data.mem(508): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 508
Warning (10230): Verilog HDL assignment warning at data.mem(509): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 509
Warning (10230): Verilog HDL assignment warning at data.mem(510): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 510
Warning (10230): Verilog HDL assignment warning at data.mem(511): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 511
Warning (10230): Verilog HDL assignment warning at data.mem(512): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 512
Warning (10230): Verilog HDL assignment warning at data.mem(513): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 513
Warning (10230): Verilog HDL assignment warning at data.mem(514): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 514
Warning (10230): Verilog HDL assignment warning at data.mem(515): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 515
Warning (10230): Verilog HDL assignment warning at data.mem(516): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 516
Warning (10230): Verilog HDL assignment warning at data.mem(517): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 517
Warning (10230): Verilog HDL assignment warning at data.mem(518): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 518
Warning (10230): Verilog HDL assignment warning at data.mem(519): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 519
Warning (10230): Verilog HDL assignment warning at data.mem(520): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 520
Warning (10230): Verilog HDL assignment warning at data.mem(521): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 521
Warning (10230): Verilog HDL assignment warning at data.mem(522): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 522
Warning (10230): Verilog HDL assignment warning at data.mem(523): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 523
Warning (10230): Verilog HDL assignment warning at data.mem(524): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 524
Warning (10230): Verilog HDL assignment warning at data.mem(525): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 525
Warning (10230): Verilog HDL assignment warning at data.mem(526): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 526
Warning (10230): Verilog HDL assignment warning at data.mem(527): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 527
Warning (10230): Verilog HDL assignment warning at data.mem(528): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 528
Warning (10230): Verilog HDL assignment warning at data.mem(529): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 529
Warning (10230): Verilog HDL assignment warning at data.mem(530): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 530
Warning (10230): Verilog HDL assignment warning at data.mem(531): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 531
Warning (10230): Verilog HDL assignment warning at data.mem(532): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 532
Warning (10230): Verilog HDL assignment warning at data.mem(533): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 533
Warning (10230): Verilog HDL assignment warning at data.mem(534): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 534
Warning (10230): Verilog HDL assignment warning at data.mem(535): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 535
Warning (10230): Verilog HDL assignment warning at data.mem(536): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 536
Warning (10230): Verilog HDL assignment warning at data.mem(537): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 537
Warning (10230): Verilog HDL assignment warning at data.mem(538): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 538
Warning (10230): Verilog HDL assignment warning at data.mem(539): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 539
Warning (10230): Verilog HDL assignment warning at data.mem(540): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 540
Warning (10230): Verilog HDL assignment warning at data.mem(541): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 541
Warning (10230): Verilog HDL assignment warning at data.mem(542): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 542
Warning (10230): Verilog HDL assignment warning at data.mem(543): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 543
Warning (10230): Verilog HDL assignment warning at data.mem(544): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 544
Warning (10230): Verilog HDL assignment warning at data.mem(545): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 545
Warning (10230): Verilog HDL assignment warning at data.mem(546): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 546
Warning (10230): Verilog HDL assignment warning at data.mem(547): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 547
Warning (10230): Verilog HDL assignment warning at data.mem(548): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 548
Warning (10230): Verilog HDL assignment warning at data.mem(549): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 549
Warning (10230): Verilog HDL assignment warning at data.mem(550): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 550
Warning (10230): Verilog HDL assignment warning at data.mem(551): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 551
Warning (10230): Verilog HDL assignment warning at data.mem(552): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 552
Warning (10230): Verilog HDL assignment warning at data.mem(553): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 553
Warning (10230): Verilog HDL assignment warning at data.mem(554): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 554
Warning (10230): Verilog HDL assignment warning at data.mem(555): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 555
Warning (10230): Verilog HDL assignment warning at data.mem(556): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 556
Warning (10230): Verilog HDL assignment warning at data.mem(557): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 557
Warning (10230): Verilog HDL assignment warning at data.mem(558): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 558
Warning (10230): Verilog HDL assignment warning at data.mem(559): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 559
Warning (10230): Verilog HDL assignment warning at data.mem(560): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 560
Warning (10230): Verilog HDL assignment warning at data.mem(561): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 561
Warning (10230): Verilog HDL assignment warning at data.mem(562): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 562
Warning (10230): Verilog HDL assignment warning at data.mem(563): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 563
Warning (10230): Verilog HDL assignment warning at data.mem(564): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 564
Warning (10230): Verilog HDL assignment warning at data.mem(565): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 565
Warning (10230): Verilog HDL assignment warning at data.mem(566): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 566
Warning (10230): Verilog HDL assignment warning at data.mem(567): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 567
Warning (10230): Verilog HDL assignment warning at data.mem(568): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 568
Warning (10230): Verilog HDL assignment warning at data.mem(569): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 569
Warning (10230): Verilog HDL assignment warning at data.mem(570): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 570
Warning (10230): Verilog HDL assignment warning at data.mem(571): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 571
Warning (10230): Verilog HDL assignment warning at data.mem(572): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 572
Warning (10230): Verilog HDL assignment warning at data.mem(573): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 573
Warning (10230): Verilog HDL assignment warning at data.mem(574): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 574
Warning (10230): Verilog HDL assignment warning at data.mem(575): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 575
Warning (10230): Verilog HDL assignment warning at data.mem(576): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 576
Warning (10230): Verilog HDL assignment warning at data.mem(577): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 577
Warning (10230): Verilog HDL assignment warning at data.mem(578): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 578
Warning (10230): Verilog HDL assignment warning at data.mem(579): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 579
Warning (10230): Verilog HDL assignment warning at data.mem(580): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 580
Warning (10230): Verilog HDL assignment warning at data.mem(581): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 581
Warning (10230): Verilog HDL assignment warning at data.mem(582): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 582
Warning (10230): Verilog HDL assignment warning at data.mem(583): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 583
Warning (10230): Verilog HDL assignment warning at data.mem(584): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 584
Warning (10230): Verilog HDL assignment warning at data.mem(585): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 585
Warning (10230): Verilog HDL assignment warning at data.mem(586): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 586
Warning (10230): Verilog HDL assignment warning at data.mem(587): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 587
Warning (10230): Verilog HDL assignment warning at data.mem(588): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 588
Warning (10230): Verilog HDL assignment warning at data.mem(589): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 589
Warning (10230): Verilog HDL assignment warning at data.mem(590): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 590
Warning (10230): Verilog HDL assignment warning at data.mem(591): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 591
Warning (10230): Verilog HDL assignment warning at data.mem(592): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 592
Warning (10230): Verilog HDL assignment warning at data.mem(593): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 593
Warning (10230): Verilog HDL assignment warning at data.mem(594): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 594
Warning (10230): Verilog HDL assignment warning at data.mem(595): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 595
Warning (10230): Verilog HDL assignment warning at data.mem(596): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 596
Warning (10230): Verilog HDL assignment warning at data.mem(597): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 597
Warning (10230): Verilog HDL assignment warning at data.mem(598): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 598
Warning (10230): Verilog HDL assignment warning at data.mem(599): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 599
Warning (10230): Verilog HDL assignment warning at data.mem(600): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 600
Warning (10230): Verilog HDL assignment warning at data.mem(601): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 601
Warning (10230): Verilog HDL assignment warning at data.mem(602): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 602
Warning (10230): Verilog HDL assignment warning at data.mem(603): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 603
Warning (10230): Verilog HDL assignment warning at data.mem(604): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 604
Warning (10230): Verilog HDL assignment warning at data.mem(605): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 605
Warning (10230): Verilog HDL assignment warning at data.mem(606): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 606
Warning (10230): Verilog HDL assignment warning at data.mem(607): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 607
Warning (10230): Verilog HDL assignment warning at data.mem(608): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 608
Warning (10230): Verilog HDL assignment warning at data.mem(609): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 609
Warning (10230): Verilog HDL assignment warning at data.mem(610): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 610
Warning (10230): Verilog HDL assignment warning at data.mem(611): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 611
Warning (10230): Verilog HDL assignment warning at data.mem(612): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 612
Warning (10230): Verilog HDL assignment warning at data.mem(613): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 613
Warning (10230): Verilog HDL assignment warning at data.mem(614): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 614
Warning (10230): Verilog HDL assignment warning at data.mem(615): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 615
Warning (10230): Verilog HDL assignment warning at data.mem(616): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 616
Warning (10230): Verilog HDL assignment warning at data.mem(617): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 617
Warning (10230): Verilog HDL assignment warning at data.mem(618): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 618
Warning (10230): Verilog HDL assignment warning at data.mem(619): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 619
Warning (10230): Verilog HDL assignment warning at data.mem(620): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 620
Warning (10230): Verilog HDL assignment warning at data.mem(621): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 621
Warning (10230): Verilog HDL assignment warning at data.mem(622): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 622
Warning (10230): Verilog HDL assignment warning at data.mem(623): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 623
Warning (10230): Verilog HDL assignment warning at data.mem(624): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 624
Warning (10230): Verilog HDL assignment warning at data.mem(625): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 625
Warning (10230): Verilog HDL assignment warning at data.mem(626): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 626
Warning (10230): Verilog HDL assignment warning at data.mem(627): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 627
Warning (10230): Verilog HDL assignment warning at data.mem(628): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 628
Warning (10230): Verilog HDL assignment warning at data.mem(629): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 629
Warning (10230): Verilog HDL assignment warning at data.mem(630): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 630
Warning (10230): Verilog HDL assignment warning at data.mem(631): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 631
Warning (10230): Verilog HDL assignment warning at data.mem(632): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 632
Warning (10230): Verilog HDL assignment warning at data.mem(633): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 633
Warning (10230): Verilog HDL assignment warning at data.mem(634): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 634
Warning (10230): Verilog HDL assignment warning at data.mem(635): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 635
Warning (10230): Verilog HDL assignment warning at data.mem(636): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 636
Warning (10230): Verilog HDL assignment warning at data.mem(637): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 637
Warning (10230): Verilog HDL assignment warning at data.mem(638): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 638
Warning (10230): Verilog HDL assignment warning at data.mem(639): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 639
Warning (10230): Verilog HDL assignment warning at data.mem(640): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 640
Warning (10230): Verilog HDL assignment warning at data.mem(641): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 641
Warning (10230): Verilog HDL assignment warning at data.mem(642): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 642
Warning (10230): Verilog HDL assignment warning at data.mem(643): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 643
Warning (10230): Verilog HDL assignment warning at data.mem(644): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 644
Warning (10230): Verilog HDL assignment warning at data.mem(645): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 645
Warning (10230): Verilog HDL assignment warning at data.mem(646): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 646
Warning (10230): Verilog HDL assignment warning at data.mem(647): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 647
Warning (10230): Verilog HDL assignment warning at data.mem(648): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 648
Warning (10230): Verilog HDL assignment warning at data.mem(649): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 649
Warning (10230): Verilog HDL assignment warning at data.mem(650): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 650
Warning (10230): Verilog HDL assignment warning at data.mem(651): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 651
Warning (10230): Verilog HDL assignment warning at data.mem(652): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 652
Warning (10230): Verilog HDL assignment warning at data.mem(653): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 653
Warning (10230): Verilog HDL assignment warning at data.mem(654): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 654
Warning (10230): Verilog HDL assignment warning at data.mem(655): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 655
Warning (10230): Verilog HDL assignment warning at data.mem(656): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 656
Warning (10230): Verilog HDL assignment warning at data.mem(657): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 657
Warning (10230): Verilog HDL assignment warning at data.mem(658): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 658
Warning (10230): Verilog HDL assignment warning at data.mem(659): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 659
Warning (10230): Verilog HDL assignment warning at data.mem(660): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 660
Warning (10230): Verilog HDL assignment warning at data.mem(661): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 661
Warning (10230): Verilog HDL assignment warning at data.mem(662): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 662
Warning (10230): Verilog HDL assignment warning at data.mem(663): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 663
Warning (10230): Verilog HDL assignment warning at data.mem(664): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 664
Warning (10230): Verilog HDL assignment warning at data.mem(665): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 665
Warning (10230): Verilog HDL assignment warning at data.mem(666): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 666
Warning (10230): Verilog HDL assignment warning at data.mem(667): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 667
Warning (10230): Verilog HDL assignment warning at data.mem(668): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 668
Warning (10230): Verilog HDL assignment warning at data.mem(669): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 669
Warning (10230): Verilog HDL assignment warning at data.mem(670): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 670
Warning (10230): Verilog HDL assignment warning at data.mem(671): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 671
Warning (10230): Verilog HDL assignment warning at data.mem(672): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 672
Warning (10230): Verilog HDL assignment warning at data.mem(673): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 673
Warning (10230): Verilog HDL assignment warning at data.mem(674): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 674
Warning (10230): Verilog HDL assignment warning at data.mem(675): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 675
Warning (10230): Verilog HDL assignment warning at data.mem(676): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 676
Warning (10230): Verilog HDL assignment warning at data.mem(677): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 677
Warning (10230): Verilog HDL assignment warning at data.mem(678): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 678
Warning (10230): Verilog HDL assignment warning at data.mem(679): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 679
Warning (10230): Verilog HDL assignment warning at data.mem(680): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 680
Warning (10230): Verilog HDL assignment warning at data.mem(681): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 681
Warning (10230): Verilog HDL assignment warning at data.mem(682): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 682
Warning (10230): Verilog HDL assignment warning at data.mem(683): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 683
Warning (10230): Verilog HDL assignment warning at data.mem(684): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 684
Warning (10230): Verilog HDL assignment warning at data.mem(685): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 685
Warning (10230): Verilog HDL assignment warning at data.mem(686): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 686
Warning (10230): Verilog HDL assignment warning at data.mem(687): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 687
Warning (10230): Verilog HDL assignment warning at data.mem(688): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 688
Warning (10230): Verilog HDL assignment warning at data.mem(689): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 689
Warning (10230): Verilog HDL assignment warning at data.mem(690): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 690
Warning (10230): Verilog HDL assignment warning at data.mem(691): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 691
Warning (10230): Verilog HDL assignment warning at data.mem(692): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 692
Warning (10230): Verilog HDL assignment warning at data.mem(693): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 693
Warning (10230): Verilog HDL assignment warning at data.mem(694): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 694
Warning (10230): Verilog HDL assignment warning at data.mem(695): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 695
Warning (10230): Verilog HDL assignment warning at data.mem(696): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 696
Warning (10230): Verilog HDL assignment warning at data.mem(697): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 697
Warning (10230): Verilog HDL assignment warning at data.mem(698): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 698
Warning (10230): Verilog HDL assignment warning at data.mem(699): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 699
Warning (10230): Verilog HDL assignment warning at data.mem(700): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 700
Warning (10230): Verilog HDL assignment warning at data.mem(701): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 701
Warning (10230): Verilog HDL assignment warning at data.mem(702): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 702
Warning (10230): Verilog HDL assignment warning at data.mem(703): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 703
Warning (10230): Verilog HDL assignment warning at data.mem(704): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 704
Warning (10230): Verilog HDL assignment warning at data.mem(705): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 705
Warning (10230): Verilog HDL assignment warning at data.mem(706): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 706
Warning (10230): Verilog HDL assignment warning at data.mem(707): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 707
Warning (10230): Verilog HDL assignment warning at data.mem(708): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 708
Warning (10230): Verilog HDL assignment warning at data.mem(709): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 709
Warning (10230): Verilog HDL assignment warning at data.mem(710): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 710
Warning (10230): Verilog HDL assignment warning at data.mem(711): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 711
Warning (10230): Verilog HDL assignment warning at data.mem(712): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 712
Warning (10230): Verilog HDL assignment warning at data.mem(713): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 713
Warning (10230): Verilog HDL assignment warning at data.mem(714): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 714
Warning (10230): Verilog HDL assignment warning at data.mem(715): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 715
Warning (10230): Verilog HDL assignment warning at data.mem(716): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 716
Warning (10230): Verilog HDL assignment warning at data.mem(717): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 717
Warning (10230): Verilog HDL assignment warning at data.mem(718): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 718
Warning (10230): Verilog HDL assignment warning at data.mem(719): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 719
Warning (10230): Verilog HDL assignment warning at data.mem(720): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 720
Warning (10230): Verilog HDL assignment warning at data.mem(721): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 721
Warning (10230): Verilog HDL assignment warning at data.mem(722): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 722
Warning (10230): Verilog HDL assignment warning at data.mem(723): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 723
Warning (10230): Verilog HDL assignment warning at data.mem(724): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 724
Warning (10230): Verilog HDL assignment warning at data.mem(725): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 725
Warning (10230): Verilog HDL assignment warning at data.mem(726): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 726
Warning (10230): Verilog HDL assignment warning at data.mem(727): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 727
Warning (10230): Verilog HDL assignment warning at data.mem(728): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 728
Warning (10230): Verilog HDL assignment warning at data.mem(729): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 729
Warning (10230): Verilog HDL assignment warning at data.mem(730): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 730
Warning (10230): Verilog HDL assignment warning at data.mem(731): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 731
Warning (10230): Verilog HDL assignment warning at data.mem(732): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 732
Warning (10230): Verilog HDL assignment warning at data.mem(733): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 733
Warning (10230): Verilog HDL assignment warning at data.mem(734): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 734
Warning (10230): Verilog HDL assignment warning at data.mem(735): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 735
Warning (10230): Verilog HDL assignment warning at data.mem(736): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 736
Warning (10230): Verilog HDL assignment warning at data.mem(737): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 737
Warning (10230): Verilog HDL assignment warning at data.mem(738): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 738
Warning (10230): Verilog HDL assignment warning at data.mem(739): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 739
Warning (10230): Verilog HDL assignment warning at data.mem(740): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 740
Warning (10230): Verilog HDL assignment warning at data.mem(741): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 741
Warning (10230): Verilog HDL assignment warning at data.mem(742): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 742
Warning (10230): Verilog HDL assignment warning at data.mem(743): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 743
Warning (10230): Verilog HDL assignment warning at data.mem(744): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 744
Warning (10230): Verilog HDL assignment warning at data.mem(745): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 745
Warning (10230): Verilog HDL assignment warning at data.mem(746): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 746
Warning (10230): Verilog HDL assignment warning at data.mem(747): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 747
Warning (10230): Verilog HDL assignment warning at data.mem(748): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 748
Warning (10230): Verilog HDL assignment warning at data.mem(749): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 749
Warning (10230): Verilog HDL assignment warning at data.mem(750): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 750
Warning (10230): Verilog HDL assignment warning at data.mem(751): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 751
Warning (10230): Verilog HDL assignment warning at data.mem(752): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 752
Warning (10230): Verilog HDL assignment warning at data.mem(753): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 753
Warning (10230): Verilog HDL assignment warning at data.mem(754): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 754
Warning (10230): Verilog HDL assignment warning at data.mem(755): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 755
Warning (10230): Verilog HDL assignment warning at data.mem(756): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 756
Warning (10230): Verilog HDL assignment warning at data.mem(757): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 757
Warning (10230): Verilog HDL assignment warning at data.mem(758): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 758
Warning (10230): Verilog HDL assignment warning at data.mem(759): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 759
Warning (10230): Verilog HDL assignment warning at data.mem(760): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 760
Warning (10230): Verilog HDL assignment warning at data.mem(761): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 761
Warning (10230): Verilog HDL assignment warning at data.mem(762): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 762
Warning (10230): Verilog HDL assignment warning at data.mem(763): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 763
Warning (10230): Verilog HDL assignment warning at data.mem(764): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 764
Warning (10230): Verilog HDL assignment warning at data.mem(765): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 765
Warning (10230): Verilog HDL assignment warning at data.mem(766): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 766
Warning (10230): Verilog HDL assignment warning at data.mem(767): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 767
Warning (10230): Verilog HDL assignment warning at data.mem(768): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 768
Warning (10230): Verilog HDL assignment warning at data.mem(769): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 769
Warning (10230): Verilog HDL assignment warning at data.mem(770): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 770
Warning (10230): Verilog HDL assignment warning at data.mem(771): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 771
Warning (10230): Verilog HDL assignment warning at data.mem(772): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 772
Warning (10230): Verilog HDL assignment warning at data.mem(773): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 773
Warning (10230): Verilog HDL assignment warning at data.mem(774): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 774
Warning (10230): Verilog HDL assignment warning at data.mem(775): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 775
Warning (10230): Verilog HDL assignment warning at data.mem(776): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 776
Warning (10230): Verilog HDL assignment warning at data.mem(777): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 777
Warning (10230): Verilog HDL assignment warning at data.mem(778): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 778
Warning (10230): Verilog HDL assignment warning at data.mem(779): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 779
Warning (10230): Verilog HDL assignment warning at data.mem(780): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 780
Warning (10230): Verilog HDL assignment warning at data.mem(781): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 781
Warning (10230): Verilog HDL assignment warning at data.mem(782): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 782
Warning (10230): Verilog HDL assignment warning at data.mem(783): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 783
Warning (10230): Verilog HDL assignment warning at data.mem(784): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 784
Warning (10230): Verilog HDL assignment warning at data.mem(785): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 785
Warning (10230): Verilog HDL assignment warning at data.mem(786): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 786
Warning (10230): Verilog HDL assignment warning at data.mem(787): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 787
Warning (10230): Verilog HDL assignment warning at data.mem(788): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 788
Warning (10230): Verilog HDL assignment warning at data.mem(789): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 789
Warning (10230): Verilog HDL assignment warning at data.mem(790): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 790
Warning (10230): Verilog HDL assignment warning at data.mem(791): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 791
Warning (10230): Verilog HDL assignment warning at data.mem(792): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 792
Warning (10230): Verilog HDL assignment warning at data.mem(793): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 793
Warning (10230): Verilog HDL assignment warning at data.mem(794): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 794
Warning (10230): Verilog HDL assignment warning at data.mem(795): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 795
Warning (10230): Verilog HDL assignment warning at data.mem(796): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 796
Warning (10230): Verilog HDL assignment warning at data.mem(797): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 797
Warning (10230): Verilog HDL assignment warning at data.mem(798): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 798
Warning (10230): Verilog HDL assignment warning at data.mem(799): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 799
Warning (10230): Verilog HDL assignment warning at data.mem(800): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 800
Warning (10230): Verilog HDL assignment warning at data.mem(801): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 801
Warning (10230): Verilog HDL assignment warning at data.mem(802): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 802
Warning (10230): Verilog HDL assignment warning at data.mem(803): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 803
Warning (10230): Verilog HDL assignment warning at data.mem(804): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 804
Warning (10230): Verilog HDL assignment warning at data.mem(805): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 805
Warning (10230): Verilog HDL assignment warning at data.mem(806): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 806
Warning (10230): Verilog HDL assignment warning at data.mem(807): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 807
Warning (10230): Verilog HDL assignment warning at data.mem(808): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 808
Warning (10230): Verilog HDL assignment warning at data.mem(809): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 809
Warning (10230): Verilog HDL assignment warning at data.mem(810): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 810
Warning (10230): Verilog HDL assignment warning at data.mem(811): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 811
Warning (10230): Verilog HDL assignment warning at data.mem(812): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 812
Warning (10230): Verilog HDL assignment warning at data.mem(813): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 813
Warning (10230): Verilog HDL assignment warning at data.mem(814): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 814
Warning (10230): Verilog HDL assignment warning at data.mem(815): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 815
Warning (10230): Verilog HDL assignment warning at data.mem(816): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 816
Warning (10230): Verilog HDL assignment warning at data.mem(817): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 817
Warning (10230): Verilog HDL assignment warning at data.mem(818): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 818
Warning (10230): Verilog HDL assignment warning at data.mem(819): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 819
Warning (10230): Verilog HDL assignment warning at data.mem(820): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 820
Warning (10230): Verilog HDL assignment warning at data.mem(821): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 821
Warning (10230): Verilog HDL assignment warning at data.mem(822): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 822
Warning (10230): Verilog HDL assignment warning at data.mem(823): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 823
Warning (10230): Verilog HDL assignment warning at data.mem(824): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 824
Warning (10230): Verilog HDL assignment warning at data.mem(825): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 825
Warning (10230): Verilog HDL assignment warning at data.mem(826): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 826
Warning (10230): Verilog HDL assignment warning at data.mem(827): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 827
Warning (10230): Verilog HDL assignment warning at data.mem(828): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 828
Warning (10230): Verilog HDL assignment warning at data.mem(829): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 829
Warning (10230): Verilog HDL assignment warning at data.mem(830): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 830
Warning (10230): Verilog HDL assignment warning at data.mem(831): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 831
Warning (10230): Verilog HDL assignment warning at data.mem(832): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 832
Warning (10230): Verilog HDL assignment warning at data.mem(833): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 833
Warning (10230): Verilog HDL assignment warning at data.mem(834): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 834
Warning (10230): Verilog HDL assignment warning at data.mem(835): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 835
Warning (10230): Verilog HDL assignment warning at data.mem(836): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 836
Warning (10230): Verilog HDL assignment warning at data.mem(837): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 837
Warning (10230): Verilog HDL assignment warning at data.mem(838): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 838
Warning (10230): Verilog HDL assignment warning at data.mem(839): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 839
Warning (10230): Verilog HDL assignment warning at data.mem(840): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 840
Warning (10230): Verilog HDL assignment warning at data.mem(841): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 841
Warning (10230): Verilog HDL assignment warning at data.mem(842): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 842
Warning (10230): Verilog HDL assignment warning at data.mem(843): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 843
Warning (10230): Verilog HDL assignment warning at data.mem(844): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 844
Warning (10230): Verilog HDL assignment warning at data.mem(845): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 845
Warning (10230): Verilog HDL assignment warning at data.mem(846): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 846
Warning (10230): Verilog HDL assignment warning at data.mem(847): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 847
Warning (10230): Verilog HDL assignment warning at data.mem(848): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 848
Warning (10230): Verilog HDL assignment warning at data.mem(849): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 849
Warning (10230): Verilog HDL assignment warning at data.mem(850): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 850
Warning (10230): Verilog HDL assignment warning at data.mem(851): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 851
Warning (10230): Verilog HDL assignment warning at data.mem(852): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 852
Warning (10230): Verilog HDL assignment warning at data.mem(853): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 853
Warning (10230): Verilog HDL assignment warning at data.mem(854): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 854
Warning (10230): Verilog HDL assignment warning at data.mem(855): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 855
Warning (10230): Verilog HDL assignment warning at data.mem(856): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 856
Warning (10230): Verilog HDL assignment warning at data.mem(857): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 857
Warning (10230): Verilog HDL assignment warning at data.mem(858): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 858
Warning (10230): Verilog HDL assignment warning at data.mem(859): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 859
Warning (10230): Verilog HDL assignment warning at data.mem(860): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 860
Warning (10230): Verilog HDL assignment warning at data.mem(861): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 861
Warning (10230): Verilog HDL assignment warning at data.mem(862): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 862
Warning (10230): Verilog HDL assignment warning at data.mem(863): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 863
Warning (10230): Verilog HDL assignment warning at data.mem(864): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 864
Warning (10230): Verilog HDL assignment warning at data.mem(865): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 865
Warning (10230): Verilog HDL assignment warning at data.mem(866): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 866
Warning (10230): Verilog HDL assignment warning at data.mem(867): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 867
Warning (10230): Verilog HDL assignment warning at data.mem(868): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 868
Warning (10230): Verilog HDL assignment warning at data.mem(869): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 869
Warning (10230): Verilog HDL assignment warning at data.mem(870): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 870
Warning (10230): Verilog HDL assignment warning at data.mem(871): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 871
Warning (10230): Verilog HDL assignment warning at data.mem(872): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 872
Warning (10230): Verilog HDL assignment warning at data.mem(873): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 873
Warning (10230): Verilog HDL assignment warning at data.mem(874): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 874
Warning (10230): Verilog HDL assignment warning at data.mem(875): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 875
Warning (10230): Verilog HDL assignment warning at data.mem(876): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 876
Warning (10230): Verilog HDL assignment warning at data.mem(877): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 877
Warning (10230): Verilog HDL assignment warning at data.mem(878): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 878
Warning (10230): Verilog HDL assignment warning at data.mem(879): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 879
Warning (10230): Verilog HDL assignment warning at data.mem(880): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 880
Warning (10230): Verilog HDL assignment warning at data.mem(881): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 881
Warning (10230): Verilog HDL assignment warning at data.mem(882): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 882
Warning (10230): Verilog HDL assignment warning at data.mem(883): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 883
Warning (10230): Verilog HDL assignment warning at data.mem(884): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 884
Warning (10230): Verilog HDL assignment warning at data.mem(885): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 885
Warning (10230): Verilog HDL assignment warning at data.mem(886): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 886
Warning (10230): Verilog HDL assignment warning at data.mem(887): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 887
Warning (10230): Verilog HDL assignment warning at data.mem(888): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 888
Warning (10230): Verilog HDL assignment warning at data.mem(889): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 889
Warning (10230): Verilog HDL assignment warning at data.mem(890): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 890
Warning (10230): Verilog HDL assignment warning at data.mem(891): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 891
Warning (10230): Verilog HDL assignment warning at data.mem(892): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 892
Warning (10230): Verilog HDL assignment warning at data.mem(893): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 893
Warning (10230): Verilog HDL assignment warning at data.mem(894): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 894
Warning (10230): Verilog HDL assignment warning at data.mem(895): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 895
Warning (10230): Verilog HDL assignment warning at data.mem(896): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 896
Warning (10230): Verilog HDL assignment warning at data.mem(897): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 897
Warning (10230): Verilog HDL assignment warning at data.mem(898): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 898
Warning (10230): Verilog HDL assignment warning at data.mem(899): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 899
Warning (10230): Verilog HDL assignment warning at data.mem(900): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 900
Warning (10230): Verilog HDL assignment warning at data.mem(901): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 901
Warning (10230): Verilog HDL assignment warning at data.mem(902): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 902
Warning (10230): Verilog HDL assignment warning at data.mem(903): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 903
Warning (10230): Verilog HDL assignment warning at data.mem(904): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 904
Warning (10230): Verilog HDL assignment warning at data.mem(905): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 905
Warning (10230): Verilog HDL assignment warning at data.mem(906): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 906
Warning (10230): Verilog HDL assignment warning at data.mem(907): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 907
Warning (10230): Verilog HDL assignment warning at data.mem(908): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 908
Warning (10230): Verilog HDL assignment warning at data.mem(909): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 909
Warning (10230): Verilog HDL assignment warning at data.mem(910): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 910
Warning (10230): Verilog HDL assignment warning at data.mem(911): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 911
Warning (10230): Verilog HDL assignment warning at data.mem(912): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 912
Warning (10230): Verilog HDL assignment warning at data.mem(913): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 913
Warning (10230): Verilog HDL assignment warning at data.mem(914): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 914
Warning (10230): Verilog HDL assignment warning at data.mem(915): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 915
Warning (10230): Verilog HDL assignment warning at data.mem(916): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 916
Warning (10230): Verilog HDL assignment warning at data.mem(917): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 917
Warning (10230): Verilog HDL assignment warning at data.mem(918): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 918
Warning (10230): Verilog HDL assignment warning at data.mem(919): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 919
Warning (10230): Verilog HDL assignment warning at data.mem(920): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 920
Warning (10230): Verilog HDL assignment warning at data.mem(921): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 921
Warning (10230): Verilog HDL assignment warning at data.mem(922): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 922
Warning (10230): Verilog HDL assignment warning at data.mem(923): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 923
Warning (10230): Verilog HDL assignment warning at data.mem(924): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 924
Warning (10230): Verilog HDL assignment warning at data.mem(925): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 925
Warning (10230): Verilog HDL assignment warning at data.mem(926): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 926
Warning (10230): Verilog HDL assignment warning at data.mem(927): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 927
Warning (10230): Verilog HDL assignment warning at data.mem(928): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 928
Warning (10230): Verilog HDL assignment warning at data.mem(929): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 929
Warning (10230): Verilog HDL assignment warning at data.mem(930): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 930
Warning (10230): Verilog HDL assignment warning at data.mem(931): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 931
Warning (10230): Verilog HDL assignment warning at data.mem(932): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 932
Warning (10230): Verilog HDL assignment warning at data.mem(933): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 933
Warning (10230): Verilog HDL assignment warning at data.mem(934): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 934
Warning (10230): Verilog HDL assignment warning at data.mem(935): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 935
Warning (10230): Verilog HDL assignment warning at data.mem(936): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 936
Warning (10230): Verilog HDL assignment warning at data.mem(937): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 937
Warning (10230): Verilog HDL assignment warning at data.mem(938): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 938
Warning (10230): Verilog HDL assignment warning at data.mem(939): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 939
Warning (10230): Verilog HDL assignment warning at data.mem(940): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 940
Warning (10230): Verilog HDL assignment warning at data.mem(941): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 941
Warning (10230): Verilog HDL assignment warning at data.mem(942): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 942
Warning (10230): Verilog HDL assignment warning at data.mem(943): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 943
Warning (10230): Verilog HDL assignment warning at data.mem(944): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 944
Warning (10230): Verilog HDL assignment warning at data.mem(945): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 945
Warning (10230): Verilog HDL assignment warning at data.mem(946): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 946
Warning (10230): Verilog HDL assignment warning at data.mem(947): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 947
Warning (10230): Verilog HDL assignment warning at data.mem(948): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 948
Warning (10230): Verilog HDL assignment warning at data.mem(949): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 949
Warning (10230): Verilog HDL assignment warning at data.mem(950): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 950
Warning (10230): Verilog HDL assignment warning at data.mem(951): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 951
Warning (10230): Verilog HDL assignment warning at data.mem(952): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 952
Warning (10230): Verilog HDL assignment warning at data.mem(953): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 953
Warning (10230): Verilog HDL assignment warning at data.mem(954): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 954
Warning (10230): Verilog HDL assignment warning at data.mem(955): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 955
Warning (10230): Verilog HDL assignment warning at data.mem(956): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 956
Warning (10230): Verilog HDL assignment warning at data.mem(957): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 957
Warning (10230): Verilog HDL assignment warning at data.mem(958): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 958
Warning (10230): Verilog HDL assignment warning at data.mem(959): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 959
Warning (10230): Verilog HDL assignment warning at data.mem(960): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 960
Warning (10230): Verilog HDL assignment warning at data.mem(961): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 961
Warning (10230): Verilog HDL assignment warning at data.mem(962): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 962
Warning (10230): Verilog HDL assignment warning at data.mem(963): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 963
Warning (10230): Verilog HDL assignment warning at data.mem(964): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 964
Warning (10230): Verilog HDL assignment warning at data.mem(965): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 965
Warning (10230): Verilog HDL assignment warning at data.mem(966): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 966
Warning (10230): Verilog HDL assignment warning at data.mem(967): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 967
Warning (10230): Verilog HDL assignment warning at data.mem(968): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 968
Warning (10230): Verilog HDL assignment warning at data.mem(969): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 969
Warning (10230): Verilog HDL assignment warning at data.mem(970): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 970
Warning (10230): Verilog HDL assignment warning at data.mem(971): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 971
Warning (10230): Verilog HDL assignment warning at data.mem(972): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 972
Warning (10230): Verilog HDL assignment warning at data.mem(973): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 973
Warning (10230): Verilog HDL assignment warning at data.mem(974): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 974
Warning (10230): Verilog HDL assignment warning at data.mem(975): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 975
Warning (10230): Verilog HDL assignment warning at data.mem(976): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 976
Warning (10230): Verilog HDL assignment warning at data.mem(977): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 977
Warning (10230): Verilog HDL assignment warning at data.mem(978): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 978
Warning (10230): Verilog HDL assignment warning at data.mem(979): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 979
Warning (10230): Verilog HDL assignment warning at data.mem(980): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 980
Warning (10230): Verilog HDL assignment warning at data.mem(981): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 981
Warning (10230): Verilog HDL assignment warning at data.mem(982): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 982
Warning (10230): Verilog HDL assignment warning at data.mem(983): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 983
Warning (10230): Verilog HDL assignment warning at data.mem(984): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 984
Warning (10230): Verilog HDL assignment warning at data.mem(985): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 985
Warning (10230): Verilog HDL assignment warning at data.mem(986): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 986
Warning (10230): Verilog HDL assignment warning at data.mem(987): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 987
Warning (10230): Verilog HDL assignment warning at data.mem(988): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 988
Warning (10230): Verilog HDL assignment warning at data.mem(989): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 989
Warning (10230): Verilog HDL assignment warning at data.mem(990): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 990
Warning (10230): Verilog HDL assignment warning at data.mem(991): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 991
Warning (10230): Verilog HDL assignment warning at data.mem(992): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 992
Warning (10230): Verilog HDL assignment warning at data.mem(993): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 993
Warning (10230): Verilog HDL assignment warning at data.mem(994): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 994
Warning (10230): Verilog HDL assignment warning at data.mem(995): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 995
Warning (10230): Verilog HDL assignment warning at data.mem(996): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 996
Warning (10230): Verilog HDL assignment warning at data.mem(997): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 997
Warning (10230): Verilog HDL assignment warning at data.mem(998): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 998
Warning (10230): Verilog HDL assignment warning at data.mem(999): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 999
Warning (10230): Verilog HDL assignment warning at data.mem(1000): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1000
Warning (10230): Verilog HDL assignment warning at data.mem(1001): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1001
Warning (10230): Verilog HDL assignment warning at data.mem(1002): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1002
Warning (10230): Verilog HDL assignment warning at data.mem(1003): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1003
Warning (10230): Verilog HDL assignment warning at data.mem(1004): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1004
Warning (10230): Verilog HDL assignment warning at data.mem(1005): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1005
Warning (10230): Verilog HDL assignment warning at data.mem(1006): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1006
Warning (10230): Verilog HDL assignment warning at data.mem(1007): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1007
Warning (10230): Verilog HDL assignment warning at data.mem(1008): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1008
Warning (10230): Verilog HDL assignment warning at data.mem(1009): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1009
Warning (10230): Verilog HDL assignment warning at data.mem(1010): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1010
Warning (10230): Verilog HDL assignment warning at data.mem(1011): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1011
Warning (10230): Verilog HDL assignment warning at data.mem(1012): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1012
Warning (10230): Verilog HDL assignment warning at data.mem(1013): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1013
Warning (10230): Verilog HDL assignment warning at data.mem(1014): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1014
Warning (10230): Verilog HDL assignment warning at data.mem(1015): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1015
Warning (10230): Verilog HDL assignment warning at data.mem(1016): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1016
Warning (10230): Verilog HDL assignment warning at data.mem(1017): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1017
Warning (10230): Verilog HDL assignment warning at data.mem(1018): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1018
Warning (10230): Verilog HDL assignment warning at data.mem(1019): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1019
Warning (10230): Verilog HDL assignment warning at data.mem(1020): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1020
Warning (10230): Verilog HDL assignment warning at data.mem(1021): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1021
Warning (10230): Verilog HDL assignment warning at data.mem(1022): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1022
Warning (10230): Verilog HDL assignment warning at data.mem(1023): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1023
Warning (10230): Verilog HDL assignment warning at data.mem(1024): truncated value with size 16 to match size of target (8) File: C:/repos/fpga_dsp/delaytesting/data.mem Line: 1024
Info (10648): Verilog HDL Display System Task info at memory_reading.sv(16): mem[0] = 00 File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 16
Info (10648): Verilog HDL Display System Task info at memory_reading.sv(16): mem[1] = 00 File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 16
Info (10648): Verilog HDL Display System Task info at memory_reading.sv(16): mem[2] = 00 File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 16
Info (10648): Verilog HDL Display System Task info at memory_reading.sv(16): mem[3] = 00 File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 16
Warning (10030): Net "mem_array.data_a" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0' File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 7
Warning (10030): Net "mem_array.waddr_a" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0' File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 7
Warning (10030): Net "mem_array.we_a" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0' File: C:/repos/fpga_dsp/delaytesting/memory_reading.sv Line: 7
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/memory.ram0_memory_reading_7d243dd4.hdl.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/memory.ram0_memory_reading_7d243dd4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4sd1.tdf
    Info (12023): Found entity 1: altsyncram_4sd1 File: C:/repos/fpga_dsp/delaytesting/db/altsyncram_4sd1.tdf Line: 28
Warning (20013): Ignored 19 assignments for entity "cordic" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "cordic_CORDIC_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 27 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1031 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Fri Aug 22 16:13:24 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


