vhdl clock_generator_v4_01_a /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/dcm_module.vhd
vhdl clock_generator_v4_01_a /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/pll_module.vhd
vhdl clock_generator_v4_01_a /root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/clock_generator_v4_01_a/hdl/vhdl/mmcm_module.vhd
VHDL clock_generator_0_v4_01_a /root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/hdl/elaborate/clock_generator_0_v4_01_a/hdl/vhdl/clock_generator.vhd
vhdl work ../hdl/clock_generator_0_wrapper.vhd
