// Seed: 341232817
module module_0 (
    output id_0
    , id_3,
    output id_1,
    output logic id_2
);
  integer id_4 = 1'h0;
  always @(posedge 1) begin
    if (id_3) assume (id_4);
  end
endmodule
