// Seed: 848419672
module module_0 (
    input wand id_0,
    output tri id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output supply1 id_9
);
  assign id_3 = id_2;
  assign module_1.id_6 = 0;
  assign id_9 = id_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    output wire id_0,
    output wand id_1,
    input supply1 _id_2
    , id_13,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11
);
  logic id_14;
  ;
  assign id_13[id_2] = id_13;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_5,
      id_0,
      id_5,
      id_0,
      id_11,
      id_5,
      id_4,
      id_6
  );
  wire id_16;
endmodule
