[14:01:37.612] <TB2>     INFO: *** Welcome to pxar ***
[14:01:37.612] <TB2>     INFO: *** Today: 2016/03/16
[14:01:37.619] <TB2>     INFO: *** Version: b2a7-dirty
[14:01:37.619] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C15.dat
[14:01:37.619] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:37.620] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//defaultMaskFile.dat
[14:01:37.620] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters_C15.dat
[14:01:37.699] <TB2>     INFO:         clk: 4
[14:01:37.699] <TB2>     INFO:         ctr: 4
[14:01:37.699] <TB2>     INFO:         sda: 19
[14:01:37.699] <TB2>     INFO:         tin: 9
[14:01:37.699] <TB2>     INFO:         level: 15
[14:01:37.699] <TB2>     INFO:         triggerdelay: 0
[14:01:37.699] <TB2>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:01:37.699] <TB2>     INFO: Log level: DEBUG
[14:01:37.709] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:01:37.726] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:01:37.729] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:01:37.731] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:01:39.290] <TB2>     INFO: DUT info: 
[14:01:39.290] <TB2>     INFO: The DUT currently contains the following objects:
[14:01:39.290] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:01:39.290] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:01:39.290] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:01:39.291] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:01:39.291] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:01:39.291] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:01:39.292] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:39.293] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:39.295] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 39251968
[14:01:39.295] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xa90f90
[14:01:39.295] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xa05770
[14:01:39.295] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f419dd94010
[14:01:39.295] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f41a3fff510
[14:01:39.296] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 39317504 fPxarMemory = 0x7f419dd94010
[14:01:39.297] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[14:01:39.298] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[14:01:39.298] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 1051.9 C
[14:01:39.298] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:01:39.698] <TB2>     INFO: enter 'restricted' command line mode
[14:01:39.698] <TB2>     INFO: enter test to run
[14:01:39.698] <TB2>     INFO:   test: FPIXTest no parameter change
[14:01:39.698] <TB2>     INFO:   running: fpixtest
[14:01:39.698] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:01:39.701] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:01:39.701] <TB2>     INFO: ######################################################################
[14:01:39.701] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:01:39.701] <TB2>     INFO: ######################################################################
[14:01:39.704] <TB2>     INFO: ######################################################################
[14:01:39.704] <TB2>     INFO: PixTestPretest::doTest()
[14:01:39.704] <TB2>     INFO: ######################################################################
[14:01:39.707] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:39.707] <TB2>     INFO:    PixTestPretest::programROC() 
[14:01:39.707] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:57.725] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:01:57.725] <TB2>     INFO: IA differences per ROC:  18.5 16.9 16.9 18.5 16.9 19.3 17.7 17.7 20.9 17.7 18.5 19.3 17.7 20.9 18.5 20.1
[14:01:57.796] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:57.797] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:01:57.797] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:57.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[14:01:57.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[14:01:58.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.5188 mA
[14:01:58.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.7188 mA
[14:01:58.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.5188 mA
[14:01:58.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.7188 mA
[14:01:58.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.5188 mA
[14:01:58.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 22.9188 mA
[14:01:58.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 25.3187 mA
[14:01:58.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 22.9188 mA
[14:01:58.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 25.3187 mA
[14:01:59.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 23.7188 mA
[14:01:59.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5188 mA
[14:01:59.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[14:01:59.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[14:01:59.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 23.7188 mA
[14:01:59.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  89 Ia 23.7188 mA
[14:01:59.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  91 Ia 24.5188 mA
[14:01:59.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  89 Ia 23.7188 mA
[14:01:59.812] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  91 Ia 24.5188 mA
[14:01:59.914] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  89 Ia 23.7188 mA
[14:02:00.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  91 Ia 24.5188 mA
[14:02:00.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  89 Ia 23.7188 mA
[14:02:00.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  91 Ia 24.5188 mA
[14:02:00.317] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  89 Ia 23.7188 mA
[14:02:00.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3187 mA
[14:02:00.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.3187 mA
[14:02:00.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.7188 mA
[14:02:00.722] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  89 Ia 24.5188 mA
[14:02:00.822] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[14:02:00.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[14:02:01.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 23.7188 mA
[14:02:01.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  89 Ia 24.5188 mA
[14:02:01.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 23.7188 mA
[14:02:01.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  89 Ia 24.5188 mA
[14:02:01.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[14:02:01.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[14:02:01.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9188 mA
[14:02:01.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 25.3187 mA
[14:02:01.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 22.9188 mA
[14:02:01.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 25.3187 mA
[14:02:02.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 22.9188 mA
[14:02:02.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 25.3187 mA
[14:02:02.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 22.9188 mA
[14:02:02.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 25.3187 mA
[14:02:02.435] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 22.9188 mA
[14:02:02.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 25.3187 mA
[14:02:02.637] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 22.9188 mA
[14:02:02.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 25.3187 mA
[14:02:02.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[14:02:02.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 24.5188 mA
[14:02:03.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 24.5188 mA
[14:02:03.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 23.7188 mA
[14:02:03.242] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  92 Ia 24.5188 mA
[14:02:03.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 23.7188 mA
[14:02:03.444] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  92 Ia 24.5188 mA
[14:02:03.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  90 Ia 23.7188 mA
[14:02:03.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  92 Ia 24.5188 mA
[14:02:03.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 23.7188 mA
[14:02:03.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  92 Ia 24.5188 mA
[14:02:03.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  90 Ia 24.5188 mA
[14:02:04.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.7188 mA
[14:02:04.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  80 Ia 25.3187 mA
[14:02:04.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  73 Ia 22.9188 mA
[14:02:04.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 25.3187 mA
[14:02:04.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  73 Ia 22.9188 mA
[14:02:04.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 25.3187 mA
[14:02:04.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  73 Ia 22.9188 mA
[14:02:04.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  80 Ia 25.3187 mA
[14:02:04.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  73 Ia 22.9188 mA
[14:02:04.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 24.5188 mA
[14:02:05.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.7188 mA
[14:02:05.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  80 Ia 25.3187 mA
[14:02:05.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[14:02:05.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[14:02:05.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5188 mA
[14:02:05.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5188 mA
[14:02:05.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.7188 mA
[14:02:05.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.7188 mA
[14:02:05.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  87 Ia 24.5188 mA
[14:02:05.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 23.7188 mA
[14:02:06.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  87 Ia 24.5188 mA
[14:02:06.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.7188 mA
[14:02:06.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  87 Ia 24.5188 mA
[14:02:06.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 23.7188 mA
[14:02:06.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.3187 mA
[14:02:06.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 25.3187 mA
[14:02:06.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5188 mA
[14:02:06.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7188 mA
[14:02:06.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 23.7188 mA
[14:02:06.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  89 Ia 23.7188 mA
[14:02:07.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  91 Ia 24.5188 mA
[14:02:07.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  89 Ia 24.5188 mA
[14:02:07.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.5188 mA
[14:02:07.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7188 mA
[14:02:07.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 23.7188 mA
[14:02:07.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  89 Ia 24.5188 mA
[14:02:07.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.3187 mA
[14:02:07.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  71 Ia 23.7188 mA
[14:02:07.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  73 Ia 23.7188 mA
[14:02:07.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 24.5188 mA
[14:02:08.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  73 Ia 23.7188 mA
[14:02:08.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 24.5188 mA
[14:02:08.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  73 Ia 23.7188 mA
[14:02:08.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  75 Ia 24.5188 mA
[14:02:08.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  73 Ia 23.7188 mA
[14:02:08.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.7188 mA
[14:02:08.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  77 Ia 25.3187 mA
[14:02:08.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  70 Ia 23.7188 mA
[14:02:08.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[14:02:08.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[14:02:09.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[14:02:09.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5188 mA
[14:02:09.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7188 mA
[14:02:09.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.5188 mA
[14:02:09.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 23.7188 mA
[14:02:09.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[14:02:09.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[14:02:09.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.5188 mA
[14:02:09.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.7188 mA
[14:02:09.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 23.7188 mA
[14:02:10.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[14:02:10.198] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.3187 mA
[14:02:10.299] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.7188 mA
[14:02:10.400] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  84 Ia 24.5188 mA
[14:02:10.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  82 Ia 23.7188 mA
[14:02:10.602] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 24.5188 mA
[14:02:10.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  82 Ia 23.7188 mA
[14:02:10.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  84 Ia 24.5188 mA
[14:02:10.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  82 Ia 23.7188 mA
[14:02:11.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  84 Ia 24.5188 mA
[14:02:11.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 23.7188 mA
[14:02:11.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  84 Ia 23.7188 mA
[14:02:11.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[14:02:11.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.3187 mA
[14:02:11.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 23.7188 mA
[14:02:11.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  80 Ia 24.5188 mA
[14:02:11.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.7188 mA
[14:02:11.812] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5188 mA
[14:02:11.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7188 mA
[14:02:12.013] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  80 Ia 24.5188 mA
[14:02:12.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.7188 mA
[14:02:12.215] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 24.5188 mA
[14:02:12.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 23.7188 mA
[14:02:12.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5188 mA
[14:02:12.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[14:02:12.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5188 mA
[14:02:12.719] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5188 mA
[14:02:12.819] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 23.7188 mA
[14:02:12.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  87 Ia 24.5188 mA
[14:02:13.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 23.7188 mA
[14:02:13.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  87 Ia 24.5188 mA
[14:02:13.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 23.7188 mA
[14:02:13.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  87 Ia 24.5188 mA
[14:02:13.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 23.7188 mA
[14:02:13.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  87 Ia 24.5188 mA
[14:02:13.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 23.7188 mA
[14:02:13.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.3187 mA
[14:02:13.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  71 Ia 22.9188 mA
[14:02:13.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 24.5188 mA
[14:02:14.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  76 Ia 24.5188 mA
[14:02:14.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  74 Ia 23.7188 mA
[14:02:14.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 24.5188 mA
[14:02:14.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  74 Ia 23.7188 mA
[14:02:14.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  76 Ia 23.7188 mA
[14:02:14.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 25.3187 mA
[14:02:14.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  71 Ia 23.7188 mA
[14:02:14.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  73 Ia 22.9188 mA
[14:02:14.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 26.1187 mA
[14:02:14.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[14:02:15.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[14:02:15.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[14:02:15.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 25.3187 mA
[14:02:15.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9188 mA
[14:02:15.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.3187 mA
[14:02:15.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9188 mA
[14:02:15.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 25.3187 mA
[14:02:15.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 22.9188 mA
[14:02:15.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 25.3187 mA
[14:02:15.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 22.9188 mA
[14:02:16.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 25.3187 mA
[14:02:16.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5188 mA
[14:02:16.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 22.9188 mA
[14:02:16.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 25.3187 mA
[14:02:16.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  76 Ia 23.7188 mA
[14:02:16.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.7188 mA
[14:02:16.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 25.3187 mA
[14:02:16.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  73 Ia 22.9188 mA
[14:02:16.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 25.3187 mA
[14:02:16.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  73 Ia 22.9188 mA
[14:02:17.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[14:02:17.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 24.5188 mA
[14:02:17.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  76 Ia 23.7188 mA
[14:02:17.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  89
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[14:02:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  89
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  70
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[14:02:17.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[14:02:17.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[14:02:17.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  76
[14:02:19.108] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[14:02:19.108] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  18.5  20.1  19.3  20.9  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.9  20.1  18.5
[14:02:19.138] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:19.138] <TB2>     INFO:    PixTestPretest::findTiming() 
[14:02:19.138] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:19.138] <TB2>     INFO: PixTestCmd::init()
[14:02:19.139] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:02:19.732] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:03:57.603] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:03:57.631] <TB2>     INFO: TBM phases:  160MHz: 3, 400MHz: 2, TBM delays: ROC(0/1):2, header/trailer: 1, token: 0
[14:03:57.631] <TB2>     INFO: (success/tries = 100/100), width = 2
[14:03:57.631] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x68 to 0x68
[14:03:57.632] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0x52 to 0x52
[14:03:57.632] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0x52 to 0x52
[14:03:57.632] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:03:57.632] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:03:57.635] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.635] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:57.635] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.771] <TB2>     INFO: Expecting 231680 events.
[14:04:02.380] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:04:02.383] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:04:04.001] <TB2>     INFO: 231680 events read in total (6515ms).
[14:04:05.006] <TB2>     INFO: Test took 7369ms.
[14:04:05.346] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 59
[14:04:05.350] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 55
[14:04:05.354] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 56
[14:04:05.357] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 64
[14:04:05.361] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:04:05.365] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:04:05.369] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 63
[14:04:05.372] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:04:05.376] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 82 and Delta(CalDel) = 63
[14:04:05.380] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 75 and Delta(CalDel) = 62
[14:04:05.384] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:04:05.387] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 60
[14:04:05.390] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 75 and Delta(CalDel) = 63
[14:04:05.394] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 116 and Delta(CalDel) = 60
[14:04:05.397] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:04:05.401] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 65 and Delta(CalDel) = 58
[14:04:05.442] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:04:05.476] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:05.476] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:04:05.476] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:05.612] <TB2>     INFO: Expecting 231680 events.
[14:04:13.839] <TB2>     INFO: 231680 events read in total (7512ms).
[14:04:13.844] <TB2>     INFO: Test took 8364ms.
[14:04:13.866] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28.5
[14:04:14.179] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 110 +/- 29.5
[14:04:14.183] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29
[14:04:14.186] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 32
[14:04:14.189] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[14:04:14.193] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[14:04:14.196] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[14:04:14.200] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:04:14.204] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[14:04:14.207] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:04:14.211] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:04:14.214] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[14:04:14.218] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:04:14.221] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[14:04:14.225] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:04:14.229] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[14:04:14.263] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:04:14.263] <TB2>     INFO: CalDel:      122   110   129   139   128   133   154   141   149   142   129   145   143   131   140   130
[14:04:14.263] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:04:14.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C0.dat
[14:04:14.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C1.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C2.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C3.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C4.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C5.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C6.dat
[14:04:14.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C7.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C8.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C9.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C10.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C11.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C12.dat
[14:04:14.269] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C13.dat
[14:04:14.270] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C14.dat
[14:04:14.270] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C15.dat
[14:04:14.270] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:14.270] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:14.270] <TB2>     INFO: PixTestPretest::doTest() done, duration: 154 seconds
[14:04:14.270] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:04:14.330] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:04:14.330] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:14.332] <TB2>     INFO: ######################################################################
[14:04:14.332] <TB2>     INFO: PixTestAlive::doTest()
[14:04:14.332] <TB2>     INFO: ######################################################################
[14:04:14.335] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:14.335] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:14.335] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:14.336] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:14.683] <TB2>     INFO: Expecting 41600 events.
[14:04:18.779] <TB2>     INFO: 41600 events read in total (3381ms).
[14:04:18.780] <TB2>     INFO: Test took 4444ms.
[14:04:18.788] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:18.788] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:04:18.788] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:19.168] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:04:19.168] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    1    0    0    0    0
[14:04:19.168] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    1    0    0    0    0
[14:04:19.171] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:19.171] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:19.171] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:19.172] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:19.516] <TB2>     INFO: Expecting 41600 events.
[14:04:22.509] <TB2>     INFO: 41600 events read in total (2278ms).
[14:04:22.509] <TB2>     INFO: Test took 3337ms.
[14:04:22.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:22.510] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:22.510] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:22.510] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:22.915] <TB2>     INFO: PixTestAlive::maskTest() done
[14:04:22.916] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:22.918] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:22.918] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:22.918] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:22.920] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:23.269] <TB2>     INFO: Expecting 41600 events.
[14:04:27.341] <TB2>     INFO: 41600 events read in total (3357ms).
[14:04:27.341] <TB2>     INFO: Test took 4421ms.
[14:04:27.349] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:27.349] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:04:27.349] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:27.726] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:27.726] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:27.726] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:27.726] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:27.734] <TB2>     INFO: ######################################################################
[14:04:27.734] <TB2>     INFO: PixTestTrim::doTest()
[14:04:27.734] <TB2>     INFO: ######################################################################
[14:04:27.737] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:27.737] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:27.737] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:27.814] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:27.814] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:27.840] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:27.841] <TB2>     INFO:     run 1 of 1
[14:04:27.841] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:28.183] <TB2>     INFO: Expecting 5025280 events.
[14:05:12.699] <TB2>     INFO: 1372384 events read in total (43801ms).
[14:05:56.215] <TB2>     INFO: 2727528 events read in total (87317ms).
[14:06:39.978] <TB2>     INFO: 4092448 events read in total (131081ms).
[14:07:10.986] <TB2>     INFO: 5025280 events read in total (162088ms).
[14:07:11.035] <TB2>     INFO: Test took 163195ms.
[14:07:11.100] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:11.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:12.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:14.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:15.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:17.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:18.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:20.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:21.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:23.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:24.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:26.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:27.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:29.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:30.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:32.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:33.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:34.927] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221962240
[14:07:34.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.55 minThrLimit = 100.526 minThrNLimit = 124.796 -> result = 100.55 -> 100
[14:07:34.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.173 minThrLimit = 84.1624 minThrNLimit = 111.18 -> result = 84.173 -> 84
[14:07:34.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4278 minThrLimit = 89.3653 minThrNLimit = 115.508 -> result = 89.4278 -> 89
[14:07:34.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1224 minThrLimit = 99.1034 minThrNLimit = 128.03 -> result = 99.1224 -> 99
[14:07:34.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.792 minThrLimit = 101.717 minThrNLimit = 128.104 -> result = 101.792 -> 101
[14:07:34.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6875 minThrLimit = 91.6416 minThrNLimit = 122.613 -> result = 91.6875 -> 91
[14:07:34.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6498 minThrLimit = 84.6421 minThrNLimit = 109.78 -> result = 84.6498 -> 84
[14:07:34.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.483 minThrLimit = 90.4817 minThrNLimit = 110.675 -> result = 90.483 -> 90
[14:07:34.934] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6471 minThrLimit = 86.6116 minThrNLimit = 113.168 -> result = 86.6471 -> 86
[14:07:34.934] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2643 minThrLimit = 87.2362 minThrNLimit = 111.238 -> result = 87.2643 -> 87
[14:07:34.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9944 minThrLimit = 92.9793 minThrNLimit = 119.354 -> result = 92.9944 -> 92
[14:07:34.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7669 minThrLimit = 86.7504 minThrNLimit = 116.292 -> result = 86.7669 -> 86
[14:07:34.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6747 minThrLimit = 85.6534 minThrNLimit = 107.854 -> result = 85.6747 -> 85
[14:07:34.936] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8486 minThrLimit = 98.8323 minThrNLimit = 132.848 -> result = 98.8486 -> 98
[14:07:34.936] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3608 minThrLimit = 90.3408 minThrNLimit = 116.747 -> result = 90.3608 -> 90
[14:07:34.937] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.3341 minThrLimit = 80.3288 minThrNLimit = 104.299 -> result = 80.3341 -> 80
[14:07:34.937] <TB2>     INFO: ROC 0 VthrComp = 100
[14:07:34.937] <TB2>     INFO: ROC 1 VthrComp = 84
[14:07:34.937] <TB2>     INFO: ROC 2 VthrComp = 89
[14:07:34.937] <TB2>     INFO: ROC 3 VthrComp = 99
[14:07:34.937] <TB2>     INFO: ROC 4 VthrComp = 101
[14:07:34.937] <TB2>     INFO: ROC 5 VthrComp = 91
[14:07:34.937] <TB2>     INFO: ROC 6 VthrComp = 84
[14:07:34.937] <TB2>     INFO: ROC 7 VthrComp = 90
[14:07:34.937] <TB2>     INFO: ROC 8 VthrComp = 86
[14:07:34.938] <TB2>     INFO: ROC 9 VthrComp = 87
[14:07:34.938] <TB2>     INFO: ROC 10 VthrComp = 92
[14:07:34.939] <TB2>     INFO: ROC 11 VthrComp = 86
[14:07:34.939] <TB2>     INFO: ROC 12 VthrComp = 85
[14:07:34.939] <TB2>     INFO: ROC 13 VthrComp = 98
[14:07:34.939] <TB2>     INFO: ROC 14 VthrComp = 90
[14:07:34.939] <TB2>     INFO: ROC 15 VthrComp = 80
[14:07:34.939] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:34.939] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:34.959] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:34.960] <TB2>     INFO:     run 1 of 1
[14:07:34.960] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:35.308] <TB2>     INFO: Expecting 5025280 events.
[14:08:11.118] <TB2>     INFO: 881352 events read in total (35095ms).
[14:08:46.291] <TB2>     INFO: 1761648 events read in total (70268ms).
[14:09:21.514] <TB2>     INFO: 2639904 events read in total (105491ms).
[14:09:56.536] <TB2>     INFO: 3509992 events read in total (140513ms).
[14:10:31.802] <TB2>     INFO: 4376424 events read in total (175779ms).
[14:10:59.783] <TB2>     INFO: 5025280 events read in total (203760ms).
[14:10:59.860] <TB2>     INFO: Test took 204900ms.
[14:11:00.042] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:00.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:02.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:03.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:05.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:06.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:08.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:10.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:11.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:13.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:14.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:16.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:18.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:19.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:21.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:22.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:24.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:25.855] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245297152
[14:11:25.859] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.9342 for pixel 21/8 mean/min/max = 43.8556/32.4485/55.2627
[14:11:25.860] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.6896 for pixel 0/1 mean/min/max = 43.9439/32.087/55.8008
[14:11:25.860] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.1423 for pixel 6/57 mean/min/max = 44.4492/33.7118/55.1866
[14:11:25.860] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.8617 for pixel 18/7 mean/min/max = 43.4383/31.3799/55.4966
[14:11:25.861] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.9067 for pixel 1/6 mean/min/max = 44.2381/32.5125/55.9638
[14:11:25.861] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 52.6865 for pixel 41/1 mean/min/max = 43.5823/34.0987/53.0658
[14:11:25.862] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2958 for pixel 0/79 mean/min/max = 44.2312/33.1297/55.3327
[14:11:25.862] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.4546 for pixel 26/79 mean/min/max = 46.2702/33.0831/59.4574
[14:11:25.862] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.33 for pixel 23/11 mean/min/max = 43.6364/32.5995/54.6732
[14:11:25.863] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.3558 for pixel 1/10 mean/min/max = 43.3725/31.9347/54.8104
[14:11:25.863] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5333 for pixel 49/5 mean/min/max = 45.0098/34.0708/55.9488
[14:11:25.863] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.8332 for pixel 0/43 mean/min/max = 43.6187/32.4024/54.835
[14:11:25.864] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.4701 for pixel 11/1 mean/min/max = 43.6367/32.5663/54.7071
[14:11:25.864] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.0038 for pixel 0/49 mean/min/max = 43.6727/32.4001/54.9452
[14:11:25.864] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.2512 for pixel 6/0 mean/min/max = 44.4266/34.5209/54.3322
[14:11:25.865] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9656 for pixel 7/15 mean/min/max = 43.782/32.5374/55.0266
[14:11:25.865] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:25.998] <TB2>     INFO: Expecting 411648 events.
[14:11:33.695] <TB2>     INFO: 411648 events read in total (6982ms).
[14:11:33.702] <TB2>     INFO: Expecting 411648 events.
[14:11:41.323] <TB2>     INFO: 411648 events read in total (6957ms).
[14:11:41.332] <TB2>     INFO: Expecting 411648 events.
[14:11:48.942] <TB2>     INFO: 411648 events read in total (6946ms).
[14:11:48.953] <TB2>     INFO: Expecting 411648 events.
[14:11:56.592] <TB2>     INFO: 411648 events read in total (6981ms).
[14:11:56.608] <TB2>     INFO: Expecting 411648 events.
[14:12:04.207] <TB2>     INFO: 411648 events read in total (6948ms).
[14:12:04.224] <TB2>     INFO: Expecting 411648 events.
[14:12:11.866] <TB2>     INFO: 411648 events read in total (6987ms).
[14:12:11.886] <TB2>     INFO: Expecting 411648 events.
[14:12:19.458] <TB2>     INFO: 411648 events read in total (6925ms).
[14:12:19.480] <TB2>     INFO: Expecting 411648 events.
[14:12:27.042] <TB2>     INFO: 411648 events read in total (6907ms).
[14:12:27.065] <TB2>     INFO: Expecting 411648 events.
[14:12:34.734] <TB2>     INFO: 411648 events read in total (7012ms).
[14:12:34.760] <TB2>     INFO: Expecting 411648 events.
[14:12:42.383] <TB2>     INFO: 411648 events read in total (6977ms).
[14:12:42.412] <TB2>     INFO: Expecting 411648 events.
[14:12:49.004] <TB2>     INFO: 411648 events read in total (6951ms).
[14:12:50.035] <TB2>     INFO: Expecting 411648 events.
[14:12:57.658] <TB2>     INFO: 411648 events read in total (6982ms).
[14:12:57.692] <TB2>     INFO: Expecting 411648 events.
[14:13:05.318] <TB2>     INFO: 411648 events read in total (6990ms).
[14:13:05.354] <TB2>     INFO: Expecting 411648 events.
[14:13:12.996] <TB2>     INFO: 411648 events read in total (7004ms).
[14:13:13.034] <TB2>     INFO: Expecting 411648 events.
[14:13:20.618] <TB2>     INFO: 411648 events read in total (6952ms).
[14:13:20.660] <TB2>     INFO: Expecting 411648 events.
[14:13:28.251] <TB2>     INFO: 411648 events read in total (6962ms).
[14:13:28.297] <TB2>     INFO: Test took 122432ms.
[14:13:28.812] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.859 < 35 for itrim = 104; old thr = 34.0887 ... break
[14:13:28.852] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2549 < 35 for itrim+1 = 94; old thr = 34.7999 ... break
[14:13:28.894] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8604 < 35 for itrim+1 = 96; old thr = 34.8962 ... break
[14:13:28.950] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2616 < 35 for itrim+1 = 108; old thr = 34.9355 ... break
[14:13:28.985] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2594 < 35 for itrim = 102; old thr = 34.0925 ... break
[14:13:29.039] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2858 < 35 for itrim = 99; old thr = 33.7289 ... break
[14:13:29.071] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5603 < 35 for itrim+1 = 93; old thr = 34.7307 ... break
[14:13:29.096] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3217 < 35 for itrim = 103; old thr = 33.9059 ... break
[14:13:29.141] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6576 < 35 for itrim = 96; old thr = 34.0797 ... break
[14:13:29.176] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1529 < 35 for itrim = 92; old thr = 34.799 ... break
[14:13:29.219] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0314 < 35 for itrim = 101; old thr = 34.4526 ... break
[14:13:29.265] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.397 < 35 for itrim = 102; old thr = 34.1768 ... break
[14:13:29.306] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1198 < 35 for itrim = 102; old thr = 33.3523 ... break
[14:13:29.347] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1755 < 35 for itrim = 101; old thr = 34.8059 ... break
[14:13:29.396] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1871 < 35 for itrim = 99; old thr = 34.5937 ... break
[14:13:29.440] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0309 < 35 for itrim = 102; old thr = 34.5959 ... break
[14:13:29.515] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:29.527] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:29.527] <TB2>     INFO:     run 1 of 1
[14:13:29.527] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:29.873] <TB2>     INFO: Expecting 5025280 events.
[14:14:05.515] <TB2>     INFO: 870312 events read in total (34928ms).
[14:14:40.473] <TB2>     INFO: 1739064 events read in total (69886ms).
[14:15:15.593] <TB2>     INFO: 2606248 events read in total (105006ms).
[14:15:50.513] <TB2>     INFO: 3465064 events read in total (139926ms).
[14:16:25.678] <TB2>     INFO: 4319512 events read in total (175091ms).
[14:16:56.070] <TB2>     INFO: 5025280 events read in total (205483ms).
[14:16:56.154] <TB2>     INFO: Test took 206627ms.
[14:16:56.348] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:56.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:58.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:59.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:01.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:02.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:04.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:06.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:07.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:09.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:10.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:12.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:13.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:15.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:16.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:18.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:19.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:21.212] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282918912
[14:17:21.214] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.530613 .. 50.703266
[14:17:21.288] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:17:21.298] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:21.298] <TB2>     INFO:     run 1 of 1
[14:17:21.298] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:21.641] <TB2>     INFO: Expecting 1963520 events.
[14:18:02.801] <TB2>     INFO: 1148304 events read in total (40442ms).
[14:18:31.371] <TB2>     INFO: 1963520 events read in total (69012ms).
[14:18:31.394] <TB2>     INFO: Test took 70096ms.
[14:18:31.435] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:31.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:32.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:33.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:34.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:35.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:36.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:37.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:38.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:39.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:40.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:41.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:42.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:43.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:44.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:45.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:46.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:47.638] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222908416
[14:18:47.719] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.339277 .. 47.308707
[14:18:47.795] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:18:47.805] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:47.805] <TB2>     INFO:     run 1 of 1
[14:18:47.805] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:48.150] <TB2>     INFO: Expecting 1730560 events.
[14:19:30.420] <TB2>     INFO: 1134376 events read in total (41554ms).
[14:19:51.964] <TB2>     INFO: 1730560 events read in total (63098ms).
[14:19:51.981] <TB2>     INFO: Test took 64176ms.
[14:19:52.018] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:52.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:53.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:54.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:55.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:56.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:56.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:57.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:58.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:59.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:00.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:01.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:02.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:03.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:04.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:05.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:06.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:07.846] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328048640
[14:20:07.927] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.999411 .. 44.925784
[14:20:07.001] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:20:08.011] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:08.011] <TB2>     INFO:     run 1 of 1
[14:20:08.011] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:08.363] <TB2>     INFO: Expecting 1497600 events.
[14:20:50.543] <TB2>     INFO: 1136248 events read in total (41465ms).
[14:21:03.636] <TB2>     INFO: 1497600 events read in total (54558ms).
[14:21:03.651] <TB2>     INFO: Test took 55641ms.
[14:21:03.683] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:03.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:04.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:05.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:06.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:07.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:08.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:09.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:10.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:11.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:12.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:13.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:14.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:15.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:16.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:17.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:18.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:19.094] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258363392
[14:21:19.176] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.434367 .. 42.804003
[14:21:19.250] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:21:19.260] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:19.260] <TB2>     INFO:     run 1 of 1
[14:21:19.261] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:19.603] <TB2>     INFO: Expecting 1397760 events.
[14:22:01.835] <TB2>     INFO: 1153480 events read in total (41517ms).
[14:22:10.742] <TB2>     INFO: 1397760 events read in total (50424ms).
[14:22:10.753] <TB2>     INFO: Test took 51492ms.
[14:22:10.782] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:10.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:11.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:12.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:13.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:14.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:15.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:16.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:17.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:18.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:19.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:20.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:21.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:22.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:23.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:23.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:24.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:25.831] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234582016
[14:22:25.913] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:25.913] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:25.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:25.924] <TB2>     INFO:     run 1 of 1
[14:22:25.924] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:26.266] <TB2>     INFO: Expecting 1364480 events.
[14:23:07.891] <TB2>     INFO: 1075696 events read in total (40910ms).
[14:23:18.764] <TB2>     INFO: 1364480 events read in total (51783ms).
[14:23:18.778] <TB2>     INFO: Test took 52854ms.
[14:23:18.811] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:18.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:19.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:20.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:21.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:22.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:23.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:24.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:25.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:26.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:27.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:28.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:29.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:30.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:31.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:32.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:33.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:34.695] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331964416
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:34.750] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:34.751] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:34.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:34.752] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:34.760] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:34.769] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:34.778] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:34.786] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:34.795] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:34.804] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:34.813] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:34.824] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:34.832] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:34.840] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:34.848] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:34.856] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:34.864] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:34.871] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:34.878] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:34.887] <TB2>     INFO: PixTestTrim::trimTest() done
[14:23:34.887] <TB2>     INFO: vtrim:     104  94  96 108 102  99  93 103  96  92 101 102 102 101  99 102 
[14:23:34.887] <TB2>     INFO: vthrcomp:  100  84  89  99 101  91  84  90  86  87  92  86  85  98  90  80 
[14:23:34.887] <TB2>     INFO: vcal mean:  34.98  35.00  35.03  34.97  34.90  35.03  35.04  35.00  35.00  34.95  35.00  35.00  34.99  34.99  35.03  34.99 
[14:23:34.887] <TB2>     INFO: vcal RMS:    0.81   0.78   0.79   0.82   1.03   0.71   0.78   0.89   0.77   0.81   0.76   0.95   0.79   0.78   0.74   0.77 
[14:23:34.887] <TB2>     INFO: bits mean:   9.87   9.78   9.77  10.24   9.95   9.92   9.43   9.08  10.11  10.18   9.32   9.79  10.31   9.70   9.53  10.11 
[14:23:34.887] <TB2>     INFO: bits RMS:    2.62   2.71   2.41   2.62   2.56   2.29   2.75   2.72   2.47   2.53   2.53   2.62   2.37   2.69   2.43   2.46 
[14:23:34.904] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:34.904] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:34.904] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:34.907] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:34.907] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:34.919] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:34.919] <TB2>     INFO:     run 1 of 1
[14:23:34.919] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:35.270] <TB2>     INFO: Expecting 4160000 events.
[14:24:21.015] <TB2>     INFO: 1087090 events read in total (45031ms).
[14:25:05.904] <TB2>     INFO: 2164955 events read in total (89920ms).
[14:25:50.729] <TB2>     INFO: 3230645 events read in total (134746ms).
[14:26:30.765] <TB2>     INFO: 4160000 events read in total (174781ms).
[14:26:30.831] <TB2>     INFO: Test took 175912ms.
[14:26:30.978] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:31.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:33.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:34.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:36.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:38.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:40.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:42.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:44.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:46.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:47.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:49.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:51.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:53.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:55.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:57.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:59.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:01.076] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305803264
[14:27:01.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:27:01.150] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:27:01.150] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:27:01.160] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:01.160] <TB2>     INFO:     run 1 of 1
[14:27:01.161] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:01.504] <TB2>     INFO: Expecting 3224000 events.
[14:27:49.273] <TB2>     INFO: 1179920 events read in total (47048ms).
[14:28:36.089] <TB2>     INFO: 2336365 events read in total (93864ms).
[14:29:12.752] <TB2>     INFO: 3224000 events read in total (130528ms).
[14:29:12.799] <TB2>     INFO: Test took 131639ms.
[14:29:12.895] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:13.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:14.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:16.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:18.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:19.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:21.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:23.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:25.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:27.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:28.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:30.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:32.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:33.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:35.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:37.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:39.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:40.698] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312389632
[14:29:40.699] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:40.775] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:40.775] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[14:29:40.785] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:40.785] <TB2>     INFO:     run 1 of 1
[14:29:40.785] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:41.128] <TB2>     INFO: Expecting 3036800 events.
[14:30:29.954] <TB2>     INFO: 1220740 events read in total (48112ms).
[14:31:17.104] <TB2>     INFO: 2412620 events read in total (95262ms).
[14:31:41.563] <TB2>     INFO: 3036800 events read in total (119721ms).
[14:31:41.604] <TB2>     INFO: Test took 120819ms.
[14:31:41.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:41.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:43.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:44.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:46.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:48.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:49.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:51.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:52.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:54.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:55.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:57.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:59.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:00.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:02.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:03.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:05.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:06.958] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255488000
[14:32:06.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:07.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:07.035] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[14:32:07.045] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:07.045] <TB2>     INFO:     run 1 of 1
[14:32:07.045] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:07.400] <TB2>     INFO: Expecting 3057600 events.
[14:32:56.062] <TB2>     INFO: 1215150 events read in total (47947ms).
[14:33:43.110] <TB2>     INFO: 2402195 events read in total (94995ms).
[14:34:09.788] <TB2>     INFO: 3057600 events read in total (121673ms).
[14:34:09.822] <TB2>     INFO: Test took 122778ms.
[14:34:09.903] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:10.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:11.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:13.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:14.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:16.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:18.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:19.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:21.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:22.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:24.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:26.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:27.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:29.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:31.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:32.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:34.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:36.165] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273522688
[14:34:36.166] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:36.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:36.242] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[14:34:36.253] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:36.253] <TB2>     INFO:     run 1 of 1
[14:34:36.253] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:36.602] <TB2>     INFO: Expecting 3036800 events.
[14:35:25.737] <TB2>     INFO: 1219635 events read in total (48420ms).
[14:36:13.253] <TB2>     INFO: 2410405 events read in total (95936ms).
[14:36:39.531] <TB2>     INFO: 3036800 events read in total (122215ms).
[14:36:39.576] <TB2>     INFO: Test took 123324ms.
[14:36:39.658] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:39.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:41.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:42.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:44.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:46.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:47.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:49.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:51.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:52.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:54.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:56.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:57.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:59.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:01.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:02.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:04.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:06.005] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299966464
[14:37:06.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.3787, thr difference RMS: 1.57145
[14:37:06.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.60105, thr difference RMS: 1.10094
[14:37:06.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.44356, thr difference RMS: 1.2711
[14:37:06.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.4992, thr difference RMS: 1.61819
[14:37:06.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.69182, thr difference RMS: 1.82442
[14:37:06.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.52436, thr difference RMS: 1.09344
[14:37:06.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.66896, thr difference RMS: 1.25893
[14:37:06.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.62579, thr difference RMS: 4.52025
[14:37:06.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.68307, thr difference RMS: 1.16749
[14:37:06.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.25427, thr difference RMS: 1.35809
[14:37:06.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.95929, thr difference RMS: 1.23301
[14:37:06.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.05233, thr difference RMS: 1.08152
[14:37:06.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.20792, thr difference RMS: 1.24419
[14:37:06.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.31827, thr difference RMS: 1.41356
[14:37:06.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.64058, thr difference RMS: 1.23622
[14:37:06.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.90531, thr difference RMS: 1.19292
[14:37:06.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.34638, thr difference RMS: 1.57219
[14:37:06.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.65877, thr difference RMS: 1.12113
[14:37:06.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.59873, thr difference RMS: 1.2724
[14:37:06.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.60063, thr difference RMS: 1.62103
[14:37:06.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.69692, thr difference RMS: 1.81064
[14:37:06.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.54618, thr difference RMS: 1.07508
[14:37:06.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.65436, thr difference RMS: 1.25078
[14:37:06.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.48735, thr difference RMS: 3.28901
[14:37:06.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.72316, thr difference RMS: 1.16057
[14:37:06.012] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.22858, thr difference RMS: 1.35504
[14:37:06.012] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.07717, thr difference RMS: 1.22007
[14:37:06.012] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.97404, thr difference RMS: 1.09027
[14:37:06.012] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.20026, thr difference RMS: 1.24777
[14:37:06.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.27863, thr difference RMS: 1.40223
[14:37:06.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.61615, thr difference RMS: 1.22569
[14:37:06.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.87053, thr difference RMS: 1.21972
[14:37:06.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.38653, thr difference RMS: 1.56674
[14:37:06.013] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.7701, thr difference RMS: 1.11837
[14:37:06.014] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.78893, thr difference RMS: 1.27652
[14:37:06.014] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.79497, thr difference RMS: 1.61262
[14:37:06.014] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.86583, thr difference RMS: 1.82577
[14:37:06.014] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.58124, thr difference RMS: 1.06745
[14:37:06.014] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75877, thr difference RMS: 1.24566
[14:37:06.015] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.66269, thr difference RMS: 4.70939
[14:37:06.015] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.82185, thr difference RMS: 1.15663
[14:37:06.015] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.26398, thr difference RMS: 1.35153
[14:37:06.015] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.2561, thr difference RMS: 1.19813
[14:37:06.016] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.99242, thr difference RMS: 1.08431
[14:37:06.016] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.30401, thr difference RMS: 1.25838
[14:37:06.016] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.27994, thr difference RMS: 1.40024
[14:37:06.016] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.71048, thr difference RMS: 1.22376
[14:37:06.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.97211, thr difference RMS: 1.19082
[14:37:06.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.4065, thr difference RMS: 1.56542
[14:37:06.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.8935, thr difference RMS: 1.10795
[14:37:06.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0357, thr difference RMS: 1.24354
[14:37:06.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.98923, thr difference RMS: 1.61085
[14:37:06.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.95264, thr difference RMS: 1.80283
[14:37:06.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.6205, thr difference RMS: 1.0616
[14:37:06.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.81208, thr difference RMS: 1.23087
[14:37:06.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.67135, thr difference RMS: 4.80126
[14:37:06.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.90799, thr difference RMS: 1.15996
[14:37:06.019] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.26087, thr difference RMS: 1.32756
[14:37:06.019] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.27478, thr difference RMS: 1.19895
[14:37:06.019] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.00422, thr difference RMS: 1.07703
[14:37:06.020] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.43598, thr difference RMS: 1.24145
[14:37:06.020] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.31118, thr difference RMS: 1.3784
[14:37:06.020] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.76103, thr difference RMS: 1.19135
[14:37:06.021] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.18249, thr difference RMS: 1.18457
[14:37:06.155] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:37:06.158] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1958 seconds
[14:37:06.159] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:06.917] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:06.917] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:06.920] <TB2>     INFO: ######################################################################
[14:37:06.920] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:06.920] <TB2>     INFO: ######################################################################
[14:37:06.920] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:06.920] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:06.920] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:06.921] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:06.932] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:06.932] <TB2>     INFO:     run 1 of 1
[14:37:06.932] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:07.285] <TB2>     INFO: Expecting 59072000 events.
[14:37:36.268] <TB2>     INFO: 1072400 events read in total (28268ms).
[14:38:04.625] <TB2>     INFO: 2140800 events read in total (56625ms).
[14:38:32.973] <TB2>     INFO: 3209000 events read in total (84973ms).
[14:39:01.280] <TB2>     INFO: 4281200 events read in total (113280ms).
[14:39:29.669] <TB2>     INFO: 5349400 events read in total (141669ms).
[14:39:58.167] <TB2>     INFO: 6417600 events read in total (170167ms).
[14:40:26.570] <TB2>     INFO: 7489400 events read in total (198570ms).
[14:40:55.013] <TB2>     INFO: 8558200 events read in total (227013ms).
[14:41:23.453] <TB2>     INFO: 9626800 events read in total (255453ms).
[14:41:51.898] <TB2>     INFO: 10698600 events read in total (283898ms).
[14:42:20.405] <TB2>     INFO: 11768000 events read in total (312405ms).
[14:42:48.759] <TB2>     INFO: 12836600 events read in total (340759ms).
[14:43:17.089] <TB2>     INFO: 13909000 events read in total (369089ms).
[14:43:45.614] <TB2>     INFO: 14977400 events read in total (397614ms).
[14:44:13.896] <TB2>     INFO: 16046400 events read in total (425896ms).
[14:44:42.353] <TB2>     INFO: 17118800 events read in total (454354ms).
[14:45:10.731] <TB2>     INFO: 18187400 events read in total (482731ms).
[14:45:39.147] <TB2>     INFO: 19257200 events read in total (511147ms).
[14:46:07.471] <TB2>     INFO: 20328600 events read in total (539471ms).
[14:46:35.798] <TB2>     INFO: 21397200 events read in total (567798ms).
[14:47:04.364] <TB2>     INFO: 22468000 events read in total (596364ms).
[14:47:32.749] <TB2>     INFO: 23538400 events read in total (624749ms).
[14:48:01.077] <TB2>     INFO: 24606800 events read in total (653077ms).
[14:48:29.488] <TB2>     INFO: 25677200 events read in total (681488ms).
[14:48:57.903] <TB2>     INFO: 26747800 events read in total (709903ms).
[14:49:26.314] <TB2>     INFO: 27816600 events read in total (738314ms).
[14:49:54.689] <TB2>     INFO: 28888000 events read in total (766689ms).
[14:50:23.153] <TB2>     INFO: 29957200 events read in total (795153ms).
[14:50:51.545] <TB2>     INFO: 31025600 events read in total (823545ms).
[14:51:19.888] <TB2>     INFO: 32097000 events read in total (851888ms).
[14:51:48.266] <TB2>     INFO: 33166600 events read in total (880266ms).
[14:52:16.645] <TB2>     INFO: 34234800 events read in total (908645ms).
[14:52:45.005] <TB2>     INFO: 35305600 events read in total (937005ms).
[14:53:13.399] <TB2>     INFO: 36375600 events read in total (965399ms).
[14:53:41.911] <TB2>     INFO: 37443800 events read in total (993911ms).
[14:54:10.299] <TB2>     INFO: 38514000 events read in total (1022299ms).
[14:54:38.660] <TB2>     INFO: 39583800 events read in total (1050660ms).
[14:55:07.157] <TB2>     INFO: 40652200 events read in total (1079157ms).
[14:55:35.572] <TB2>     INFO: 41722000 events read in total (1107572ms).
[14:56:03.947] <TB2>     INFO: 42792600 events read in total (1135947ms).
[14:56:32.283] <TB2>     INFO: 43860200 events read in total (1164283ms).
[14:57:00.813] <TB2>     INFO: 44927800 events read in total (1192813ms).
[14:57:29.237] <TB2>     INFO: 45997800 events read in total (1221237ms).
[14:57:57.596] <TB2>     INFO: 47067400 events read in total (1249596ms).
[14:58:25.991] <TB2>     INFO: 48135200 events read in total (1277991ms).
[14:58:54.489] <TB2>     INFO: 49202600 events read in total (1306489ms).
[14:59:22.819] <TB2>     INFO: 50273200 events read in total (1334819ms).
[14:59:51.147] <TB2>     INFO: 51342000 events read in total (1363147ms).
[15:00:19.641] <TB2>     INFO: 52410200 events read in total (1391641ms).
[15:00:48.123] <TB2>     INFO: 53478800 events read in total (1420123ms).
[15:01:16.565] <TB2>     INFO: 54548400 events read in total (1448565ms).
[15:01:45.067] <TB2>     INFO: 55616200 events read in total (1477067ms).
[15:02:13.818] <TB2>     INFO: 56684200 events read in total (1505818ms).
[15:02:42.259] <TB2>     INFO: 57751800 events read in total (1534259ms).
[15:03:10.858] <TB2>     INFO: 58824000 events read in total (1562858ms).
[15:03:17.791] <TB2>     INFO: 59072000 events read in total (1569791ms).
[15:03:17.811] <TB2>     INFO: Test took 1570879ms.
[15:03:17.867] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:17.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:17.991] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:19.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:19.219] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:20.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:20.434] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:21.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:21.647] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:22.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:22.855] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:24.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:24.025] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:25.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:25.211] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:26.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:26.368] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:27.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:27.535] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:28.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:28.699] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:29.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:29.852] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:31.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:31.036] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:32.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:32.211] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:33.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:33.369] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:34.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:34.519] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:35.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:35.696] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:36.862] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 506040320
[15:03:36.891] <TB2>     INFO: PixTestScurves::scurves() done 
[15:03:36.891] <TB2>     INFO: Vcal mean:  35.06  35.05  35.08  35.03  35.06  35.11  35.10  35.11  35.05  35.03  35.06  35.01  35.05  35.09  35.10  35.08 
[15:03:36.891] <TB2>     INFO: Vcal RMS:    0.70   0.64   0.66   0.69   0.93   0.57   0.63   0.74   0.63   0.67   0.64   0.84   0.67   0.63   0.61   0.64 
[15:03:36.892] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:03:36.967] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:03:36.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:03:36.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:03:36.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:03:36.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:03:36.967] <TB2>     INFO: ######################################################################
[15:03:36.967] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:03:36.967] <TB2>     INFO: ######################################################################
[15:03:36.970] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:37.324] <TB2>     INFO: Expecting 41600 events.
[15:03:41.363] <TB2>     INFO: 41600 events read in total (3306ms).
[15:03:41.364] <TB2>     INFO: Test took 4394ms.
[15:03:41.371] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:41.372] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:03:41.372] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:41.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 38, 79] has eff 0/10
[15:03:41.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 38, 79]
[15:03:41.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 13, 78] has eff 0/10
[15:03:41.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 13, 78]
[15:03:41.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:03:41.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:03:41.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:03:41.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:03:41.721] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:42.063] <TB2>     INFO: Expecting 41600 events.
[15:03:46.161] <TB2>     INFO: 41600 events read in total (3383ms).
[15:03:46.162] <TB2>     INFO: Test took 4441ms.
[15:03:46.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:46.170] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:03:46.170] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:03:46.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.822
[15:03:46.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:03:46.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.839
[15:03:46.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.975
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.591
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 184
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.91
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.29
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 188
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.158
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.247
[15:03:46.175] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 188
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.914
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.209
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.291
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 188
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.918
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.226
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.711
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 182
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.386
[15:03:46.176] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[15:03:46.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.379
[15:03:46.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 183
[15:03:46.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:03:46.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:03:46.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:03:46.269] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:46.621] <TB2>     INFO: Expecting 41600 events.
[15:03:50.687] <TB2>     INFO: 41600 events read in total (3350ms).
[15:03:50.687] <TB2>     INFO: Test took 4418ms.
[15:03:50.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:50.696] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:03:50.696] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:03:50.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:03:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 66minph_roc = 6
[15:03:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2048
[15:03:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,62] phvalue 87
[15:03:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.157
[15:03:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 78
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.849
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,26] phvalue 77
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2151
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 88
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5153
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 60
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.1314
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 93
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0139
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 70
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1795
[15:03:50.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9071
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 88
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.827
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 84
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1917
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 80
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.249
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 84
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3512
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 78
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0054
[15:03:50.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:03:50.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4406
[15:03:50.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 74
[15:03:50.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4203
[15:03:50.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:03:50.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 62, 0 0
[15:03:51.116] <TB2>     INFO: Expecting 2560 events.
[15:03:52.074] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:52.075] <TB2>     INFO: Test took 1370ms.
[15:03:52.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:52.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[15:03:52.583] <TB2>     INFO: Expecting 2560 events.
[15:03:53.540] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:53.540] <TB2>     INFO: Test took 1464ms.
[15:03:53.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:53.540] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 26, 2 2
[15:03:54.048] <TB2>     INFO: Expecting 2560 events.
[15:03:55.006] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:55.006] <TB2>     INFO: Test took 1466ms.
[15:03:55.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:55.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 3 3
[15:03:55.514] <TB2>     INFO: Expecting 2560 events.
[15:03:56.473] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:56.473] <TB2>     INFO: Test took 1466ms.
[15:03:56.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:56.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 4 4
[15:03:56.982] <TB2>     INFO: Expecting 2560 events.
[15:03:57.941] <TB2>     INFO: 2560 events read in total (244ms).
[15:03:57.941] <TB2>     INFO: Test took 1468ms.
[15:03:57.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:57.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 5 5
[15:03:58.457] <TB2>     INFO: Expecting 2560 events.
[15:03:59.414] <TB2>     INFO: 2560 events read in total (242ms).
[15:03:59.415] <TB2>     INFO: Test took 1474ms.
[15:03:59.415] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:59.416] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 6 6
[15:03:59.926] <TB2>     INFO: Expecting 2560 events.
[15:04:00.886] <TB2>     INFO: 2560 events read in total (245ms).
[15:04:00.886] <TB2>     INFO: Test took 1470ms.
[15:04:00.887] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:00.887] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:04:01.394] <TB2>     INFO: Expecting 2560 events.
[15:04:02.354] <TB2>     INFO: 2560 events read in total (245ms).
[15:04:02.355] <TB2>     INFO: Test took 1468ms.
[15:04:02.356] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:02.356] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:04:02.862] <TB2>     INFO: Expecting 2560 events.
[15:04:03.821] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:03.822] <TB2>     INFO: Test took 1466ms.
[15:04:03.822] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:03.822] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 9 9
[15:04:04.330] <TB2>     INFO: Expecting 2560 events.
[15:04:05.289] <TB2>     INFO: 2560 events read in total (245ms).
[15:04:05.289] <TB2>     INFO: Test took 1467ms.
[15:04:05.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:05.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[15:04:05.797] <TB2>     INFO: Expecting 2560 events.
[15:04:06.756] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:06.756] <TB2>     INFO: Test took 1466ms.
[15:04:06.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:06.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 11 11
[15:04:07.264] <TB2>     INFO: Expecting 2560 events.
[15:04:08.222] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:08.222] <TB2>     INFO: Test took 1465ms.
[15:04:08.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:08.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 12 12
[15:04:08.730] <TB2>     INFO: Expecting 2560 events.
[15:04:09.687] <TB2>     INFO: 2560 events read in total (242ms).
[15:04:09.687] <TB2>     INFO: Test took 1465ms.
[15:04:09.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:09.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 13 13
[15:04:10.195] <TB2>     INFO: Expecting 2560 events.
[15:04:11.153] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:11.153] <TB2>     INFO: Test took 1466ms.
[15:04:11.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:11.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 14 14
[15:04:11.662] <TB2>     INFO: Expecting 2560 events.
[15:04:12.620] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:12.620] <TB2>     INFO: Test took 1466ms.
[15:04:12.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:12.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:04:13.132] <TB2>     INFO: Expecting 2560 events.
[15:04:14.091] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:14.092] <TB2>     INFO: Test took 1471ms.
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[15:04:14.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:04:14.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:14.601] <TB2>     INFO: Expecting 655360 events.
[15:04:26.510] <TB2>     INFO: 655360 events read in total (11194ms).
[15:04:26.521] <TB2>     INFO: Expecting 655360 events.
[15:04:38.255] <TB2>     INFO: 655360 events read in total (11166ms).
[15:04:38.269] <TB2>     INFO: Expecting 655360 events.
[15:04:49.869] <TB2>     INFO: 655360 events read in total (11034ms).
[15:04:49.887] <TB2>     INFO: Expecting 655360 events.
[15:05:01.552] <TB2>     INFO: 655360 events read in total (11102ms).
[15:05:01.575] <TB2>     INFO: Expecting 655360 events.
[15:05:13.220] <TB2>     INFO: 655360 events read in total (11088ms).
[15:05:13.247] <TB2>     INFO: Expecting 655360 events.
[15:05:24.873] <TB2>     INFO: 655360 events read in total (11074ms).
[15:05:24.908] <TB2>     INFO: Expecting 655360 events.
[15:05:36.519] <TB2>     INFO: 655360 events read in total (11069ms).
[15:05:36.554] <TB2>     INFO: Expecting 655360 events.
[15:05:48.109] <TB2>     INFO: 655360 events read in total (11011ms).
[15:05:48.150] <TB2>     INFO: Expecting 655360 events.
[15:05:59.824] <TB2>     INFO: 655360 events read in total (11136ms).
[15:05:59.869] <TB2>     INFO: Expecting 655360 events.
[15:06:11.482] <TB2>     INFO: 655360 events read in total (11080ms).
[15:06:11.533] <TB2>     INFO: Expecting 655360 events.
[15:06:23.149] <TB2>     INFO: 655360 events read in total (11090ms).
[15:06:23.202] <TB2>     INFO: Expecting 655360 events.
[15:06:34.801] <TB2>     INFO: 655360 events read in total (11071ms).
[15:06:34.859] <TB2>     INFO: Expecting 655360 events.
[15:06:46.463] <TB2>     INFO: 655360 events read in total (11078ms).
[15:06:46.525] <TB2>     INFO: Expecting 655360 events.
[15:06:58.122] <TB2>     INFO: 655360 events read in total (11071ms).
[15:06:58.189] <TB2>     INFO: Expecting 655360 events.
[15:07:09.822] <TB2>     INFO: 655360 events read in total (11106ms).
[15:07:09.892] <TB2>     INFO: Expecting 655360 events.
[15:07:21.558] <TB2>     INFO: 655360 events read in total (11140ms).
[15:07:21.633] <TB2>     INFO: Test took 187539ms.
[15:07:21.735] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:22.038] <TB2>     INFO: Expecting 655360 events.
[15:07:33.786] <TB2>     INFO: 655360 events read in total (11033ms).
[15:07:33.796] <TB2>     INFO: Expecting 655360 events.
[15:07:45.437] <TB2>     INFO: 655360 events read in total (11081ms).
[15:07:45.452] <TB2>     INFO: Expecting 655360 events.
[15:07:57.046] <TB2>     INFO: 655360 events read in total (11031ms).
[15:07:57.064] <TB2>     INFO: Expecting 655360 events.
[15:08:08.700] <TB2>     INFO: 655360 events read in total (11073ms).
[15:08:08.723] <TB2>     INFO: Expecting 655360 events.
[15:08:20.300] <TB2>     INFO: 655360 events read in total (11018ms).
[15:08:20.327] <TB2>     INFO: Expecting 655360 events.
[15:08:31.947] <TB2>     INFO: 655360 events read in total (11064ms).
[15:08:31.980] <TB2>     INFO: Expecting 655360 events.
[15:08:43.587] <TB2>     INFO: 655360 events read in total (11060ms).
[15:08:43.623] <TB2>     INFO: Expecting 655360 events.
[15:08:55.231] <TB2>     INFO: 655360 events read in total (11063ms).
[15:08:55.271] <TB2>     INFO: Expecting 655360 events.
[15:09:06.896] <TB2>     INFO: 655360 events read in total (11085ms).
[15:09:06.940] <TB2>     INFO: Expecting 655360 events.
[15:09:18.559] <TB2>     INFO: 655360 events read in total (11082ms).
[15:09:18.611] <TB2>     INFO: Expecting 655360 events.
[15:09:30.277] <TB2>     INFO: 655360 events read in total (11139ms).
[15:09:30.329] <TB2>     INFO: Expecting 655360 events.
[15:09:41.923] <TB2>     INFO: 655360 events read in total (11067ms).
[15:09:41.991] <TB2>     INFO: Expecting 655360 events.
[15:09:53.620] <TB2>     INFO: 655360 events read in total (11103ms).
[15:09:53.682] <TB2>     INFO: Expecting 655360 events.
[15:10:05.329] <TB2>     INFO: 655360 events read in total (11120ms).
[15:10:05.395] <TB2>     INFO: Expecting 655360 events.
[15:10:17.093] <TB2>     INFO: 655360 events read in total (11171ms).
[15:10:17.166] <TB2>     INFO: Expecting 655360 events.
[15:10:28.823] <TB2>     INFO: 655360 events read in total (11131ms).
[15:10:28.904] <TB2>     INFO: Test took 187169ms.
[15:10:29.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:10:29.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:10:29.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:10:29.094] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:10:29.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:10:29.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:10:29.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:10:29.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:10:29.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:10:29.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:10:29.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:10:29.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:10:29.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:10:29.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:10:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:10:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:10:29.101] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.108] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.116] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.123] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.130] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.137] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.150] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.157] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:29.164] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:29.171] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:29.178] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.185] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.192] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.199] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.205] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.212] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.219] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.226] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:29.233] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:29.240] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:29.247] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:10:29.254] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:10:29.260] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:10:29.267] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:29.275] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:10:29.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:29.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:29.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:29.307] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:29.308] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:29.662] <TB2>     INFO: Expecting 41600 events.
[15:10:33.504] <TB2>     INFO: 41600 events read in total (3127ms).
[15:10:33.505] <TB2>     INFO: Test took 4195ms.
[15:10:34.161] <TB2>     INFO: Expecting 41600 events.
[15:10:37.003] <TB2>     INFO: 41600 events read in total (3126ms).
[15:10:37.004] <TB2>     INFO: Test took 4189ms.
[15:10:38.652] <TB2>     INFO: Expecting 41600 events.
[15:10:42.511] <TB2>     INFO: 41600 events read in total (3144ms).
[15:10:42.511] <TB2>     INFO: Test took 4205ms.
[15:10:42.819] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:42.951] <TB2>     INFO: Expecting 2560 events.
[15:10:43.912] <TB2>     INFO: 2560 events read in total (246ms).
[15:10:43.913] <TB2>     INFO: Test took 1094ms.
[15:10:43.915] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:44.420] <TB2>     INFO: Expecting 2560 events.
[15:10:45.379] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:45.379] <TB2>     INFO: Test took 1464ms.
[15:10:45.381] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:45.888] <TB2>     INFO: Expecting 2560 events.
[15:10:46.846] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:46.847] <TB2>     INFO: Test took 1466ms.
[15:10:46.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:47.355] <TB2>     INFO: Expecting 2560 events.
[15:10:48.314] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:48.315] <TB2>     INFO: Test took 1465ms.
[15:10:48.317] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:48.823] <TB2>     INFO: Expecting 2560 events.
[15:10:49.781] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:49.781] <TB2>     INFO: Test took 1464ms.
[15:10:49.783] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:50.290] <TB2>     INFO: Expecting 2560 events.
[15:10:51.248] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:51.248] <TB2>     INFO: Test took 1465ms.
[15:10:51.250] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:51.757] <TB2>     INFO: Expecting 2560 events.
[15:10:52.716] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:52.716] <TB2>     INFO: Test took 1466ms.
[15:10:52.718] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:53.225] <TB2>     INFO: Expecting 2560 events.
[15:10:54.181] <TB2>     INFO: 2560 events read in total (241ms).
[15:10:54.182] <TB2>     INFO: Test took 1464ms.
[15:10:54.184] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:54.691] <TB2>     INFO: Expecting 2560 events.
[15:10:55.650] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:55.650] <TB2>     INFO: Test took 1466ms.
[15:10:55.653] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:56.159] <TB2>     INFO: Expecting 2560 events.
[15:10:57.118] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:57.118] <TB2>     INFO: Test took 1465ms.
[15:10:57.120] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:57.627] <TB2>     INFO: Expecting 2560 events.
[15:10:58.585] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:58.585] <TB2>     INFO: Test took 1465ms.
[15:10:58.587] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:59.094] <TB2>     INFO: Expecting 2560 events.
[15:11:00.052] <TB2>     INFO: 2560 events read in total (243ms).
[15:11:00.053] <TB2>     INFO: Test took 1466ms.
[15:11:00.055] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:00.561] <TB2>     INFO: Expecting 2560 events.
[15:11:01.520] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:01.520] <TB2>     INFO: Test took 1465ms.
[15:11:01.522] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:02.029] <TB2>     INFO: Expecting 2560 events.
[15:11:02.988] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:02.988] <TB2>     INFO: Test took 1466ms.
[15:11:02.991] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:03.497] <TB2>     INFO: Expecting 2560 events.
[15:11:04.455] <TB2>     INFO: 2560 events read in total (243ms).
[15:11:04.456] <TB2>     INFO: Test took 1465ms.
[15:11:04.458] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:04.965] <TB2>     INFO: Expecting 2560 events.
[15:11:05.925] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:05.926] <TB2>     INFO: Test took 1468ms.
[15:11:05.928] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:06.434] <TB2>     INFO: Expecting 2560 events.
[15:11:07.395] <TB2>     INFO: 2560 events read in total (246ms).
[15:11:07.395] <TB2>     INFO: Test took 1467ms.
[15:11:07.397] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:07.904] <TB2>     INFO: Expecting 2560 events.
[15:11:08.863] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:08.864] <TB2>     INFO: Test took 1467ms.
[15:11:08.866] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:09.372] <TB2>     INFO: Expecting 2560 events.
[15:11:10.330] <TB2>     INFO: 2560 events read in total (243ms).
[15:11:10.331] <TB2>     INFO: Test took 1465ms.
[15:11:10.333] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:10.840] <TB2>     INFO: Expecting 2560 events.
[15:11:11.799] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:11.799] <TB2>     INFO: Test took 1466ms.
[15:11:11.801] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:12.309] <TB2>     INFO: Expecting 2560 events.
[15:11:13.268] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:13.268] <TB2>     INFO: Test took 1467ms.
[15:11:13.270] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:13.777] <TB2>     INFO: Expecting 2560 events.
[15:11:14.735] <TB2>     INFO: 2560 events read in total (242ms).
[15:11:14.735] <TB2>     INFO: Test took 1465ms.
[15:11:14.737] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:15.244] <TB2>     INFO: Expecting 2560 events.
[15:11:16.203] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:16.204] <TB2>     INFO: Test took 1467ms.
[15:11:16.206] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:16.713] <TB2>     INFO: Expecting 2560 events.
[15:11:17.672] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:17.672] <TB2>     INFO: Test took 1466ms.
[15:11:17.675] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:18.180] <TB2>     INFO: Expecting 2560 events.
[15:11:19.141] <TB2>     INFO: 2560 events read in total (246ms).
[15:11:19.141] <TB2>     INFO: Test took 1466ms.
[15:11:19.143] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:19.651] <TB2>     INFO: Expecting 2560 events.
[15:11:20.610] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:20.611] <TB2>     INFO: Test took 1468ms.
[15:11:20.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:21.120] <TB2>     INFO: Expecting 2560 events.
[15:11:22.081] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:22.081] <TB2>     INFO: Test took 1468ms.
[15:11:22.084] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:22.590] <TB2>     INFO: Expecting 2560 events.
[15:11:23.549] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:23.550] <TB2>     INFO: Test took 1467ms.
[15:11:23.552] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:24.058] <TB2>     INFO: Expecting 2560 events.
[15:11:25.018] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:25.019] <TB2>     INFO: Test took 1467ms.
[15:11:25.021] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:25.527] <TB2>     INFO: Expecting 2560 events.
[15:11:26.487] <TB2>     INFO: 2560 events read in total (245ms).
[15:11:26.487] <TB2>     INFO: Test took 1466ms.
[15:11:26.489] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:26.996] <TB2>     INFO: Expecting 2560 events.
[15:11:27.955] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:27.956] <TB2>     INFO: Test took 1467ms.
[15:11:27.958] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:28.465] <TB2>     INFO: Expecting 2560 events.
[15:11:29.424] <TB2>     INFO: 2560 events read in total (244ms).
[15:11:29.425] <TB2>     INFO: Test took 1467ms.
[15:11:30.452] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:11:30.453] <TB2>     INFO: PH scale (per ROC):    77  83  80  77  79  82  92  80  82  78  85  85  81  83  77  81
[15:11:30.453] <TB2>     INFO: PH offset (per ROC):  163 166 171 161 186 156 170 173 159 166 164 160 167 166 176 165
[15:11:30.627] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:11:30.629] <TB2>     INFO: ######################################################################
[15:11:30.629] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:11:30.629] <TB2>     INFO: ######################################################################
[15:11:30.630] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:11:30.641] <TB2>     INFO: scanning low vcal = 10
[15:11:30.985] <TB2>     INFO: Expecting 41600 events.
[15:11:34.715] <TB2>     INFO: 41600 events read in total (3015ms).
[15:11:34.715] <TB2>     INFO: Test took 4074ms.
[15:11:34.717] <TB2>     INFO: scanning low vcal = 20
[15:11:35.223] <TB2>     INFO: Expecting 41600 events.
[15:11:38.954] <TB2>     INFO: 41600 events read in total (3016ms).
[15:11:38.954] <TB2>     INFO: Test took 4237ms.
[15:11:38.956] <TB2>     INFO: scanning low vcal = 30
[15:11:39.463] <TB2>     INFO: Expecting 41600 events.
[15:11:43.190] <TB2>     INFO: 41600 events read in total (3012ms).
[15:11:43.191] <TB2>     INFO: Test took 4235ms.
[15:11:43.193] <TB2>     INFO: scanning low vcal = 40
[15:11:43.696] <TB2>     INFO: Expecting 41600 events.
[15:11:47.942] <TB2>     INFO: 41600 events read in total (3531ms).
[15:11:47.943] <TB2>     INFO: Test took 4750ms.
[15:11:47.946] <TB2>     INFO: scanning low vcal = 50
[15:11:48.367] <TB2>     INFO: Expecting 41600 events.
[15:11:52.618] <TB2>     INFO: 41600 events read in total (3536ms).
[15:11:52.618] <TB2>     INFO: Test took 4672ms.
[15:11:52.621] <TB2>     INFO: scanning low vcal = 60
[15:11:53.044] <TB2>     INFO: Expecting 41600 events.
[15:11:57.309] <TB2>     INFO: 41600 events read in total (3551ms).
[15:11:57.310] <TB2>     INFO: Test took 4689ms.
[15:11:57.312] <TB2>     INFO: scanning low vcal = 70
[15:11:57.735] <TB2>     INFO: Expecting 41600 events.
[15:12:01.999] <TB2>     INFO: 41600 events read in total (3549ms).
[15:12:01.001] <TB2>     INFO: Test took 4689ms.
[15:12:01.004] <TB2>     INFO: scanning low vcal = 80
[15:12:02.425] <TB2>     INFO: Expecting 41600 events.
[15:12:06.661] <TB2>     INFO: 41600 events read in total (3521ms).
[15:12:06.662] <TB2>     INFO: Test took 4658ms.
[15:12:06.665] <TB2>     INFO: scanning low vcal = 90
[15:12:07.087] <TB2>     INFO: Expecting 41600 events.
[15:12:11.317] <TB2>     INFO: 41600 events read in total (3515ms).
[15:12:11.318] <TB2>     INFO: Test took 4653ms.
[15:12:11.321] <TB2>     INFO: scanning low vcal = 100
[15:12:11.742] <TB2>     INFO: Expecting 41600 events.
[15:12:16.113] <TB2>     INFO: 41600 events read in total (3656ms).
[15:12:16.114] <TB2>     INFO: Test took 4793ms.
[15:12:16.116] <TB2>     INFO: scanning low vcal = 110
[15:12:16.539] <TB2>     INFO: Expecting 41600 events.
[15:12:20.774] <TB2>     INFO: 41600 events read in total (3520ms).
[15:12:20.775] <TB2>     INFO: Test took 4659ms.
[15:12:20.778] <TB2>     INFO: scanning low vcal = 120
[15:12:21.200] <TB2>     INFO: Expecting 41600 events.
[15:12:25.436] <TB2>     INFO: 41600 events read in total (3521ms).
[15:12:25.437] <TB2>     INFO: Test took 4659ms.
[15:12:25.440] <TB2>     INFO: scanning low vcal = 130
[15:12:25.861] <TB2>     INFO: Expecting 41600 events.
[15:12:30.112] <TB2>     INFO: 41600 events read in total (3536ms).
[15:12:30.113] <TB2>     INFO: Test took 4673ms.
[15:12:30.116] <TB2>     INFO: scanning low vcal = 140
[15:12:30.537] <TB2>     INFO: Expecting 41600 events.
[15:12:34.782] <TB2>     INFO: 41600 events read in total (3530ms).
[15:12:34.783] <TB2>     INFO: Test took 4667ms.
[15:12:34.786] <TB2>     INFO: scanning low vcal = 150
[15:12:35.208] <TB2>     INFO: Expecting 41600 events.
[15:12:39.515] <TB2>     INFO: 41600 events read in total (3592ms).
[15:12:39.517] <TB2>     INFO: Test took 4731ms.
[15:12:39.520] <TB2>     INFO: scanning low vcal = 160
[15:12:39.941] <TB2>     INFO: Expecting 41600 events.
[15:12:44.209] <TB2>     INFO: 41600 events read in total (3553ms).
[15:12:44.210] <TB2>     INFO: Test took 4690ms.
[15:12:44.213] <TB2>     INFO: scanning low vcal = 170
[15:12:44.635] <TB2>     INFO: Expecting 41600 events.
[15:12:48.888] <TB2>     INFO: 41600 events read in total (3538ms).
[15:12:48.888] <TB2>     INFO: Test took 4675ms.
[15:12:48.893] <TB2>     INFO: scanning low vcal = 180
[15:12:49.317] <TB2>     INFO: Expecting 41600 events.
[15:12:53.599] <TB2>     INFO: 41600 events read in total (3564ms).
[15:12:53.600] <TB2>     INFO: Test took 4707ms.
[15:12:53.603] <TB2>     INFO: scanning low vcal = 190
[15:12:54.022] <TB2>     INFO: Expecting 41600 events.
[15:12:58.265] <TB2>     INFO: 41600 events read in total (3528ms).
[15:12:58.266] <TB2>     INFO: Test took 4663ms.
[15:12:58.268] <TB2>     INFO: scanning low vcal = 200
[15:12:58.692] <TB2>     INFO: Expecting 41600 events.
[15:13:02.953] <TB2>     INFO: 41600 events read in total (3546ms).
[15:13:02.953] <TB2>     INFO: Test took 4685ms.
[15:13:02.956] <TB2>     INFO: scanning low vcal = 210
[15:13:03.380] <TB2>     INFO: Expecting 41600 events.
[15:13:07.646] <TB2>     INFO: 41600 events read in total (3551ms).
[15:13:07.647] <TB2>     INFO: Test took 4691ms.
[15:13:07.650] <TB2>     INFO: scanning low vcal = 220
[15:13:08.072] <TB2>     INFO: Expecting 41600 events.
[15:13:12.326] <TB2>     INFO: 41600 events read in total (3538ms).
[15:13:12.327] <TB2>     INFO: Test took 4677ms.
[15:13:12.330] <TB2>     INFO: scanning low vcal = 230
[15:13:12.755] <TB2>     INFO: Expecting 41600 events.
[15:13:16.999] <TB2>     INFO: 41600 events read in total (3528ms).
[15:13:16.000] <TB2>     INFO: Test took 4670ms.
[15:13:16.002] <TB2>     INFO: scanning low vcal = 240
[15:13:17.428] <TB2>     INFO: Expecting 41600 events.
[15:13:21.660] <TB2>     INFO: 41600 events read in total (3517ms).
[15:13:21.660] <TB2>     INFO: Test took 4657ms.
[15:13:21.663] <TB2>     INFO: scanning low vcal = 250
[15:13:22.089] <TB2>     INFO: Expecting 41600 events.
[15:13:26.335] <TB2>     INFO: 41600 events read in total (3531ms).
[15:13:26.336] <TB2>     INFO: Test took 4673ms.
[15:13:26.341] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:13:26.760] <TB2>     INFO: Expecting 41600 events.
[15:13:31.047] <TB2>     INFO: 41600 events read in total (3572ms).
[15:13:31.048] <TB2>     INFO: Test took 4707ms.
[15:13:31.051] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:13:31.476] <TB2>     INFO: Expecting 41600 events.
[15:13:35.772] <TB2>     INFO: 41600 events read in total (3581ms).
[15:13:35.773] <TB2>     INFO: Test took 4722ms.
[15:13:35.776] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:13:36.198] <TB2>     INFO: Expecting 41600 events.
[15:13:40.437] <TB2>     INFO: 41600 events read in total (3522ms).
[15:13:40.438] <TB2>     INFO: Test took 4662ms.
[15:13:40.441] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:13:40.867] <TB2>     INFO: Expecting 41600 events.
[15:13:45.092] <TB2>     INFO: 41600 events read in total (3510ms).
[15:13:45.093] <TB2>     INFO: Test took 4652ms.
[15:13:45.096] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:13:45.521] <TB2>     INFO: Expecting 41600 events.
[15:13:49.776] <TB2>     INFO: 41600 events read in total (3540ms).
[15:13:49.777] <TB2>     INFO: Test took 4681ms.
[15:13:50.340] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:13:50.343] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:13:50.343] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:13:50.343] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:13:50.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:13:50.345] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:13:50.346] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:14:29.128] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:14:29.128] <TB2>     INFO: non-linearity mean:  0.959 0.961 0.954 0.962 0.956 0.959 0.954 0.968 0.958 0.962 0.956 0.947 0.958 0.955 0.962 0.957
[15:14:29.128] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.006 0.005 0.006 0.007 0.004 0.005 0.004 0.005 0.006 0.006 0.005 0.005 0.006
[15:14:29.128] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:14:29.150] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:14:29.173] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:14:29.196] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:14:29.218] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:14:29.241] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:14:29.263] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:14:29.285] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:14:29.308] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:14:29.330] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:14:29.352] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:14:29.375] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:14:29.397] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:14:29.419] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:14:29.442] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:14:29.464] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-28_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:14:29.486] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:14:29.486] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:14:29.493] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:14:29.494] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:14:29.496] <TB2>     INFO: ######################################################################
[15:14:29.496] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:14:29.496] <TB2>     INFO: ######################################################################
[15:14:29.498] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:14:29.508] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:14:29.508] <TB2>     INFO:     run 1 of 1
[15:14:29.508] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:29.850] <TB2>     INFO: Expecting 3120000 events.
[15:15:20.196] <TB2>     INFO: 1268660 events read in total (49631ms).
[15:16:08.704] <TB2>     INFO: 2536810 events read in total (98139ms).
[15:16:31.711] <TB2>     INFO: 3120000 events read in total (121147ms).
[15:16:31.755] <TB2>     INFO: Test took 122248ms.
[15:16:31.837] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:31.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:33.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:34.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:36.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:37.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:39.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:40.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:42.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:43.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:44.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:46.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:47.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:49.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:50.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:52.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:53.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:54.880] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408461312
[15:16:54.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:16:54.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.0298, RMS = 1.63163
[15:16:54.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:16:54.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:16:54.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 89.0534, RMS = 1.99311
[15:16:54.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 100
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.0829, RMS = 2.53425
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.8602, RMS = 2.08439
[15:16:54.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.7538, RMS = 1.70697
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.9121, RMS = 1.42102
[15:16:54.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.7713, RMS = 1.91507
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 86.2428, RMS = 2.48499
[15:16:54.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 99
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.2347, RMS = 1.54019
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.3367, RMS = 1.76022
[15:16:54.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:16:54.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:16:54.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.0053, RMS = 1.49957
[15:16:54.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:16:54.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:16:54.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.5908, RMS = 1.1674
[15:16:54.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.8312, RMS = 1.80921
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.7971, RMS = 1.25668
[15:16:54.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.7299, RMS = 1.42116
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.3344, RMS = 1.53159
[15:16:54.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.1358, RMS = 1.55163
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.7818, RMS = 1.4014
[15:16:54.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.1555, RMS = 1.14517
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.5607, RMS = 1.42531
[15:16:54.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:16:54.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:16:54.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1254, RMS = 1.19503
[15:16:54.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:16:54.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:16:54.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.5901, RMS = 1.1379
[15:16:54.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1169, RMS = 1.0148
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.6448, RMS = 1.11618
[15:16:54.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.2112, RMS = 1.37989
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.6615, RMS = 1.58727
[15:16:54.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 88.0319, RMS = 1.97882
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 98
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.7668, RMS = 2.1449
[15:16:54.931] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.4352, RMS = 1.55592
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.2497, RMS = 1.87632
[15:16:54.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.604, RMS = 1.67211
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 80
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 69.0363, RMS = 1.70464
[15:16:54.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 78
[15:16:54.937] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:16:54.937] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    2    0    0    0    0    0    3    0    0    0    0
[15:16:54.937] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:16:55.042] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:16:55.042] <TB2>     INFO: enter test to run
[15:16:55.042] <TB2>     INFO:   test:  no parameter change
[15:16:55.042] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:16:55.043] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:16:55.043] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 1050.5 C
[15:16:55.043] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:16:55.527] <TB2>    QUIET: Connection to board 141 closed.
[15:16:55.535] <TB2>     INFO: pXar: this is the end, my friend
[15:16:55.535] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
