{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 20:08:59 2013 " "Info: Processing started: Wed Dec 18 20:08:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[3\] " "Warning: Node \"ALU:inst38\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[2\] " "Warning: Node \"ALU:inst38\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[1\] " "Warning: Node \"ALU:inst38\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[0\] " "Warning: Node \"ALU:inst38\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[6\] " "Warning: Node \"ALU:inst38\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[5\] " "Warning: Node \"ALU:inst38\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst38\|varOutput\[4\] " "Warning: Node \"ALU:inst38\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|tempOverflow " "Warning: Node \"ALU:inst37\|tempOverflow\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[7\] " "Warning: Node \"ALU:inst37\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[6\] " "Warning: Node \"ALU:inst37\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[5\] " "Warning: Node \"ALU:inst37\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[4\] " "Warning: Node \"ALU:inst37\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[3\] " "Warning: Node \"ALU:inst37\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[2\] " "Warning: Node \"ALU:inst37\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[1\] " "Warning: Node \"ALU:inst37\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst37\|varOutput\[0\] " "Warning: Node \"ALU:inst37\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "testALUCode\[2\] " "Info: Assuming node \"testALUCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "testALUCode\[1\] " "Info: Assuming node \"testALUCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "testALUCode\[0\] " "Info: Assuming node \"testALUCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst37\|varOutput\[7\]~97 " "Info: Detected gated clock \"ALU:inst37\|varOutput\[7\]~97\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst37\|varOutput\[7\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst37\|process_0~24 " "Info: Detected gated clock \"ALU:inst37\|process_0~24\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst37\|process_0~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register ALU:inst38\|varOutput\[6\] 42.92 MHz 23.3 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.92 MHz between source register \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"ALU:inst38\|varOutput\[6\]\" (period= 23.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "47.300 ns + Longest register register " "Info: + Longest register to register delay is 47.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_H26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 2 MEM EC1_H 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC1_H; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 3 MEM EC1_H 19 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC1_H; Fanout = 19; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 26.400 ns Control:inst13\|ALUOp\[2\]~1 4 COMB LC7_I26 2 " "Info: 4: + IC(6.100 ns) + CELL(2.400 ns) = 26.400 ns; Loc. = LC7_I26; Fanout = 2; COMB Node = 'Control:inst13\|ALUOp\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 29.300 ns ALU:inst38\|process_0~25 5 COMB LC4_I26 2 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 29.300 ns; Loc. = LC4_I26; Fanout = 2; COMB Node = 'ALU:inst38\|process_0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 34.700 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|\$00006~0 6 COMB LC1_I24 11 " "Info: 6: + IC(2.700 ns) + CELL(2.700 ns) = 34.700 ns; Loc. = LC1_I24; Fanout = 11; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.400 ns) 36.600 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 7 COMB LC3_I24 2 " "Info: 7: + IC(0.500 ns) + CELL(1.400 ns) = 36.600 ns; Loc. = LC3_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 36.900 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 8 COMB LC4_I24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 36.900 ns; Loc. = LC4_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.200 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 9 COMB LC5_I24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 37.200 ns; Loc. = LC5_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.500 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 10 COMB LC6_I24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 37.500 ns; Loc. = LC6_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.800 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 11 COMB LC7_I24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 37.800 ns; Loc. = LC7_I24; Fanout = 1; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 39.000 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[6\] 12 COMB LC8_I24 1 " "Info: 12: + IC(0.000 ns) + CELL(1.200 ns) = 39.000 ns; Loc. = LC8_I24; Fanout = 1; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 44.400 ns ALU:inst38\|varOutput\[6\]~95 13 COMB LC8_I23 3 " "Info: 13: + IC(2.700 ns) + CELL(2.700 ns) = 44.400 ns; Loc. = LC8_I23; Fanout = 3; COMB Node = 'ALU:inst38\|varOutput\[6\]~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.300 ns ALU:inst38\|varOutput\[6\] 14 REG LC6_I23 4 " "Info: 14: + IC(0.500 ns) + CELL(2.400 ns) = 47.300 ns; Loc. = LC6_I23; Fanout = 4; REG Node = 'ALU:inst38\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.500 ns ( 66.60 % ) " "Info: Total cell delay = 31.500 ns ( 66.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.800 ns ( 33.40 % ) " "Info: Total interconnect delay = 15.800 ns ( 33.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "47.300 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "47.300 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Control:inst13|ALUOp[2]~1 {} ALU:inst38|process_0~25 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] {} ALU:inst38|varOutput[6]~95 {} ALU:inst38|varOutput[6] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 0.500ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.400ns 2.400ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "31.300 ns - Smallest " "Info: - Smallest clock skew is 31.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 48.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 48.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockSplitter:inst\|clk1Temp 2 REG LC1_D38 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D38; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(1.400 ns) 18.500 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_H26 18 " "Info: 3: + IC(8.700 ns) + CELL(1.400 ns) = 18.500 ns; Loc. = LC8_H26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(12.600 ns) 35.000 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 4 MEM EC3_I 1 " "Info: 4: + IC(3.900 ns) + CELL(12.600 ns) = 35.000 ns; Loc. = EC3_I; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 37.500 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 5 MEM EC3_I 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 37.500 ns; Loc. = EC3_I; Fanout = 10; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 42.900 ns ALU:inst38\|varOutput\[7\]~89 6 COMB LC5_I26 9 " "Info: 6: + IC(2.700 ns) + CELL(2.700 ns) = 42.900 ns; Loc. = LC5_I26; Fanout = 9; COMB Node = 'ALU:inst38\|varOutput\[7\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[7]~89 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 48.400 ns ALU:inst38\|varOutput\[6\] 7 REG LC6_I23 4 " "Info: 7: + IC(2.800 ns) + CELL(2.700 ns) = 48.400 ns; Loc. = LC6_I23; Fanout = 4; REG Node = 'ALU:inst38\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.200 ns ( 54.13 % ) " "Info: Total cell delay = 26.200 ns ( 54.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.200 ns ( 45.87 % ) " "Info: Total interconnect delay = 22.200 ns ( 45.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.400 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 3.900ns 0.000ns 2.700ns 2.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.100 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockSplitter:inst\|clk1Temp 2 REG LC1_D38 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D38; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_H26 20 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.400 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 3.900ns 0.000ns 2.700ns 2.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "47.300 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "47.300 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Control:inst13|ALUOp[2]~1 {} ALU:inst38|process_0~25 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] {} ALU:inst38|varOutput[6]~95 {} ALU:inst38|varOutput[6] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 0.500ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.400ns 2.400ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.400 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.400 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 3.900ns 0.000ns 2.700ns 2.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 56 " "Warning: Circuit may not operate. Detected 56 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] ALU:inst38\|varOutput\[4\] clk 2.5 ns " "Info: Found hold time violation between source  pin or register \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination pin or register \"ALU:inst38\|varOutput\[4\]\" for clock \"clk\" (Hold time is 2.5 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "36.600 ns + Largest " "Info: + Largest clock skew is 36.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 53.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 53.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockSplitter:inst\|clk1Temp 2 REG LC1_D38 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D38; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(1.400 ns) 18.500 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_H26 18 " "Info: 3: + IC(8.700 ns) + CELL(1.400 ns) = 18.500 ns; Loc. = LC8_H26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 33.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC1_H 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 33.900 ns; Loc. = EC1_H; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 36.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC1_H 19 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 36.400 ns; Loc. = EC1_H; Fanout = 19; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 45.200 ns ALU:inst38\|varOutput\[7\]~88 6 COMB LC8_I26 1 " "Info: 6: + IC(6.100 ns) + CELL(2.700 ns) = 45.200 ns; Loc. = LC8_I26; Fanout = 1; COMB Node = 'ALU:inst38\|varOutput\[7\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] ALU:inst38|varOutput[7]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 48.100 ns ALU:inst38\|varOutput\[7\]~89 7 COMB LC5_I26 9 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 48.100 ns; Loc. = LC5_I26; Fanout = 9; COMB Node = 'ALU:inst38\|varOutput\[7\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst38|varOutput[7]~88 ALU:inst38|varOutput[7]~89 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 53.700 ns ALU:inst38\|varOutput\[4\] 8 REG LC8_I21 2 " "Info: 8: + IC(2.900 ns) + CELL(2.700 ns) = 53.700 ns; Loc. = LC8_I21; Fanout = 2; REG Node = 'ALU:inst38\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.600 ns ( 53.26 % ) " "Info: Total cell delay = 28.600 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.100 ns ( 46.74 % ) " "Info: Total interconnect delay = 25.100 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.700 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] ALU:inst38|varOutput[7]~88 ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.700 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} ALU:inst38|varOutput[7]~88 {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 2.800ns 0.000ns 6.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockSplitter:inst\|clk1Temp 2 REG LC1_D38 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D38; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_H26 20 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.700 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] ALU:inst38|varOutput[7]~88 ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.700 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} ALU:inst38|varOutput[7]~88 {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 2.800ns 0.000ns 6.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.700 ns - Shortest register register " "Info: - Shortest register to register delay is 32.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_H26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(12.600 ns) 16.500 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 2 MEM EC3_I 1 " "Info: 2: + IC(3.900 ns) + CELL(12.600 ns) = 16.500 ns; Loc. = EC3_I; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 19.000 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 3 MEM EC3_I 10 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 19.000 ns; Loc. = EC3_I; Fanout = 10; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 24.400 ns ALU:inst38\|varOutput\[0\]~85 4 COMB LC3_I26 7 " "Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 24.400 ns; Loc. = LC3_I26; Fanout = 7; COMB Node = 'ALU:inst38\|varOutput\[0\]~85'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[0]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 29.800 ns ALU:inst38\|varOutput\[4\]~93 5 COMB LC2_I21 1 " "Info: 5: + IC(3.000 ns) + CELL(2.400 ns) = 29.800 ns; Loc. = LC2_I21; Fanout = 1; COMB Node = 'ALU:inst38\|varOutput\[4\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst38|varOutput[0]~85 ALU:inst38|varOutput[4]~93 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 32.700 ns ALU:inst38\|varOutput\[4\] 6 REG LC8_I21 2 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 32.700 ns; Loc. = LC8_I21; Fanout = 2; REG Node = 'ALU:inst38\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst38|varOutput[4]~93 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.600 ns ( 69.11 % ) " "Info: Total cell delay = 22.600 ns ( 69.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 30.89 % ) " "Info: Total interconnect delay = 10.100 ns ( 30.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[0]~85 ALU:inst38|varOutput[4]~93 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst38|varOutput[0]~85 {} ALU:inst38|varOutput[4]~93 {} ALU:inst38|varOutput[4] {} } { 0.000ns 3.900ns 0.000ns 2.700ns 3.000ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.700 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] ALU:inst38|varOutput[7]~88 ALU:inst38|varOutput[7]~89 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.700 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} ALU:inst38|varOutput[7]~88 {} ALU:inst38|varOutput[7]~89 {} ALU:inst38|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 8.700ns 2.800ns 0.000ns 6.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst38|varOutput[0]~85 ALU:inst38|varOutput[4]~93 ALU:inst38|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst38|varOutput[0]~85 {} ALU:inst38|varOutput[4]~93 {} ALU:inst38|varOutput[4] {} } { 0.000ns 3.900ns 0.000ns 2.700ns 3.000ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALU:inst37\|varOutput\[2\] testALUCode\[1\] testALUCode\[0\] 42.700 ns register " "Info: tsu for register \"ALU:inst37\|varOutput\[2\]\" (data pin = \"testALUCode\[1\]\", clock pin = \"testALUCode\[0\]\") is 42.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "57.800 ns + Longest pin register " "Info: + Longest pin to register delay is 57.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns testALUCode\[1\] 1 CLK PIN_215 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_215; Fanout = 21; CLK Node = 'testALUCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testALUCode[1] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.700 ns) 20.300 ns ALU:inst37\|process_0~26 2 COMB LC2_I37 2 " "Info: 2: + IC(7.300 ns) + CELL(2.700 ns) = 20.300 ns; Loc. = LC2_I37; Fanout = 2; COMB Node = 'ALU:inst37\|process_0~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { testALUCode[1] ALU:inst37|process_0~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 25.700 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0 3 COMB LC5_I32 7 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC5_I32; Fanout = 7; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst37|process_0~26 ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.900 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|datab_node\[2\] 4 COMB LC3_I32 2 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 28.900 ns; Loc. = LC3_I32; Fanout = 2; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|datab_node\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 122 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 32.100 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] 5 COMB LC8_I32 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 32.100 ns; Loc. = LC8_I32; Fanout = 1; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 37.900 ns ALU:inst37\|varOutput\[2\]~122 6 COMB LC6_I48 1 " "Info: 6: + IC(3.100 ns) + CELL(2.700 ns) = 37.900 ns; Loc. = LC6_I48; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[2\]~122'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ALU:inst37|varOutput[2]~122 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 40.800 ns ALU:inst37\|varOutput\[2\]~123 7 COMB LC7_I48 1 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 40.800 ns; Loc. = LC7_I48; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[2\]~123'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst37|varOutput[2]~122 ALU:inst37|varOutput[2]~123 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 43.700 ns ALU:inst37\|varOutput\[2\]~126 8 COMB LC3_I48 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 43.700 ns; Loc. = LC3_I48; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[2\]~126'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst37|varOutput[2]~123 ALU:inst37|varOutput[2]~126 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 49.300 ns ALU:inst37\|varOutput\[2\]~127 9 COMB LC6_I33 1 " "Info: 9: + IC(3.200 ns) + CELL(2.400 ns) = 49.300 ns; Loc. = LC6_I33; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[2\]~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst37|varOutput[2]~126 ALU:inst37|varOutput[2]~127 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 54.900 ns ALU:inst37\|varOutput\[2\]~192 10 COMB LC7_I42 1 " "Info: 10: + IC(2.900 ns) + CELL(2.700 ns) = 54.900 ns; Loc. = LC7_I42; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[2\]~192'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst37|varOutput[2]~127 ALU:inst37|varOutput[2]~192 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 57.800 ns ALU:inst37\|varOutput\[2\] 11 REG LC1_I42 2 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 57.800 ns; Loc. = LC1_I42; Fanout = 2; REG Node = 'ALU:inst37\|varOutput\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst37|varOutput[2]~192 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "36.100 ns ( 62.46 % ) " "Info: Total cell delay = 36.100 ns ( 62.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.700 ns ( 37.54 % ) " "Info: Total interconnect delay = 21.700 ns ( 37.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.800 ns" { testALUCode[1] ALU:inst37|process_0~26 ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ALU:inst37|varOutput[2]~122 ALU:inst37|varOutput[2]~123 ALU:inst37|varOutput[2]~126 ALU:inst37|varOutput[2]~127 ALU:inst37|varOutput[2]~192 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.800 ns" { testALUCode[1] {} testALUCode[1]~out {} ALU:inst37|process_0~26 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} ALU:inst37|varOutput[2]~122 {} ALU:inst37|varOutput[2]~123 {} ALU:inst37|varOutput[2]~126 {} ALU:inst37|varOutput[2]~127 {} ALU:inst37|varOutput[2]~192 {} ALU:inst37|varOutput[2] {} } { 0.000ns 0.000ns 7.300ns 2.700ns 0.500ns 0.500ns 3.100ns 0.500ns 0.500ns 3.200ns 2.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "testALUCode\[0\] destination 21.000 ns - Shortest register " "Info: - Shortest clock path from clock \"testALUCode\[0\]\" to destination register is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns testALUCode\[0\] 1 CLK PIN_74 19 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_74; Fanout = 19; CLK Node = 'testALUCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testALUCode[0] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 17.800 ns ALU:inst37\|varOutput\[7\]~97 2 COMB LC2_I42 9 " "Info: 2: + IC(4.800 ns) + CELL(2.700 ns) = 17.800 ns; Loc. = LC2_I42; Fanout = 9; COMB Node = 'ALU:inst37\|varOutput\[7\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { testALUCode[0] ALU:inst37|varOutput[7]~97 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.000 ns ALU:inst37\|varOutput\[2\] 3 REG LC1_I42 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 21.000 ns; Loc. = LC1_I42; Fanout = 2; REG Node = 'ALU:inst37\|varOutput\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 74.76 % ) " "Info: Total cell delay = 15.700 ns ( 74.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 25.24 % ) " "Info: Total interconnect delay = 5.300 ns ( 25.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { testALUCode[0] ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { testALUCode[0] {} testALUCode[0]~out {} ALU:inst37|varOutput[7]~97 {} ALU:inst37|varOutput[2] {} } { 0.000ns 0.000ns 4.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.800 ns" { testALUCode[1] ALU:inst37|process_0~26 ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ALU:inst37|varOutput[2]~122 ALU:inst37|varOutput[2]~123 ALU:inst37|varOutput[2]~126 ALU:inst37|varOutput[2]~127 ALU:inst37|varOutput[2]~192 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.800 ns" { testALUCode[1] {} testALUCode[1]~out {} ALU:inst37|process_0~26 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[2] {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} ALU:inst37|varOutput[2]~122 {} ALU:inst37|varOutput[2]~123 {} ALU:inst37|varOutput[2]~126 {} ALU:inst37|varOutput[2]~127 {} ALU:inst37|varOutput[2]~192 {} ALU:inst37|varOutput[2] {} } { 0.000ns 0.000ns 7.300ns 2.700ns 0.500ns 0.500ns 3.100ns 0.500ns 0.500ns 3.200ns 2.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { testALUCode[0] ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { testALUCode[0] {} testALUCode[0]~out {} ALU:inst37|varOutput[7]~97 {} ALU:inst37|varOutput[2] {} } { 0.000ns 0.000ns 4.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluOutput\[7\] ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 76.200 ns register " "Info: tco from clock \"clk\" to destination pin \"aluOutput\[7\]\" through register \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" is 76.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 296 96 264 312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns ClockSplitter:inst\|clk1Temp 2 REG LC1_D38 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D38; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_H26 20 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "57.700 ns + Longest register pin " "Info: + Longest register to pin delay is 57.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_H26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_H26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 2 MEM EC1_H 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC1_H; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 3 MEM EC1_H 19 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC1_H; Fanout = 19; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 26.400 ns Control:inst13\|ALUOp\[2\]~1 4 COMB LC7_I26 2 " "Info: 4: + IC(6.100 ns) + CELL(2.400 ns) = 26.400 ns; Loc. = LC7_I26; Fanout = 2; COMB Node = 'Control:inst13\|ALUOp\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 29.300 ns ALU:inst38\|process_0~25 5 COMB LC4_I26 2 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 29.300 ns; Loc. = LC4_I26; Fanout = 2; COMB Node = 'ALU:inst38\|process_0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 34.700 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|\$00006~0 6 COMB LC1_I24 11 " "Info: 6: + IC(2.700 ns) + CELL(2.700 ns) = 34.700 ns; Loc. = LC1_I24; Fanout = 11; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.400 ns) 36.600 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 7 COMB LC3_I24 2 " "Info: 7: + IC(0.500 ns) + CELL(1.400 ns) = 36.600 ns; Loc. = LC3_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 36.900 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 8 COMB LC4_I24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 36.900 ns; Loc. = LC4_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.200 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 9 COMB LC5_I24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 37.200 ns; Loc. = LC5_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.500 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 10 COMB LC6_I24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 37.500 ns; Loc. = LC6_I24; Fanout = 2; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 37.800 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 11 COMB LC7_I24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 37.800 ns; Loc. = LC7_I24; Fanout = 1; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 39.000 ns ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[6\] 12 COMB LC8_I24 1 " "Info: 12: + IC(0.000 ns) + CELL(1.200 ns) = 39.000 ns; Loc. = LC8_I24; Fanout = 1; COMB Node = 'ALU:inst38\|lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 44.400 ns ALU:inst38\|varOutput\[6\]~95 13 COMB LC8_I23 3 " "Info: 13: + IC(2.700 ns) + CELL(2.700 ns) = 44.400 ns; Loc. = LC8_I23; Fanout = 3; COMB Node = 'ALU:inst38\|varOutput\[6\]~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.300 ns ALU:inst38\|varOutput\[6\]~114 14 COMB LC3_I23 1 " "Info: 14: + IC(0.500 ns) + CELL(2.400 ns) = 47.300 ns; Loc. = LC3_I23; Fanout = 1; COMB Node = 'ALU:inst38\|varOutput\[6\]~114'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6]~114 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(5.000 ns) 57.700 ns aluOutput\[7\] 15 PIN PIN_153 0 " "Info: 15: + IC(5.400 ns) + CELL(5.000 ns) = 57.700 ns; Loc. = PIN_153; Fanout = 0; PIN Node = 'aluOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { ALU:inst38|varOutput[6]~114 aluOutput[7] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 680 2752 2928 696 "aluOutput\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "36.500 ns ( 63.26 % ) " "Info: Total cell delay = 36.500 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.200 ns ( 36.74 % ) " "Info: Total interconnect delay = 21.200 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6]~114 aluOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Control:inst13|ALUOp[2]~1 {} ALU:inst38|process_0~25 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] {} ALU:inst38|varOutput[6]~95 {} ALU:inst38|varOutput[6]~114 {} aluOutput[7] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 0.500ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns 5.400ns } { 0.000ns 12.600ns 2.500ns 2.400ns 2.400ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] Control:inst13|ALUOp[2]~1 ALU:inst38|process_0~25 ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] ALU:inst38|varOutput[6]~95 ALU:inst38|varOutput[6]~114 aluOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.700 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Control:inst13|ALUOp[2]~1 {} ALU:inst38|process_0~25 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|$00006~0 {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst38|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6] {} ALU:inst38|varOutput[6]~95 {} ALU:inst38|varOutput[6]~114 {} aluOutput[7] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 0.500ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns 5.400ns } { 0.000ns 12.600ns 2.500ns 2.400ns 2.400ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "testALUCode\[1\] testALUOut\[7\] 57.900 ns Longest " "Info: Longest tpd from source pin \"testALUCode\[1\]\" to destination pin \"testALUOut\[7\]\" is 57.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns testALUCode\[1\] 1 CLK PIN_215 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_215; Fanout = 21; CLK Node = 'testALUCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testALUCode[1] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.700 ns) 20.300 ns ALU:inst37\|process_0~26 2 COMB LC2_I37 2 " "Info: 2: + IC(7.300 ns) + CELL(2.700 ns) = 20.300 ns; Loc. = LC2_I37; Fanout = 2; COMB Node = 'ALU:inst37\|process_0~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { testALUCode[1] ALU:inst37|process_0~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 25.700 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0 3 COMB LC5_I32 7 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC5_I32; Fanout = 7; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst37|process_0~26 ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 31.200 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|datab_node\[3\] 4 COMB LC8_I34 2 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 31.200 ns; Loc. = LC8_I34; Fanout = 2; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|datab_node\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[3] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 122 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.400 ns) 33.100 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 5 COMB LC1_I34 2 " "Info: 5: + IC(0.500 ns) + CELL(1.400 ns) = 33.100 ns; Loc. = LC1_I34; Fanout = 2; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[3] ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 33.400 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 6 COMB LC2_I34 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 33.400 ns; Loc. = LC2_I34; Fanout = 2; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 33.700 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 7 COMB LC3_I34 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 33.700 ns; Loc. = LC3_I34; Fanout = 2; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 34.000 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 8 COMB LC4_I34 1 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 34.000 ns; Loc. = LC4_I34; Fanout = 1; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 35.200 ns ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[7\] 9 COMB LC5_I34 1 " "Info: 9: + IC(0.000 ns) + CELL(1.200 ns) = 35.200 ns; Loc. = LC5_I34; Fanout = 1; COMB Node = 'ALU:inst37\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 40.700 ns ALU:inst37\|varOutput\[7\]~95 10 COMB LC3_I29 1 " "Info: 10: + IC(2.800 ns) + CELL(2.700 ns) = 40.700 ns; Loc. = LC3_I29; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[7\]~95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { ALU:inst37|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7] ALU:inst37|varOutput[7]~95 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 43.900 ns ALU:inst37\|varOutput\[7\]~96 11 COMB LC4_I29 2 " "Info: 11: + IC(0.500 ns) + CELL(2.700 ns) = 43.900 ns; Loc. = LC4_I29; Fanout = 2; COMB Node = 'ALU:inst37\|varOutput\[7\]~96'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst37|varOutput[7]~95 ALU:inst37|varOutput[7]~96 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 46.800 ns ALU:inst37\|varOutput\[7\]~297 12 COMB LC6_I29 1 " "Info: 12: + IC(0.500 ns) + CELL(2.400 ns) = 46.800 ns; Loc. = LC6_I29; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[7\]~297'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst37|varOutput[7]~96 ALU:inst37|varOutput[7]~297 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(5.000 ns) 57.900 ns testALUOut\[7\] 13 PIN PIN_15 0 " "Info: 13: + IC(6.100 ns) + CELL(5.000 ns) = 57.900 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'testALUOut\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { ALU:inst37|varOutput[7]~297 testALUOut[7] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -160 1136 1314 -144 "testALUOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.700 ns ( 59.93 % ) " "Info: Total cell delay = 34.700 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.200 ns ( 40.07 % ) " "Info: Total interconnect delay = 23.200 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.900 ns" { testALUCode[1] ALU:inst37|process_0~26 ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[3] ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst37|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7] ALU:inst37|varOutput[7]~95 ALU:inst37|varOutput[7]~96 ALU:inst37|varOutput[7]~297 testALUOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.900 ns" { testALUCode[1] {} testALUCode[1]~out {} ALU:inst37|process_0~26 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|$00006~0 {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|datab_node[3] {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} ALU:inst37|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7] {} ALU:inst37|varOutput[7]~95 {} ALU:inst37|varOutput[7]~96 {} ALU:inst37|varOutput[7]~297 {} testALUOut[7] {} } { 0.000ns 0.000ns 7.300ns 2.700ns 2.800ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 2.800ns 0.500ns 0.500ns 6.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst37\|varOutput\[1\] val2test\[1\] testALUCode\[1\] 7.700 ns register " "Info: th for register \"ALU:inst37\|varOutput\[1\]\" (data pin = \"val2test\[1\]\", clock pin = \"testALUCode\[1\]\") is 7.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "testALUCode\[1\] destination 27.100 ns + Longest register " "Info: + Longest clock path from clock \"testALUCode\[1\]\" to destination register is 27.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns testALUCode\[1\] 1 CLK PIN_215 21 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_215; Fanout = 21; CLK Node = 'testALUCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testALUCode[1] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -128 736 920 -112 "testALUCode\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(2.700 ns) 20.700 ns ALU:inst37\|varOutput\[7\]~97 2 COMB LC2_I42 9 " "Info: 2: + IC(7.700 ns) + CELL(2.700 ns) = 20.700 ns; Loc. = LC2_I42; Fanout = 9; COMB Node = 'ALU:inst37\|varOutput\[7\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { testALUCode[1] ALU:inst37|varOutput[7]~97 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 27.100 ns ALU:inst37\|varOutput\[1\] 3 REG LC1_I28 2 " "Info: 3: + IC(3.700 ns) + CELL(2.700 ns) = 27.100 ns; Loc. = LC1_I28; Fanout = 2; REG Node = 'ALU:inst37\|varOutput\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 57.93 % ) " "Info: Total cell delay = 15.700 ns ( 57.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 42.07 % ) " "Info: Total interconnect delay = 11.400 ns ( 42.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { testALUCode[1] ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { testALUCode[1] {} testALUCode[1]~out {} ALU:inst37|varOutput[7]~97 {} ALU:inst37|varOutput[1] {} } { 0.000ns 0.000ns 7.700ns 3.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns val2test\[1\] 1 PIN PIN_90 29 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 29; PIN Node = 'val2test\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { val2test[1] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -144 752 920 -128 "val2test\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(1.700 ns) 13.200 ns ALU:inst37\|varOutput\[1\]~287 2 COMB LC2_I28 1 " "Info: 2: + IC(8.600 ns) + CELL(1.700 ns) = 13.200 ns; Loc. = LC2_I28; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[1\]~287'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { val2test[1] ALU:inst37|varOutput[1]~287 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 14.500 ns ALU:inst37\|varOutput\[1\]~292 3 COMB LC3_I28 1 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 14.500 ns; Loc. = LC3_I28; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[1\]~292'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { ALU:inst37|varOutput[1]~287 ALU:inst37|varOutput[1]~292 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 16.500 ns ALU:inst37\|varOutput\[1\]~198 4 COMB LC4_I28 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 16.500 ns; Loc. = LC4_I28; Fanout = 1; COMB Node = 'ALU:inst37\|varOutput\[1\]~198'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst37|varOutput[1]~292 ALU:inst37|varOutput[1]~198 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.400 ns ALU:inst37\|varOutput\[1\] 5 REG LC1_I28 2 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 19.400 ns; Loc. = LC1_I28; Fanout = 2; REG Node = 'ALU:inst37\|varOutput\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst37|varOutput[1]~198 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 53.09 % ) " "Info: Total cell delay = 10.300 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.100 ns ( 46.91 % ) " "Info: Total interconnect delay = 9.100 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { val2test[1] ALU:inst37|varOutput[1]~287 ALU:inst37|varOutput[1]~292 ALU:inst37|varOutput[1]~198 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { val2test[1] {} val2test[1]~out {} ALU:inst37|varOutput[1]~287 {} ALU:inst37|varOutput[1]~292 {} ALU:inst37|varOutput[1]~198 {} ALU:inst37|varOutput[1] {} } { 0.000ns 0.000ns 8.600ns 0.000ns 0.000ns 0.500ns } { 0.000ns 2.900ns 1.700ns 1.300ns 2.000ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { testALUCode[1] ALU:inst37|varOutput[7]~97 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { testALUCode[1] {} testALUCode[1]~out {} ALU:inst37|varOutput[7]~97 {} ALU:inst37|varOutput[1] {} } { 0.000ns 0.000ns 7.700ns 3.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { val2test[1] ALU:inst37|varOutput[1]~287 ALU:inst37|varOutput[1]~292 ALU:inst37|varOutput[1]~198 ALU:inst37|varOutput[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { val2test[1] {} val2test[1]~out {} ALU:inst37|varOutput[1]~287 {} ALU:inst37|varOutput[1]~292 {} ALU:inst37|varOutput[1]~198 {} ALU:inst37|varOutput[1] {} } { 0.000ns 0.000ns 8.600ns 0.000ns 0.000ns 0.500ns } { 0.000ns 2.900ns 1.700ns 1.300ns 2.000ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 20:09:01 2013 " "Info: Processing ended: Wed Dec 18 20:09:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
