set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {upcounter_4bits.vo upcounter_4bits_v.sdo}}
}
