<?xml version="1.0" encoding="utf-8" standalone="no"?>
<CLIPDeclaration Name="UFXC_Controller_PreFinal_PullingDown_NotExportedCLK">
  <FormatVersion>4.2</FormatVersion>
  <Description>This CLIP is the same as UFXC_Controller_PreFinal_PullingDown but CLK_A and CLK_B chips clocks are NOT exported.</Description>
  <TopLevelEntityAndArchitecture>
    <SynthesisModel>
      <Entity>UFXC_Controller_PreFinal_PullingDown_NotExportedCLK</Entity>
      <Architecture>RTL</Architecture>
    </SynthesisModel>
    <SimulationModel>
      <Entity>UFXC_Controller_PreFinal_PullingDown_NotExportedCLK</Entity>
      <Architecture>RTL</Architecture>
    </SimulationModel>
  </TopLevelEntityAndArchitecture>
  <CompatibleCLIPSocketList>
    <Socket>sbRIO-9651 Socket</Socket>
  </CompatibleCLIPSocketList>
  <SupportedDeviceFamilies>Zynq</SupportedDeviceFamilies>
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="DIO_16_P_FVAL_DEFGHI_in">
          <HDLName>DIO_16_P_FVAL_DEFGHI_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_16_P_FVAL_DEFGHI_out">
          <HDLName>DIO_16_P_FVAL_DEFGHI_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_16_P_FVAL_DEFGHI_enable">
          <HDLName>DIO_16_P_FVAL_DEFGHI_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_16_N_PortH_4_in">
          <HDLName>DIO_16_N_PortH_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_16_N_PortH_4_out">
          <HDLName>DIO_16_N_PortH_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_16_N_PortH_4_enable">
          <HDLName>DIO_16_N_PortH_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_P_PortH_6_in">
          <HDLName>DIO_17_P_PortH_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_P_PortH_6_out">
          <HDLName>DIO_17_P_PortH_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_P_PortH_6_enable">
          <HDLName>DIO_17_P_PortH_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_N_PortH_0_in">
          <HDLName>DIO_17_N_PortH_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_N_PortH_0_out">
          <HDLName>DIO_17_N_PortH_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_17_N_PortH_0_enable">
          <HDLName>DIO_17_N_PortH_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_P_DVAL_DEF_in">
          <HDLName>DIO_18_P_DVAL_DEF_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_P_DVAL_DEF_out">
          <HDLName>DIO_18_P_DVAL_DEF_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_P_DVAL_DEF_enable">
          <HDLName>DIO_18_P_DVAL_DEF_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_N_STROBE_DEF_in">
          <HDLName>DIO_18_N_STROBE_DEF_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_N_STROBE_DEF_out">
          <HDLName>DIO_18_N_STROBE_DEF_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_18_N_STROBE_DEF_enable">
          <HDLName>DIO_18_N_STROBE_DEF_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_P_STROBE_GH_in">
          <HDLName>DIO_19_P_STROBE_GH_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_P_STROBE_GH_out">
          <HDLName>DIO_19_P_STROBE_GH_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_P_STROBE_GH_enable">
          <HDLName>DIO_19_P_STROBE_GH_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_N_DVAL_GH_in">
          <HDLName>DIO_19_N_DVAL_GH_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_N_DVAL_GH_out">
          <HDLName>DIO_19_N_DVAL_GH_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_19_N_DVAL_GH_enable">
          <HDLName>DIO_19_N_DVAL_GH_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_P_PortH_7_in">
          <HDLName>DIO_20_P_PortH_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_P_PortH_7_out">
          <HDLName>DIO_20_P_PortH_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_P_PortH_7_enable">
          <HDLName>DIO_20_P_PortH_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_N_PortH_3_in">
          <HDLName>DIO_20_N_PortH_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_N_PortH_3_out">
          <HDLName>DIO_20_N_PortH_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_20_N_PortH_3_enable">
          <HDLName>DIO_20_N_PortH_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_P_PortG_7_in">
          <HDLName>DIO_21_P_PortG_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_P_PortG_7_out">
          <HDLName>DIO_21_P_PortG_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_P_PortG_7_enable">
          <HDLName>DIO_21_P_PortG_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_N_PortG_5_in">
          <HDLName>DIO_21_N_PortG_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_N_PortG_5_out">
          <HDLName>DIO_21_N_PortG_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_21_N_PortG_5_enable">
          <HDLName>DIO_21_N_PortG_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_P_LVAL_GH_in">
          <HDLName>DIO_22_P_LVAL_GH_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_P_LVAL_GH_out">
          <HDLName>DIO_22_P_LVAL_GH_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_P_LVAL_GH_enable">
          <HDLName>DIO_22_P_LVAL_GH_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_N_PortH_5_in">
          <HDLName>DIO_22_N_PortH_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_N_PortH_5_out">
          <HDLName>DIO_22_N_PortH_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_22_N_PortH_5_enable">
          <HDLName>DIO_22_N_PortH_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_P_PortH_2_in">
          <HDLName>DIO_23_P_PortH_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_P_PortH_2_out">
          <HDLName>DIO_23_P_PortH_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_P_PortH_2_enable">
          <HDLName>DIO_23_P_PortH_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_N_PortH_1_in">
          <HDLName>DIO_23_N_PortH_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_N_PortH_1_out">
          <HDLName>DIO_23_N_PortH_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_23_N_PortH_1_enable">
          <HDLName>DIO_23_N_PortH_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_P_PortG_3_in">
          <HDLName>DIO_24_P_PortG_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_P_PortG_3_out">
          <HDLName>DIO_24_P_PortG_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_P_PortG_3_enable">
          <HDLName>DIO_24_P_PortG_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_N_PortG_4_in">
          <HDLName>DIO_24_N_PortG_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_N_PortG_4_out">
          <HDLName>DIO_24_N_PortG_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_24_N_PortG_4_enable">
          <HDLName>DIO_24_N_PortG_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_25_clk_A_in">
          <HDLName>DIO_25_clk_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_25_clk_A_out">
          <HDLName>DIO_25_clk_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_25_clk_A_enable">
          <HDLName>DIO_25_clk_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_26_strobe_A_in">
          <HDLName>DIO_26_strobe_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_26_strobe_A_out">
          <HDLName>DIO_26_strobe_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_26_strobe_A_enable">
          <HDLName>DIO_26_strobe_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_P_PortG_0_in">
          <HDLName>DIO_27_P_PortG_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_P_PortG_0_out">
          <HDLName>DIO_27_P_PortG_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_P_PortG_0_enable">
          <HDLName>DIO_27_P_PortG_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_N_PortG_6_in">
          <HDLName>DIO_27_N_PortG_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_N_PortG_6_out">
          <HDLName>DIO_27_N_PortG_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_27_N_PortG_6_enable">
          <HDLName>DIO_27_N_PortG_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_P_PortG_2_in">
          <HDLName>DIO_28_P_PortG_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_P_PortG_2_out">
          <HDLName>DIO_28_P_PortG_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_P_PortG_2_enable">
          <HDLName>DIO_28_P_PortG_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_N_PortG_1_in">
          <HDLName>DIO_28_N_PortG_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_N_PortG_1_out">
          <HDLName>DIO_28_N_PortG_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_28_N_PortG_1_enable">
          <HDLName>DIO_28_N_PortG_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_29_sin_A_in">
          <HDLName>DIO_29_sin_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_29_sin_A_out">
          <HDLName>DIO_29_sin_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_29_sin_A_enable">
          <HDLName>DIO_29_sin_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_30_sout_A_0_in">
          <HDLName>DIO_30_sout_A_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_30_sout_A_0_out">
          <HDLName>DIO_30_sout_A_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_30_sout_A_0_enable">
          <HDLName>DIO_30_sout_A_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_31_sout_A_2_in">
          <HDLName>DIO_31_sout_A_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_31_sout_A_2_out">
          <HDLName>DIO_31_sout_A_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_31_sout_A_2_enable">
          <HDLName>DIO_31_sout_A_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_P_LED_1_in">
          <HDLName>DIO_32_P_LED_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_P_LED_1_out">
          <HDLName>DIO_32_P_LED_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_P_LED_1_enable">
          <HDLName>DIO_32_P_LED_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_N_LED_2_in">
          <HDLName>DIO_32_N_LED_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_N_LED_2_out">
          <HDLName>DIO_32_N_LED_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_32_N_LED_2_enable">
          <HDLName>DIO_32_N_LED_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_34_shift_A_in">
          <HDLName>DIO_34_shift_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_34_shift_A_out">
          <HDLName>DIO_34_shift_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_34_shift_A_enable">
          <HDLName>DIO_34_shift_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_35_sout_A_4_in">
          <HDLName>DIO_35_sout_A_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_35_sout_A_4_out">
          <HDLName>DIO_35_sout_A_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_35_sout_A_4_enable">
          <HDLName>DIO_35_sout_A_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_P_PUSH_BUTTON_2_in">
          <HDLName>DIO_36_P_PUSH_BUTTON_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_P_PUSH_BUTTON_2_out">
          <HDLName>DIO_36_P_PUSH_BUTTON_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_P_PUSH_BUTTON_2_enable">
          <HDLName>DIO_36_P_PUSH_BUTTON_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_N_PUSH_BUTTON_1_in">
          <HDLName>DIO_36_N_PUSH_BUTTON_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_N_PUSH_BUTTON_1_out">
          <HDLName>DIO_36_N_PUSH_BUTTON_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_36_N_PUSH_BUTTON_1_enable">
          <HDLName>DIO_36_N_PUSH_BUTTON_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_38_write_ctr_A_in">
          <HDLName>DIO_38_write_ctr_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_38_write_ctr_A_out">
          <HDLName>DIO_38_write_ctr_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_38_write_ctr_A_enable">
          <HDLName>DIO_38_write_ctr_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_39_pclk_A_in">
          <HDLName>DIO_39_pclk_A_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_39_pclk_A_out">
          <HDLName>DIO_39_pclk_A_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_39_pclk_A_enable">
          <HDLName>DIO_39_pclk_A_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_P_PortF_4_in">
          <HDLName>DIO_40_P_PortF_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_P_PortF_4_out">
          <HDLName>DIO_40_P_PortF_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_P_PortF_4_enable">
          <HDLName>DIO_40_P_PortF_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_N_PortF_1_in">
          <HDLName>DIO_40_N_PortF_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_N_PortF_1_out">
          <HDLName>DIO_40_N_PortF_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_40_N_PortF_1_enable">
          <HDLName>DIO_40_N_PortF_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_P_PortE_5_in">
          <HDLName>DIO_41_P_PortE_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_P_PortE_5_out">
          <HDLName>DIO_41_P_PortE_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_P_PortE_5_enable">
          <HDLName>DIO_41_P_PortE_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_N_PortE_7_in">
          <HDLName>DIO_41_N_PortE_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_N_PortE_7_out">
          <HDLName>DIO_41_N_PortE_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_41_N_PortE_7_enable">
          <HDLName>DIO_41_N_PortE_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_P_PortE_1_in">
          <HDLName>DIO_42_P_PortE_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_P_PortE_1_out">
          <HDLName>DIO_42_P_PortE_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_P_PortE_1_enable">
          <HDLName>DIO_42_P_PortE_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_N_PortE_0_in">
          <HDLName>DIO_42_N_PortE_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_N_PortE_0_out">
          <HDLName>DIO_42_N_PortE_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_42_N_PortE_0_enable">
          <HDLName>DIO_42_N_PortE_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_P_PortF_5_in">
          <HDLName>DIO_43_P_PortF_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_P_PortF_5_out">
          <HDLName>DIO_43_P_PortF_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_P_PortF_5_enable">
          <HDLName>DIO_43_P_PortF_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_N_LVAL_DEF_in">
          <HDLName>DIO_43_N_LVAL_DEF_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_N_LVAL_DEF_out">
          <HDLName>DIO_43_N_LVAL_DEF_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_43_N_LVAL_DEF_enable">
          <HDLName>DIO_43_N_LVAL_DEF_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_P_PortF_0_in">
          <HDLName>DIO_44_P_PortF_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_P_PortF_0_out">
          <HDLName>DIO_44_P_PortF_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_P_PortF_0_enable">
          <HDLName>DIO_44_P_PortF_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_N_PortF_7_in">
          <HDLName>DIO_44_N_PortF_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_N_PortF_7_out">
          <HDLName>DIO_44_N_PortF_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_44_N_PortF_7_enable">
          <HDLName>DIO_44_N_PortF_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_P_PortE_2_in">
          <HDLName>DIO_45_P_PortE_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_P_PortE_2_out">
          <HDLName>DIO_45_P_PortE_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_P_PortE_2_enable">
          <HDLName>DIO_45_P_PortE_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_N_PortE_6_in">
          <HDLName>DIO_45_N_PortE_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_N_PortE_6_out">
          <HDLName>DIO_45_N_PortE_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_45_N_PortE_6_enable">
          <HDLName>DIO_45_N_PortE_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_P_PortD_7_in">
          <HDLName>DIO_46_P_PortD_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_P_PortD_7_out">
          <HDLName>DIO_46_P_PortD_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_P_PortD_7_enable">
          <HDLName>DIO_46_P_PortD_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_N_PortD_5_in">
          <HDLName>DIO_46_N_PortD_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_N_PortD_5_out">
          <HDLName>DIO_46_N_PortD_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_46_N_PortD_5_enable">
          <HDLName>DIO_46_N_PortD_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_P_PortF_3_in">
          <HDLName>DIO_47_P_PortF_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_P_PortF_3_out">
          <HDLName>DIO_47_P_PortF_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_P_PortF_3_enable">
          <HDLName>DIO_47_P_PortF_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_N_PortF_6_in">
          <HDLName>DIO_47_N_PortF_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_N_PortF_6_out">
          <HDLName>DIO_47_N_PortF_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_47_N_PortF_6_enable">
          <HDLName>DIO_47_N_PortF_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_P_PortE_4_in">
          <HDLName>DIO_48_P_PortE_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_P_PortE_4_out">
          <HDLName>DIO_48_P_PortE_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_P_PortE_4_enable">
          <HDLName>DIO_48_P_PortE_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_N_PortE_3_in">
          <HDLName>DIO_48_N_PortE_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_N_PortE_3_out">
          <HDLName>DIO_48_N_PortE_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_48_N_PortE_3_enable">
          <HDLName>DIO_48_N_PortE_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_P_PortD_2_in">
          <HDLName>DIO_49_P_PortD_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_P_PortD_2_out">
          <HDLName>DIO_49_P_PortD_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_P_PortD_2_enable">
          <HDLName>DIO_49_P_PortD_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_N_PortD_3_in">
          <HDLName>DIO_49_N_PortD_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_N_PortD_3_out">
          <HDLName>DIO_49_N_PortD_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_49_N_PortD_3_enable">
          <HDLName>DIO_49_N_PortD_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_P_PortD_6_in">
          <HDLName>DIO_50_P_PortD_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_P_PortD_6_out">
          <HDLName>DIO_50_P_PortD_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_P_PortD_6_enable">
          <HDLName>DIO_50_P_PortD_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_N_PortF_2_in">
          <HDLName>DIO_50_N_PortF_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_N_PortF_2_out">
          <HDLName>DIO_50_N_PortF_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_50_N_PortF_2_enable">
          <HDLName>DIO_50_N_PortF_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_P_PortD_1_in">
          <HDLName>DIO_51_P_PortD_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_P_PortD_1_out">
          <HDLName>DIO_51_P_PortD_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_P_PortD_1_enable">
          <HDLName>DIO_51_P_PortD_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_N_PortD_0_in">
          <HDLName>DIO_51_N_PortD_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_N_PortD_0_out">
          <HDLName>DIO_51_N_PortD_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_51_N_PortD_0_enable">
          <HDLName>DIO_51_N_PortD_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_52_N_PortD_4_in">
          <HDLName>DIO_52_N_PortD_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_52_N_PortD_4_out">
          <HDLName>DIO_52_N_PortD_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_52_N_PortD_4_enable">
          <HDLName>DIO_52_N_PortD_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_53_sout_A_6_in">
          <HDLName>DIO_53_sout_A_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_53_sout_A_6_out">
          <HDLName>DIO_53_sout_A_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_53_sout_A_6_enable">
          <HDLName>DIO_53_sout_A_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_54_sin_B_in">
          <HDLName>DIO_54_sin_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_54_sin_B_out">
          <HDLName>DIO_54_sin_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_54_sin_B_enable">
          <HDLName>DIO_54_sin_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_55_sout_B_0_in">
          <HDLName>DIO_55_sout_B_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_55_sout_B_0_out">
          <HDLName>DIO_55_sout_B_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_55_sout_B_0_enable">
          <HDLName>DIO_55_sout_B_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_56_clk_B_in">
          <HDLName>DIO_56_clk_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_56_clk_B_out">
          <HDLName>DIO_56_clk_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_56_clk_B_enable">
          <HDLName>DIO_56_clk_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_57_strobe_B_in">
          <HDLName>DIO_57_strobe_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_57_strobe_B_out">
          <HDLName>DIO_57_strobe_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_57_strobe_B_enable">
          <HDLName>DIO_57_strobe_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_58_shift_B_in">
          <HDLName>DIO_58_shift_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_58_shift_B_out">
          <HDLName>DIO_58_shift_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_58_shift_B_enable">
          <HDLName>DIO_58_shift_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_59_sout_A_1_in">
          <HDLName>DIO_59_sout_A_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_59_sout_A_1_out">
          <HDLName>DIO_59_sout_A_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_59_sout_A_1_enable">
          <HDLName>DIO_59_sout_A_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_60_sout_A_5_in">
          <HDLName>DIO_60_sout_A_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_60_sout_A_5_out">
          <HDLName>DIO_60_sout_A_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_60_sout_A_5_enable">
          <HDLName>DIO_60_sout_A_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_61_pclk_B_in">
          <HDLName>DIO_61_pclk_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_61_pclk_B_out">
          <HDLName>DIO_61_pclk_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_61_pclk_B_enable">
          <HDLName>DIO_61_pclk_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_62_sout_A_3_in">
          <HDLName>DIO_62_sout_A_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_62_sout_A_3_out">
          <HDLName>DIO_62_sout_A_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_62_sout_A_3_enable">
          <HDLName>DIO_62_sout_A_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_63_sout_A_7_in">
          <HDLName>DIO_63_sout_A_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_63_sout_A_7_out">
          <HDLName>DIO_63_sout_A_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_63_sout_A_7_enable">
          <HDLName>DIO_63_sout_A_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_64_N_FVAL_ABC_in">
          <HDLName>DIO_64_N_FVAL_ABC_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_64_N_FVAL_ABC_out">
          <HDLName>DIO_64_N_FVAL_ABC_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_64_N_FVAL_ABC_enable">
          <HDLName>DIO_64_N_FVAL_ABC_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_P_PortC_2_in">
          <HDLName>DIO_65_P_PortC_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_P_PortC_2_out">
          <HDLName>DIO_65_P_PortC_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_P_PortC_2_enable">
          <HDLName>DIO_65_P_PortC_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_N_PortC_7_in">
          <HDLName>DIO_65_N_PortC_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_N_PortC_7_out">
          <HDLName>DIO_65_N_PortC_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_65_N_PortC_7_enable">
          <HDLName>DIO_65_N_PortC_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_P_PortB_3_in">
          <HDLName>DIO_66_P_PortB_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_P_PortB_3_out">
          <HDLName>DIO_66_P_PortB_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_P_PortB_3_enable">
          <HDLName>DIO_66_P_PortB_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_N_PortB_6_in">
          <HDLName>DIO_66_N_PortB_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_N_PortB_6_out">
          <HDLName>DIO_66_N_PortB_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_66_N_PortB_6_enable">
          <HDLName>DIO_66_N_PortB_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_P_PortC_5_in">
          <HDLName>DIO_67_P_PortC_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_P_PortC_5_out">
          <HDLName>DIO_67_P_PortC_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_P_PortC_5_enable">
          <HDLName>DIO_67_P_PortC_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_N_LVAL_ABC_in">
          <HDLName>DIO_67_N_LVAL_ABC_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_N_LVAL_ABC_out">
          <HDLName>DIO_67_N_LVAL_ABC_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_67_N_LVAL_ABC_enable">
          <HDLName>DIO_67_N_LVAL_ABC_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_P_PortC_0_in">
          <HDLName>DIO_68_P_PortC_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_P_PortC_0_out">
          <HDLName>DIO_68_P_PortC_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_P_PortC_0_enable">
          <HDLName>DIO_68_P_PortC_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_N_PortC_6_in">
          <HDLName>DIO_68_N_PortC_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_N_PortC_6_out">
          <HDLName>DIO_68_N_PortC_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_68_N_PortC_6_enable">
          <HDLName>DIO_68_N_PortC_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_P_PortA_0_in">
          <HDLName>DIO_69_P_PortA_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_P_PortA_0_out">
          <HDLName>DIO_69_P_PortA_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_P_PortA_0_enable">
          <HDLName>DIO_69_P_PortA_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_N_PortA_6_in">
          <HDLName>DIO_69_N_PortA_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_N_PortA_6_out">
          <HDLName>DIO_69_N_PortA_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_69_N_PortA_6_enable">
          <HDLName>DIO_69_N_PortA_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_71_N_PortC_1_in">
          <HDLName>DIO_71_N_PortC_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_71_N_PortC_1_out">
          <HDLName>DIO_71_N_PortC_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_71_N_PortC_1_enable">
          <HDLName>DIO_71_N_PortC_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_P_PortB_7_in">
          <HDLName>DIO_72_P_PortB_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_P_PortB_7_out">
          <HDLName>DIO_72_P_PortB_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_P_PortB_7_enable">
          <HDLName>DIO_72_P_PortB_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_N_STROBE_ABC_in">
          <HDLName>DIO_72_N_STROBE_ABC_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_N_STROBE_ABC_out">
          <HDLName>DIO_72_N_STROBE_ABC_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_72_N_STROBE_ABC_enable">
          <HDLName>DIO_72_N_STROBE_ABC_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_P_PortC_3_in">
          <HDLName>DIO_73_P_PortC_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_P_PortC_3_out">
          <HDLName>DIO_73_P_PortC_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_P_PortC_3_enable">
          <HDLName>DIO_73_P_PortC_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_N_PortC_4_in">
          <HDLName>DIO_73_N_PortC_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_N_PortC_4_out">
          <HDLName>DIO_73_N_PortC_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_73_N_PortC_4_enable">
          <HDLName>DIO_73_N_PortC_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_P_PortB_4_in">
          <HDLName>DIO_74_P_PortB_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_P_PortB_4_out">
          <HDLName>DIO_74_P_PortB_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_P_PortB_4_enable">
          <HDLName>DIO_74_P_PortB_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_N_PortB_5_in">
          <HDLName>DIO_74_N_PortB_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_N_PortB_5_out">
          <HDLName>DIO_74_N_PortB_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_74_N_PortB_5_enable">
          <HDLName>DIO_74_N_PortB_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_P_PortA_2_in">
          <HDLName>DIO_75_P_PortA_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_P_PortA_2_out">
          <HDLName>DIO_75_P_PortA_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_P_PortA_2_enable">
          <HDLName>DIO_75_P_PortA_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_N_PortA_1_in">
          <HDLName>DIO_75_N_PortA_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_N_PortA_1_out">
          <HDLName>DIO_75_N_PortA_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_75_N_PortA_1_enable">
          <HDLName>DIO_75_N_PortA_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_76_sout_B_2_in">
          <HDLName>DIO_76_sout_B_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_76_sout_B_2_out">
          <HDLName>DIO_76_sout_B_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_76_sout_B_2_enable">
          <HDLName>DIO_76_sout_B_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_77_sout_B_4_in">
          <HDLName>DIO_77_sout_B_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_77_sout_B_4_out">
          <HDLName>DIO_77_sout_B_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_77_sout_B_4_enable">
          <HDLName>DIO_77_sout_B_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_P_PortA_3_in">
          <HDLName>DIO_78_P_PortA_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_P_PortA_3_out">
          <HDLName>DIO_78_P_PortA_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_P_PortA_3_enable">
          <HDLName>DIO_78_P_PortA_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_N_PortA_4_in">
          <HDLName>DIO_78_N_PortA_4_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_N_PortA_4_out">
          <HDLName>DIO_78_N_PortA_4_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_78_N_PortA_4_enable">
          <HDLName>DIO_78_N_PortA_4_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_79_sout_B_3_in">
          <HDLName>DIO_79_sout_B_3_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_79_sout_B_3_out">
          <HDLName>DIO_79_sout_B_3_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_79_sout_B_3_enable">
          <HDLName>DIO_79_sout_B_3_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_80_sout_B_6_in">
          <HDLName>DIO_80_sout_B_6_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_80_sout_B_6_out">
          <HDLName>DIO_80_sout_B_6_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_80_sout_B_6_enable">
          <HDLName>DIO_80_sout_B_6_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_P_PortB_2_in">
          <HDLName>DIO_81_P_PortB_2_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_P_PortB_2_out">
          <HDLName>DIO_81_P_PortB_2_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_P_PortB_2_enable">
          <HDLName>DIO_81_P_PortB_2_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_N_DVAL_ABC_in">
          <HDLName>DIO_81_N_DVAL_ABC_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_N_DVAL_ABC_out">
          <HDLName>DIO_81_N_DVAL_ABC_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_81_N_DVAL_ABC_enable">
          <HDLName>DIO_81_N_DVAL_ABC_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_82_write_ctr_B_in">
          <HDLName>DIO_82_write_ctr_B_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_82_write_ctr_B_out">
          <HDLName>DIO_82_write_ctr_B_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_82_write_ctr_B_enable">
          <HDLName>DIO_82_write_ctr_B_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_83_sout_B_5_in">
          <HDLName>DIO_83_sout_B_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_83_sout_B_5_out">
          <HDLName>DIO_83_sout_B_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_83_sout_B_5_enable">
          <HDLName>DIO_83_sout_B_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_P_PortB_1_in">
          <HDLName>DIO_84_P_PortB_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_P_PortB_1_out">
          <HDLName>DIO_84_P_PortB_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_P_PortB_1_enable">
          <HDLName>DIO_84_P_PortB_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_N_PortB_0_in">
          <HDLName>DIO_84_N_PortB_0_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_N_PortB_0_out">
          <HDLName>DIO_84_N_PortB_0_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_84_N_PortB_0_enable">
          <HDLName>DIO_84_N_PortB_0_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_85_sout_B_1_in">
          <HDLName>DIO_85_sout_B_1_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_85_sout_B_1_out">
          <HDLName>DIO_85_sout_B_1_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_85_sout_B_1_enable">
          <HDLName>DIO_85_sout_B_1_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_86_sout_B_7_in">
          <HDLName>DIO_86_sout_B_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_86_sout_B_7_out">
          <HDLName>DIO_86_sout_B_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_86_sout_B_7_enable">
          <HDLName>DIO_86_sout_B_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_P_PortA_7_in">
          <HDLName>DIO_87_P_PortA_7_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_P_PortA_7_out">
          <HDLName>DIO_87_P_PortA_7_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_P_PortA_7_enable">
          <HDLName>DIO_87_P_PortA_7_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_N_PortA_5_in">
          <HDLName>DIO_87_N_PortA_5_lv_in</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_N_PortA_5_out">
          <HDLName>DIO_87_N_PortA_5_lv_out</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="DIO_87_N_PortA_5_enable">
          <HDLName>DIO_87_N_PortA_5_lv_enable</HDLName>
          <HDLType>std_logic_vector(0 downto 0)</HDLType>
          <Direction>ToClip</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
      </SignalList>
    </Interface>
    <Interface Name="Socket">
      <InterfaceType>Socket</InterfaceType>
      <SignalList>
        <Signal Name="aDio">
          <HDLName>aDio</HDLName>
          <HDLType>std_logic_vector(87 downto 0)</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Array>
              <Boolean />
              <Size>88</Size>
            </Array>
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aDio_n">
          <HDLName>aDio_n</HDLName>
          <HDLType>std_logic_vector(87 downto 16)</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Array>
              <Boolean />
              <Size>72</Size>
            </Array>
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN0_RX">
          <HDLName>CAN0_RX</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN0_TX">
          <HDLName>CAN0_TX</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN0_RS">
          <HDLName>CAN0_RS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN1_RX">
          <HDLName>CAN1_RX</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN1_TX">
          <HDLName>CAN1_TX</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="CAN1_RS">
          <HDLName>CAN1_RS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="EnetClk125">
          <HDLName>EnetClk125</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="SerialClk">
          <HDLName>SerialClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_COL">
          <HDLName>GBE1_GMII_COL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_CRS">
          <HDLName>GBE1_GMII_CRS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_RX_CLK">
          <HDLName>GBE1_GMII_RX_CLK</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_RX_DV">
          <HDLName>GBE1_GMII_RX_DV</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_RX_ER">
          <HDLName>GBE1_GMII_RX_ER</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_RX_D">
          <HDLName>GBE1_GMII_RX_D</HDLName>
          <HDLType>std_logic_vector(7 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <U8 />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_TX_CLK">
          <HDLName>GBE1_GMII_TX_CLK</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_TX_EN">
          <HDLName>GBE1_GMII_TX_EN</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_TX_ER">
          <HDLName>GBE1_GMII_TX_ER</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_GMII_TX_D">
          <HDLName>GBE1_GMII_TX_D</HDLName>
          <HDLType>std_logic_vector(7 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <U8 />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_MDC">
          <HDLName>GBE1_MDC</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_MDIO_In">
          <HDLName>GBE1_MDIO_In</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_MDIO_Out">
          <HDLName>GBE1_MDIO_Out</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_MDIO_Enable">
          <HDLName>GBE1_MDIO_Enable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aEth1AtGigabit_n">
          <HDLName>aEth1AtGigabit_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aEth1At10Mb_n">
          <HDLName>aEth1At10Mb_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="GBE1_IRQ">
          <HDLName>GBE1_IRQ</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="sSerialRegPortIn">
          <HDLName>sSerialRegPortIn</HDLName>
          <HDLType>std_logic_vector(100 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Array>
              <Boolean />
              <Size>101</Size>
            </Array>
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="sSerialRegPortOut">
          <HDLName>sSerialRegPortOut</HDLName>
          <HDLType>std_logic_vector(64 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Array>
              <Boolean />
              <Size>65</Size>
            </Array>
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Dtr_n">
          <HDLName>aSerial1Dtr_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Rts_n">
          <HDLName>aSerial1Rts_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Cts_n">
          <HDLName>aSerial1Cts_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Dsr_n">
          <HDLName>aSerial1Dsr_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Ri_n">
          <HDLName>aSerial1Ri_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial1Dcd_n">
          <HDLName>aSerial1Dcd_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial2Irq">
          <HDLName>aSerial2Irq</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial3Irq">
          <HDLName>aSerial3Irq</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial4Irq">
          <HDLName>aSerial4Irq</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial5Irq">
          <HDLName>aSerial5Irq</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
        <Signal Name="aSerial6Irq">
          <HDLName>aSerial6Irq</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
        </Signal>
      </SignalList>
    </Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="aReset">
          <HDLName>aReset</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description />
          <DataType>
            <Boolean />
          </DataType>
        </Signal>
      </SignalList>
    </Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="UFXC_Controller_PreFinal_PullingDown_NotExportedCLK.vhd">
      <TopLevel />
      <MD5>1</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
      </SimulationFileList>
    </Path>
    <Path Name="UFXC_Controller_PreFinal_PullingDown_NotExportedCLK.xdc">
      <MD5>1</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
      </SimulationFileList>
    </Path>
  </ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
</CLIPDeclaration>