Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Aug 22 14:08:38 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 391         
TIMING-18  Warning           Missing input or output delay                         46          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.213    -2072.215                    474                 5226        0.047        0.000                      0                 5212        1.845        0.000                       0                  2496  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                   -9.213    -2072.215                    474                 5226        0.047        0.000                      0                 5212        3.020        0.000                       0                  2488  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          474  Failing Endpoints,  Worst Slack       -9.213ns,  Total Violation    -2072.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.213ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.121ns  (logic 11.161ns (65.188%)  route 5.960ns (34.812%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.730    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.053 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.053    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_6
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.490    12.402    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.109    12.840    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -22.053    
  -------------------------------------------------------------------
                         slack                                 -9.213    

Slack (VIOLATED) :        -9.205ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 11.153ns (65.172%)  route 5.960ns (34.828%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.730    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.045 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.045    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_4
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.490    12.402    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.109    12.840    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                 -9.205    

Slack (VIOLATED) :        -9.129ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 11.077ns (65.017%)  route 5.960ns (34.983%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.730    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.969 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.969    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.490    12.402    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.109    12.840    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -21.969    
  -------------------------------------------------------------------
                         slack                                 -9.129    

Slack (VIOLATED) :        -9.109ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.017ns  (logic 11.057ns (64.976%)  route 5.960ns (35.024%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.730    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.949 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.949    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_7
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.490    12.402    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y31         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.109    12.840    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                 -9.109    

Slack (VIOLATED) :        -9.097ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.004ns  (logic 11.044ns (64.949%)  route 5.960ns (35.051%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.936 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.936    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_6
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.936    
  -------------------------------------------------------------------
                         slack                                 -9.097    

Slack (VIOLATED) :        -9.089ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.996ns  (logic 11.036ns (64.932%)  route 5.960ns (35.068%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.928 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.928    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_4
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                 -9.089    

Slack (VIOLATED) :        -9.013ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 10.960ns (64.775%)  route 5.960ns (35.225%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.852 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.852    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_5
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.852    
  -------------------------------------------------------------------
                         slack                                 -9.013    

Slack (VIOLATED) :        -8.993ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 10.940ns (64.733%)  route 5.960ns (35.267%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.613    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.832 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.832    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_7
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y30         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 -8.993    

Slack (VIOLATED) :        -8.980ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 10.927ns (64.706%)  route 5.960ns (35.294%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.819 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.819    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_6
    SLICE_X34Y29         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y29         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.819    
  -------------------------------------------------------------------
                         slack                                 -8.980    

Slack (VIOLATED) :        -8.972ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.879ns  (logic 10.919ns (64.689%)  route 5.960ns (35.311%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.578     6.027    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X43Y13         LUT1 (Prop_lut1_I0_O)        0.180     6.207 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.061     7.268    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.775 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.775    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.587     8.696    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215    12.911 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.913    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.431 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.793    15.224    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.348 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.348    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.728 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.728    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.845 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    15.854    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.971 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.971    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.210 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=131, routed)         1.032    17.242    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.301    17.543 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20/O
                         net (fo=4, routed)           0.676    18.219    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_20_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.343 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10/O
                         net (fo=2, routed)           0.608    18.951    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_10_n_0
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124    19.075 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9/O
                         net (fo=2, routed)           0.605    19.680    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_9_n_0
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    19.804 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_comp/O
                         net (fo=1, routed)           0.000    19.804    system_i/Input_Processing/low_pass_0/inst/V_out_a[8]_i_5_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.317 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.317    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.434 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.434    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.551 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.551    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.668 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.668    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.785 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.785    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.902 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.902    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.019 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.028    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.145    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.262    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.379    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.496    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.811 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.811    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_4
    SLICE_X34Y29         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.489    12.401    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X34Y29         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.109    12.839    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 -8.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/Ramp_0/inst/ramp_voltage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Selector_0/inst/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.619%)  route 0.213ns (53.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.563     1.618    system_i/Ramp_0/inst/clk
    SLICE_X18Y44         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/Ramp_0/inst/ramp_voltage_reg[5]/Q
                         net (fo=8, routed)           0.213     1.972    system_i/Selector_0/inst/S_AXIS_tdata_2[5]
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.017 r  system_i/Selector_0/inst/out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.017    system_i/Selector_0/inst/p_1_in[5]
    SLICE_X23Y43         FDRE                                         r  system_i/Selector_0/inst/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.828     1.974    system_i/Selector_0/inst/clk
    SLICE_X23Y43         FDRE                                         r  system_i/Selector_0/inst/out_reg[5]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.092     1.971    system_i/Selector_0/inst/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_0/inst/voltage_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.950%)  route 0.201ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.553     1.608    system_i/PI_ctrl_0/inst/clk
    SLICE_X21Y31         FDSE                                         r  system_i/PI_ctrl_0/inst/out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDSE (Prop_fdse_C_Q)         0.128     1.736 r  system_i/PI_ctrl_0/inst/out1_reg[8]/Q
                         net (fo=1, routed)           0.201     1.937    system_i/Voltage_Holder_0/inst/S_AXIS_tdata[8]
    SLICE_X22Y37         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.824     1.970    system_i/Voltage_Holder_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[8]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.013     1.888    system_i/Voltage_Holder_0/inst/voltage_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.583     1.638    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.998    system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.893     2.039    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.090     1.948    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.948    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.584     1.639    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.780 r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218     1.998    system_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.893     2.039    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.090     1.948    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.948    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.584     1.639    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.780 r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.999    system_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.893     2.039    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.090     1.948    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.948    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_0/inst/voltage_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.183%)  route 0.207ns (61.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.553     1.608    system_i/PI_ctrl_0/inst/clk
    SLICE_X21Y31         FDSE                                         r  system_i/PI_ctrl_0/inst/out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDSE (Prop_fdse_C_Q)         0.128     1.736 r  system_i/PI_ctrl_0/inst/out1_reg[9]/Q
                         net (fo=1, routed)           0.207     1.943    system_i/Voltage_Holder_0/inst/S_AXIS_tdata[9]
    SLICE_X22Y37         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.824     1.970    system_i/Voltage_Holder_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[9]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.016     1.891    system_i/Voltage_Holder_0/inst/voltage_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_0/inst/voltage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.791%)  route 0.253ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.555     1.610    system_i/PI_ctrl_0/inst/clk
    SLICE_X19Y30         FDRE                                         r  system_i/PI_ctrl_0/inst/out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/PI_ctrl_0/inst/out1_reg[0]/Q
                         net (fo=1, routed)           0.253     2.004    system_i/Voltage_Holder_0/inst/S_AXIS_tdata[0]
    SLICE_X22Y35         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.823     1.969    system_i/Voltage_Holder_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[0]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.070     1.944    system_i/Voltage_Holder_0/inst/voltage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_0/inst/voltage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.038%)  route 0.261ns (64.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.553     1.608    system_i/PI_ctrl_0/inst/clk
    SLICE_X21Y31         FDSE                                         r  system_i/PI_ctrl_0/inst/out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDSE (Prop_fdse_C_Q)         0.141     1.749 r  system_i/PI_ctrl_0/inst/out1_reg[7]/Q
                         net (fo=1, routed)           0.261     2.011    system_i/Voltage_Holder_0/inst/S_AXIS_tdata[7]
    SLICE_X22Y38         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.826     1.972    system_i/Voltage_Holder_0/inst/clk
    SLICE_X22Y38         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[7]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.072     1.949    system_i/Voltage_Holder_0/inst/voltage_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.177%)  route 0.225ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.565     1.620    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y50          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.784 r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.225     2.009    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X7Y48          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.835     1.981    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.090     1.891    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.055     1.946    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_0/inst/voltage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.926%)  route 0.263ns (65.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.553     1.608    system_i/PI_ctrl_0/inst/clk
    SLICE_X21Y31         FDSE                                         r  system_i/PI_ctrl_0/inst/out1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDSE (Prop_fdse_C_Q)         0.141     1.749 r  system_i/PI_ctrl_0/inst/out1_reg[10]/Q
                         net (fo=1, routed)           0.263     2.012    system_i/Voltage_Holder_0/inst/S_AXIS_tdata[10]
    SLICE_X22Y38         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.826     1.972    system_i/Voltage_Holder_0/inst/clk
    SLICE_X22Y38         FDRE                                         r  system_i/Voltage_Holder_0/inst/voltage_reg[10]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.070     1.947    system_i/Voltage_Holder_0/inst/voltage_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/GPIOs/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.812ns  (logic 0.124ns (6.842%)  route 1.688ns (93.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.688     1.688    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.124     1.812 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.812    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y16          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.540     4.452    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y16          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.556%)  route 0.641ns (93.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.641     0.641    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.686 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.686    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y16          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.844     1.990    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y16          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.378ns (49.156%)  route 4.529ns (50.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.656     4.817    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=1, routed)           4.529     9.802    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         3.922    13.724 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.724    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 4.407ns (52.564%)  route 3.977ns (47.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.657     4.818    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y30         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDSE (Prop_fdse_C_Q)         0.456     5.274 r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/Q
                         net (fo=1, routed)           3.977     9.251    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.951    13.202 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.202    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.404ns (52.551%)  route 3.977ns (47.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.656     4.817    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/Q
                         net (fo=1, routed)           3.977     9.250    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.948    13.198 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.198    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 4.588ns (58.613%)  route 3.240ns (41.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.656     4.817    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.419     5.236 r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/Q
                         net (fo=1, routed)           3.240     8.476    led_o_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.169    12.645 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.645    led_o[7]
    J14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.547ns (58.147%)  route 3.272ns (41.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.656     4.817    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.419     5.236 r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/Q
                         net (fo=1, routed)           3.272     8.509    led_o_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         4.128    12.636 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.636    led_o[3]
    H15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.538ns (58.401%)  route 3.232ns (41.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.657     4.818    system_i/LED_Contoller_0/inst/clk
    SLICE_X25Y30         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDSE (Prop_fdse_C_Q)         0.419     5.237 r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/Q
                         net (fo=1, routed)           3.232     8.470    led_o_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.119    12.589 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.589    led_o[2]
    G15                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.893ns  (logic 1.632ns (27.692%)  route 4.261ns (72.308%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          1.006     5.893    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X20Y42         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.498     4.410    system_i/Ramp_0/inst/clk
    SLICE_X20Y42         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[6]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.632ns (27.753%)  route 4.248ns (72.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.993     5.880    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X20Y43         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.499     4.411    system_i/Ramp_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[9]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.632ns (28.365%)  route 4.121ns (71.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.866     5.753    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X20Y41         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.498     4.410    system_i/Ramp_0/inst/clk
    SLICE_X20Y41         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[0]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.632ns (28.365%)  route 4.121ns (71.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.866     5.753    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X20Y41         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.498     4.410    system_i/Ramp_0/inst/clk
    SLICE_X20Y41         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.632ns (28.451%)  route 4.104ns (71.549%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.849     5.735    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X17Y45         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.500     4.412    system_i/Ramp_0/inst/clk
    SLICE_X17Y45         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[13]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.632ns (28.491%)  route 4.096ns (71.509%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.841     5.727    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X18Y44         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.500     4.412    system_i/Ramp_0/inst/clk
    SLICE_X18Y44         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.632ns (28.491%)  route 4.096ns (71.509%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.841     5.727    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X18Y44         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.500     4.412    system_i/Ramp_0/inst/clk
    SLICE_X18Y44         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[7]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.632ns (28.965%)  route 4.002ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.747     5.634    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X16Y40         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.498     4.410    system_i/Ramp_0/inst/clk
    SLICE_X16Y40         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[3]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.622ns  (logic 1.632ns (29.024%)  route 3.990ns (70.976%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.735     5.622    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X14Y43         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.501     4.413    system_i/Ramp_0/inst/clk
    SLICE_X14Y43         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.622ns  (logic 1.632ns (29.024%)  route 3.990ns (70.976%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=2, routed)           3.255     4.734    system_i/Ramp_0/inst/turn_on
    SLICE_X15Y42         LUT3 (Prop_lut3_I1_O)        0.153     4.887 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_2/O
                         net (fo=28, routed)          0.735     5.622    system_i/Ramp_0/inst/ramp_voltage[13]_i_2_n_0
    SLICE_X14Y43         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        1.501     4.413    system_i/Ramp_0/inst/clk
    SLICE_X14Y43         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[11]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[17]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[21]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[26]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[2]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.270ns (21.160%)  route 1.007ns (78.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.151     1.277    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X32Y53         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[8]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.270ns (20.541%)  route 1.046ns (79.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.190     1.316    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[13]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/voltage_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.270ns (20.541%)  route 1.046ns (79.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           0.856     1.081    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.126 r  system_i/Voltage_Holder_1/inst/voltage_tvalid_i_1/O
                         net (fo=29, routed)          0.190     1.316    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X33Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=2497, routed)        0.830     1.976    system_i/Voltage_Holder_1/inst/clk
    SLICE_X33Y54         FDRE                                         r  system_i/Voltage_Holder_1/inst/voltage_reg[19]/C





