# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../src/design/full_adder_1bit.sv" \
"../../../../../src/simulation/sim_full_adder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
