<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1055" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1055{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1055{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1055{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1055{left:148px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t5_1055{left:122px;bottom:1061px;}
#t6_1055{left:148px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t7_1055{left:148px;bottom:1039px;}
#t8_1055{left:174px;bottom:1039px;letter-spacing:-0.19px;}
#t9_1055{left:326px;bottom:1039px;}
#ta_1055{left:342px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tb_1055{left:174px;bottom:1022px;letter-spacing:-0.13px;}
#tc_1055{left:148px;bottom:998px;}
#td_1055{left:174px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#te_1055{left:122px;bottom:971px;}
#tf_1055{left:148px;bottom:973px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tg_1055{left:148px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#th_1055{left:148px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#ti_1055{left:96px;bottom:915px;}
#tj_1055{left:122px;bottom:915px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tk_1055{left:254px;bottom:915px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tl_1055{left:122px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tm_1055{left:122px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tn_1055{left:122px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_1055{left:122px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tp_1055{left:122px;bottom:821px;}
#tq_1055{left:148px;bottom:823px;letter-spacing:-0.15px;}
#tr_1055{left:172px;bottom:823px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#ts_1055{left:148px;bottom:807px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tt_1055{left:283px;bottom:807px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#tu_1055{left:535px;bottom:807px;letter-spacing:-0.17px;word-spacing:-1.23px;}
#tv_1055{left:148px;bottom:790px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#tw_1055{left:448px;bottom:790px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tx_1055{left:148px;bottom:773px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#ty_1055{left:122px;bottom:746px;}
#tz_1055{left:148px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t10_1055{left:148px;bottom:732px;letter-spacing:-0.18px;word-spacing:0.04px;}
#t11_1055{left:96px;bottom:707px;}
#t12_1055{left:122px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t13_1055{left:70px;bottom:681px;}
#t14_1055{left:96px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_1055{left:96px;bottom:668px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t16_1055{left:605px;bottom:668px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t17_1055{left:96px;bottom:651px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t18_1055{left:96px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t19_1055{left:96px;bottom:617px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1a_1055{left:70px;bottom:591px;}
#t1b_1055{left:96px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1c_1055{left:96px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_1055{left:96px;bottom:553px;}
#t1e_1055{left:122px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1f_1055{left:122px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_1055{left:517px;bottom:543px;}
#t1h_1055{left:122px;bottom:510px;}
#t1i_1055{left:148px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1j_1055{left:122px;bottom:485px;}
#t1k_1055{left:148px;bottom:487px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1l_1055{left:148px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_1055{left:148px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1n_1055{left:122px;bottom:427px;}
#t1o_1055{left:148px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1p_1055{left:148px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1q_1055{left:96px;bottom:388px;}
#t1r_1055{left:122px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1s_1055{left:122px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1t_1055{left:70px;bottom:303px;letter-spacing:0.15px;}
#t1u_1055{left:151px;bottom:303px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t1v_1055{left:70px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1w_1055{left:70px;bottom:261px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1x_1055{left:70px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1y_1055{left:70px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1z_1055{left:70px;bottom:166px;letter-spacing:-0.14px;}
#t20_1055{left:92px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t21_1055{left:759px;bottom:173px;}
#t22_1055{left:773px;bottom:166px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t23_1055{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t24_1055{left:834px;bottom:149px;letter-spacing:-0.27px;}
#t25_1055{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_1055{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_1055{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1055{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1055{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1055{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1055{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1055{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1055{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1055{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1055" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1055Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1055" style="-webkit-user-select: none;"><object width="935" height="1210" data="1055/1055.svg" type="image/svg+xml" id="pdf1055" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1055" class="t s1_1055">Vol. 3C </span><span id="t2_1055" class="t s1_1055">28-27 </span>
<span id="t3_1055" class="t s2_1055">VM EXITS </span>
<span id="t4_1055" class="t s3_1055">In other cases, bit 12 is cleared to 0. </span>
<span id="t5_1055" class="t s4_1055">• </span><span id="t6_1055" class="t s3_1055">Bit 14 (BS) is set if RFLAGS.TF = 1 in either of the following cases: </span>
<span id="t7_1055" class="t s3_1055">— </span><span id="t8_1055" class="t s3_1055">IA32_DEBUGCTL.BTF </span><span id="t9_1055" class="t s3_1055">= </span><span id="ta_1055" class="t s3_1055">0 and the cause of a pending debug exception was the execution of a single </span>
<span id="tb_1055" class="t s3_1055">instruction. </span>
<span id="tc_1055" class="t s3_1055">— </span><span id="td_1055" class="t s3_1055">IA32_DEBUGCTL.BTF = 1 and the cause of a pending debug exception was a taken branch. </span>
<span id="te_1055" class="t s4_1055">• </span><span id="tf_1055" class="t s3_1055">Bit 16 (RTM) is set if a debug exception (#DB) or a breakpoint exception (#BP) occurred inside an RTM </span>
<span id="tg_1055" class="t s3_1055">region while advanced debugging of RTM transactional regions had been enabled. (This does not apply </span>
<span id="th_1055" class="t s3_1055">to VM exits with basic exit reason “monitor trap flag.”) </span>
<span id="ti_1055" class="t s3_1055">— </span><span id="tj_1055" class="t s3_1055">Suppose that a VM </span><span id="tk_1055" class="t s3_1055">exit is due to another reason (but not a debug exception) and occurs while there is MOV- </span>
<span id="tl_1055" class="t s3_1055">SS blocking of debug exceptions. In this case, the value saved sets bits corresponding to the causes of any </span>
<span id="tm_1055" class="t s3_1055">debug exceptions that were pending at the time of the VM exit. If the VM exit occurs immediately after </span>
<span id="tn_1055" class="t s3_1055">VM entry (no instructions were executed in VMX non-root operation), the value saved may match that </span>
<span id="to_1055" class="t s3_1055">which was loaded on VM entry (see Section 27.7.3). Otherwise, the following items apply: </span>
<span id="tp_1055" class="t s4_1055">• </span><span id="tq_1055" class="t s3_1055">Bit </span><span id="tr_1055" class="t s3_1055">12 (enabled breakpoint) is set to 1 if there was at least one matched data or I/O breakpoint that was </span>
<span id="ts_1055" class="t s3_1055">enabled in DR7. Bit </span><span id="tt_1055" class="t s3_1055">12 is also set if it had been set on VM </span><span id="tu_1055" class="t s3_1055">entry, causing there to be valid pending debug </span>
<span id="tv_1055" class="t s3_1055">exceptions (see Section 27.7.3) and the VM </span><span id="tw_1055" class="t s3_1055">exit occurred before those exceptions were either delivered </span>
<span id="tx_1055" class="t s3_1055">or lost. In other cases, bit 12 is cleared to 0. </span>
<span id="ty_1055" class="t s4_1055">• </span><span id="tz_1055" class="t s3_1055">The setting of bit 14 (BS) is implementation-specific. However, it is not set if RFLAGS.TF = 0 or </span>
<span id="t10_1055" class="t s3_1055">IA32_DEBUGCTL.BTF = 1. </span>
<span id="t11_1055" class="t s3_1055">— </span><span id="t12_1055" class="t s3_1055">The reserved bits in the field are cleared. </span>
<span id="t13_1055" class="t s5_1055">• </span><span id="t14_1055" class="t s3_1055">If the “save VMX-preemption timer value” VM-exit control is 1, the value of timer is saved into the VMX- </span>
<span id="t15_1055" class="t s3_1055">preemption timer-value field. This is the value loaded from this field on VM </span><span id="t16_1055" class="t s3_1055">entry as subsequently decremented </span>
<span id="t17_1055" class="t s3_1055">(see Section 26.5.1). VM exits due to timer expiration save the value 0. Other VM exits may also save the value </span>
<span id="t18_1055" class="t s3_1055">0 if the timer expired during VM exit. (If the “save VMX-preemption timer value” VM-exit control is 0, VM exit </span>
<span id="t19_1055" class="t s3_1055">does not modify the value of the VMX-preemption timer-value field.) </span>
<span id="t1a_1055" class="t s5_1055">• </span><span id="t1b_1055" class="t s3_1055">If the logical processor supports the 1-setting of the “enable EPT” VM-execution control, values are saved into </span>
<span id="t1c_1055" class="t s3_1055">the four (4) PDPTE fields as follows: </span>
<span id="t1d_1055" class="t s3_1055">— </span><span id="t1e_1055" class="t s3_1055">If the “enable EPT” VM-execution control is 1 and the logical processor was using PAE paging at the time of </span>
<span id="t1f_1055" class="t s3_1055">the VM exit, the PDPTE values currently in use are saved: </span>
<span id="t1g_1055" class="t s6_1055">1 </span>
<span id="t1h_1055" class="t s4_1055">• </span><span id="t1i_1055" class="t s3_1055">The values saved into bits 11:9 of each of the fields is undefined. </span>
<span id="t1j_1055" class="t s4_1055">• </span><span id="t1k_1055" class="t s3_1055">If the value saved into one of the fields has bit 0 (present) clear, the value saved into bits 63:1 of that </span>
<span id="t1l_1055" class="t s3_1055">field is undefined. That value need not correspond to the value that was loaded by VM entry or to any </span>
<span id="t1m_1055" class="t s3_1055">value that might have been loaded in VMX non-root operation. </span>
<span id="t1n_1055" class="t s4_1055">• </span><span id="t1o_1055" class="t s3_1055">If the value saved into one of the fields has bit 0 (present) set, the value saved into bits 63:12 of the </span>
<span id="t1p_1055" class="t s3_1055">field is a guest-physical address. </span>
<span id="t1q_1055" class="t s3_1055">— </span><span id="t1r_1055" class="t s3_1055">If the “enable EPT” VM-execution control is 0 or the logical processor was not using PAE paging at the time </span>
<span id="t1s_1055" class="t s3_1055">of the VM exit, the values saved are undefined. </span>
<span id="t1t_1055" class="t s7_1055">28.4 </span><span id="t1u_1055" class="t s7_1055">SAVING MSRS </span>
<span id="t1v_1055" class="t s3_1055">After processor state is saved to the guest-state area, values of MSRs may be stored into the VM-exit MSR-store </span>
<span id="t1w_1055" class="t s3_1055">area (see Section 25.7.2). Specifically each entry in that area (up to the number specified in the VM-exit MSR-store </span>
<span id="t1x_1055" class="t s3_1055">count) is processed in order by storing the value of the MSR indexed by bits 31:0 (as they would be read by </span>
<span id="t1y_1055" class="t s3_1055">RDMSR) into bits 127:64. Processing of an entry fails in either of the following cases: </span>
<span id="t1z_1055" class="t s8_1055">1. </span><span id="t20_1055" class="t s8_1055">A logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1 and IA32_EFER.LMA = 0. See Section 4.4 in the Intel </span>
<span id="t21_1055" class="t s6_1055">® </span>
<span id="t22_1055" class="t s8_1055">64 and IA-32 </span>
<span id="t23_1055" class="t s8_1055">Architectures Software Developer’s Manual, Volume 3A. “Enable EPT” is a secondary processor-based VM-execution control. If bit </span><span id="t24_1055" class="t s8_1055">31 </span>
<span id="t25_1055" class="t s8_1055">of the primary processor-based VM-execution controls is 0, VM exit functions as if the “enable EPT” VM-execution control were 0. </span>
<span id="t26_1055" class="t s8_1055">See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
