{
    "design": {
        "design_info": {
            "boundary_crc": "0xD1B4899052B9B7B0",
            "device": "xc7a100tcsg324-1",
            "gen_directory": "../../../../m1_nexys_a7_uart.gen/sources_1/bd/m1_uart",
            "name": "m1_uart",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2.2",
            "validated": "true"
        },
        "design_tree": {
            "CORTEXM1_AXI_0": "",
            "axi_uartlite_0": "",
            "proc_sys_reset_0": "",
            "clk_wiz_0": "",
            "xlconstant_nmi": "",
            "xlconstant_cfgitcmen": "",
            "CORTEXM1_AXI_0_axi_periph": {
                "xbar": "",
                "s00_couplers": {
                    "auto_pc": ""
                },
                "m00_couplers": {},
                "m01_couplers": {
                    "auto_pc": ""
                }
            },
            "axi_bram_ctrl_0": "",
            "axi_bram_ctrl_0_bram": ""
        },
        "interface_ports": {
            "usb_uart": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0"
            }
        },
        "ports": {
            "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "POLARITY": {
                        "value": "ACTIVE_LOW"
                    }
                }
            },
            "sys_clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "m1_uart_sys_clock",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "100000000"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000"
                    }
                }
            },
            "LOCKUP": {
                "direction": "O"
            }
        },
        "components": {
            "CORTEXM1_AXI_0": {
                "vlnv": "arm.com:CortexM:CORTEXM1_AXI:1.1",
                "xci_name": "m1_uart_CORTEXM1_AXI_0_0",
                "xci_path": "ip/m1_uart_CORTEXM1_AXI_0_0/m1_uart_CORTEXM1_AXI_0_0.xci",
                "inst_hier_path": "CORTEXM1_AXI_0",
                "parameters": {
                    "DEBUG_SEL": {
                        "value": "3"
                    },
                    "DTCM_SIZE": {
                        "value": "\"0111\""
                    },
                    "ITCM_SIZE": {
                        "value": "\"0100\""
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "CM1_AXI3": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "CM1_AXI3",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "address_block": {
                                        "name": "CM1_AXI3:Peripheral",
                                        "display_name": "Peripherals",
                                        "base_address": "0x40000000",
                                        "range": "512M",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:SRAM",
                                        "display_name": "SRAM",
                                        "base_address": "0x60000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:External_Device",
                                        "display_name": "External Device",
                                        "base_address": "0xA0000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:XIP",
                                        "display_name": "QSPI XIP",
                                        "base_address": "0x00000000",
                                        "range": "1M",
                                        "width": "20",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                },
                "interface_ports": {
                    "CM1_AXI3": {
                        "mode": "Master",
                        "address_space_ref": "CM1_AXI3",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xDFFFFFFF",
                            "width": "32"
                        }
                    }
                }
            },
            "axi_uartlite_0": {
                "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
                "xci_name": "m1_uart_axi_uartlite_0_0",
                "xci_path": "ip/m1_uart_axi_uartlite_0_0/m1_uart_axi_uartlite_0_0.xci",
                "inst_hier_path": "axi_uartlite_0",
                "parameters": {
                    "C_BAUDRATE": {
                        "value": "230400"
                    },
                    "UARTLITE_BOARD_INTERFACE": {
                        "value": "usb_uart"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "proc_sys_reset_0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "m1_uart_proc_sys_reset_0_0",
                "xci_path": "ip/m1_uart_proc_sys_reset_0_0/m1_uart_proc_sys_reset_0_0.xci",
                "inst_hier_path": "proc_sys_reset_0",
                "parameters": {
                    "RESET_BOARD_INTERFACE": {
                        "value": "reset"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "m1_uart_clk_wiz_0_0",
                "xci_path": "ip/m1_uart_clk_wiz_0_0/m1_uart_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_wiz_0",
                "parameters": {
                    "CLK_IN1_BOARD_INTERFACE": {
                        "value": "sys_clock"
                    },
                    "RESET_BOARD_INTERFACE": {
                        "value": "reset"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    },
                    "USE_RESET": {
                        "value": "false"
                    }
                }
            },
            "xlconstant_nmi": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "m1_uart_xlconstant_0_0",
                "xci_path": "ip/m1_uart_xlconstant_0_0/m1_uart_xlconstant_0_0.xci",
                "inst_hier_path": "xlconstant_nmi",
                "parameters": {
                    "CONST_VAL": {
                        "value": "0"
                    }
                }
            },
            "xlconstant_cfgitcmen": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "m1_uart_xlconstant_0_1",
                "xci_path": "ip/m1_uart_xlconstant_0_1/m1_uart_xlconstant_0_1.xci",
                "inst_hier_path": "xlconstant_cfgitcmen",
                "parameters": {
                    "CONST_VAL": {
                        "value": "0"
                    },
                    "CONST_WIDTH": {
                        "value": "2"
                    }
                }
            },
            "CORTEXM1_AXI_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/m1_uart_CORTEXM1_AXI_0_axi_periph_0/m1_uart_CORTEXM1_AXI_0_axi_periph_0.xci",
                "inst_hier_path": "CORTEXM1_AXI_0_axi_periph",
                "xci_name": "m1_uart_CORTEXM1_AXI_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "2"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M01_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M01_ARESETN"
                            }
                        }
                    },
                    "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "m1_uart_xbar_0",
                        "xci_path": "ip/m1_uart_xbar_0/m1_uart_xbar_0.xci",
                        "inst_hier_path": "CORTEXM1_AXI_0_axi_periph/xbar",
                        "parameters": {
                            "NUM_MI": {
                                "value": "2"
                            },
                            "NUM_SI": {
                                "value": "1"
                            },
                            "STRATEGY": {
                                "value": "0"
                            }
                        },
                        "interface_ports": {
                            "S00_AXI": {
                                "mode": "Slave",
                                "bridges": [
                                    "M00_AXI",
                                    "M01_AXI"
                                ]
                            }
                        }
                    },
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "m1_uart_auto_pc_1",
                                "xci_path": "ip/m1_uart_auto_pc_1/m1_uart_auto_pc_1.xci",
                                "inst_hier_path": "CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI4"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI3"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    },
                    "m00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m00_couplers_to_m00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m01_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "m1_uart_auto_pc_0",
                                "xci_path": "ip/m1_uart_auto_pc_0/m1_uart_auto_pc_0.xci",
                                "inst_hier_path": "CORTEXM1_AXI_0_axi_periph/m01_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI4LITE"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI4"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_m01_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "m01_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "m01_couplers_to_CORTEXM1_AXI_0_axi_periph": {
                        "interface_ports": [
                            "M01_AXI",
                            "m01_couplers/M_AXI"
                        ]
                    },
                    "s00_couplers_to_xbar": {
                        "interface_ports": [
                            "s00_couplers/M_AXI",
                            "xbar/S00_AXI"
                        ]
                    },
                    "m00_couplers_to_CORTEXM1_AXI_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "m00_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m00_couplers": {
                        "interface_ports": [
                            "xbar/M00_AXI",
                            "m00_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m01_couplers": {
                        "interface_ports": [
                            "xbar/M01_AXI",
                            "m01_couplers/S_AXI"
                        ]
                    },
                    "CORTEXM1_AXI_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "CORTEXM1_AXI_0_axi_periph_ACLK_net": {
                        "ports": [
                            "ACLK",
                            "xbar/aclk",
                            "s00_couplers/M_ACLK",
                            "m00_couplers/S_ACLK",
                            "m01_couplers/S_ACLK"
                        ]
                    },
                    "CORTEXM1_AXI_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "ARESETN",
                            "xbar/aresetn",
                            "s00_couplers/M_ARESETN",
                            "m00_couplers/S_ARESETN",
                            "m01_couplers/S_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    },
                    "M00_ACLK_1": {
                        "ports": [
                            "M00_ACLK",
                            "m00_couplers/M_ACLK"
                        ]
                    },
                    "M00_ARESETN_1": {
                        "ports": [
                            "M00_ARESETN",
                            "m00_couplers/M_ARESETN"
                        ]
                    },
                    "M01_ACLK_1": {
                        "ports": [
                            "M01_ACLK",
                            "m01_couplers/M_ACLK"
                        ]
                    },
                    "M01_ARESETN_1": {
                        "ports": [
                            "M01_ARESETN",
                            "m01_couplers/M_ARESETN"
                        ]
                    }
                }
            },
            "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "m1_uart_axi_bram_ctrl_0_0",
                "xci_path": "ip/m1_uart_axi_bram_ctrl_0_0/m1_uart_axi_bram_ctrl_0_0.xci",
                "inst_hier_path": "axi_bram_ctrl_0",
                "parameters": {
                    "SINGLE_PORT_BRAM": {
                        "value": "1"
                    }
                }
            },
            "axi_bram_ctrl_0_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "m1_uart_axi_bram_ctrl_0_bram_0",
                "xci_path": "ip/m1_uart_axi_bram_ctrl_0_bram_0/m1_uart_axi_bram_ctrl_0_bram_0.xci",
                "inst_hier_path": "axi_bram_ctrl_0_bram",
                "parameters": {
                    "EN_SAFETY_CKT": {
                        "value": "false"
                    }
                }
            }
        },
        "interface_nets": {
            "CORTEXM1_AXI_0_CM1_AXI3": {
                "interface_ports": [
                    "CORTEXM1_AXI_0/CM1_AXI3",
                    "CORTEXM1_AXI_0_axi_periph/S00_AXI"
                ]
            },
            "CORTEXM1_AXI_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "axi_bram_ctrl_0/S_AXI",
                    "CORTEXM1_AXI_0_axi_periph/M00_AXI"
                ]
            },
            "CORTEXM1_AXI_0_axi_periph_M01_AXI": {
                "interface_ports": [
                    "axi_uartlite_0/S_AXI",
                    "CORTEXM1_AXI_0_axi_periph/M01_AXI"
                ]
            },
            "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                    "axi_bram_ctrl_0_bram/BRAM_PORTA",
                    "axi_bram_ctrl_0/BRAM_PORTA"
                ]
            },
            "axi_uartlite_0_UART": {
                "interface_ports": [
                    "usb_uart",
                    "axi_uartlite_0/UART"
                ]
            }
        },
        "nets": {
            "reset_1": {
                "ports": [
                    "reset",
                    "proc_sys_reset_0/ext_reset_in"
                ]
            },
            "sys_clock_1": {
                "ports": [
                    "sys_clock",
                    "clk_wiz_0/clk_in1"
                ]
            },
            "clk_wiz_0_locked": {
                "ports": [
                    "clk_wiz_0/locked",
                    "proc_sys_reset_0/dcm_locked"
                ]
            },
            "clk_wiz_0_clk_out1": {
                "ports": [
                    "clk_wiz_0/clk_out1",
                    "proc_sys_reset_0/slowest_sync_clk",
                    "CORTEXM1_AXI_0/HCLK",
                    "CORTEXM1_AXI_0_axi_periph/S00_ACLK",
                    "axi_uartlite_0/s_axi_aclk",
                    "CORTEXM1_AXI_0_axi_periph/ACLK",
                    "CORTEXM1_AXI_0_axi_periph/M00_ACLK",
                    "axi_bram_ctrl_0/s_axi_aclk",
                    "CORTEXM1_AXI_0_axi_periph/M01_ACLK"
                ]
            },
            "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                    "proc_sys_reset_0/peripheral_aresetn",
                    "axi_uartlite_0/s_axi_aresetn",
                    "CORTEXM1_AXI_0/SYSRESETn",
                    "CORTEXM1_AXI_0_axi_periph/S00_ARESETN",
                    "CORTEXM1_AXI_0_axi_periph/M00_ARESETN",
                    "axi_bram_ctrl_0/s_axi_aresetn",
                    "CORTEXM1_AXI_0_axi_periph/M01_ARESETN"
                ]
            },
            "axi_uartlite_0_interrupt": {
                "ports": [
                    "axi_uartlite_0/interrupt",
                    "CORTEXM1_AXI_0/IRQ"
                ]
            },
            "xlconstant_nmi_dout": {
                "ports": [
                    "xlconstant_nmi/dout",
                    "CORTEXM1_AXI_0/NMI"
                ]
            },
            "xlconstant_cfgitcmen_dout": {
                "ports": [
                    "xlconstant_cfgitcmen/dout",
                    "CORTEXM1_AXI_0/CFGITCMEN"
                ]
            },
            "CORTEXM1_AXI_0_LOCKUP": {
                "ports": [
                    "CORTEXM1_AXI_0/LOCKUP",
                    "LOCKUP"
                ]
            },
            "ARESETN_1": {
                "ports": [
                    "proc_sys_reset_0/interconnect_aresetn",
                    "CORTEXM1_AXI_0_axi_periph/ARESETN"
                ]
            }
        },
        "addressing": {
            "/CORTEXM1_AXI_0": {
                "address_spaces": {
                    "CM1_AXI3": {
                        "segments": {
                            "SEG_axi_bram_ctrl_0_Mem0": {
                                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                                "offset": "0x00000000",
                                "range": "128K"
                            },
                            "SEG_axi_uartlite_0_Reg": {
                                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                                "offset": "0x40600000",
                                "range": "64K"
                            }
                        }
                    }
                }
            }
        }
    }
}