module mux4(input logic[3:0] d0, d1, d2, d3, input logic [1:0] s, output logic y);



endmodule
