<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 02 22:35:30 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            1734 items scored, 1720 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.991ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_183__i15  (from osc_clk +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_183__i15  (to osc_clk +)

   Delay:                   9.831ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      9.831ns data_path \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i15 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.991ns

 Path Details: \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_183__i15 (from osc_clk)
Route         6   e 1.515                                  \uart_rx1/r_Clock_Count[15]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_14
Route         1   e 0.941                                  \uart_rx1/n1598
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_17
Route        10   e 1.604                                  \uart_rx1/n1295
LUT4        ---     0.493              B to Z              \uart_rx1/i1_rep_26
Route         8   e 1.540                                  \uart_rx1/n1888
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_2
Route        16   e 1.815                                  \uart_rx1/n912
                  --------
                    9.831  (24.6% logic, 75.4% route), 5 logic levels.


Error:  The following path violates requirements by 4.991ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_183__i15  (from osc_clk +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_183__i14  (to osc_clk +)

   Delay:                   9.831ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      9.831ns data_path \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i14 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.991ns

 Path Details: \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_183__i15 (from osc_clk)
Route         6   e 1.515                                  \uart_rx1/r_Clock_Count[15]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_14
Route         1   e 0.941                                  \uart_rx1/n1598
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_17
Route        10   e 1.604                                  \uart_rx1/n1295
LUT4        ---     0.493              B to Z              \uart_rx1/i1_rep_26
Route         8   e 1.540                                  \uart_rx1/n1888
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_2
Route        16   e 1.815                                  \uart_rx1/n912
                  --------
                    9.831  (24.6% logic, 75.4% route), 5 logic levels.


Error:  The following path violates requirements by 4.991ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_183__i15  (from osc_clk +)
   Destination:    FD1P3IX    CD             \uart_rx1/r_Clock_Count_183__i13  (to osc_clk +)

   Delay:                   9.831ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      9.831ns data_path \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i13 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.991ns

 Path Details: \uart_rx1/r_Clock_Count_183__i15 to \uart_rx1/r_Clock_Count_183__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_183__i15 (from osc_clk)
Route         6   e 1.515                                  \uart_rx1/r_Clock_Count[15]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_14
Route         1   e 0.941                                  \uart_rx1/n1598
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_17
Route        10   e 1.604                                  \uart_rx1/n1295
LUT4        ---     0.493              B to Z              \uart_rx1/i1_rep_26
Route         8   e 1.540                                  \uart_rx1/n1888
LUT4        ---     0.493              C to Z              \uart_rx1/i1_4_lut_adj_2
Route        16   e 1.815                                  \uart_rx1/n912
                  --------
                    9.831  (24.6% logic, 75.4% route), 5 logic levels.

Warning: 9.991 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     9.991 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/n912                          |      16|     544|     31.63%
                                        |        |        |
\uart_rx1/n1888                         |       8|     368|     21.40%
                                        |        |        |
\uart_rx1/osc_clk_enable_54             |      16|     304|     17.67%
                                        |        |        |
\uart_rx1/n1345                         |       1|     288|     16.74%
                                        |        |        |
\uart_tx1/n880                          |      16|     288|     16.74%
                                        |        |        |
\uart_rx1/n1295                         |      10|     272|     15.81%
                                        |        |        |
\uart_rx1/n1434                         |      10|     272|     15.81%
                                        |        |        |
\uart_rx1/n1371                         |       4|     204|     11.86%
                                        |        |        |
\uart_tx1/n1243                         |       6|     200|     11.63%
                                        |        |        |
\uart_tx1/n1425                         |       6|     200|     11.63%
                                        |        |        |
\uart_rx1/n1568                         |       1|     176|     10.23%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1720  Score: 4667399

Constraints cover  2210 paths, 232 nets, and 541 connections (86.1% coverage)


Peak memory: 62742528 bytes, TRCE: 557056 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
