// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cordic_circ_apfixed_18_3_0_s_HH_
#define _cordic_circ_apfixed_18_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct cordic_circ_apfixed_18_3_0_s : public sc_module {
    // Port declarations 6
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<17> > z_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    cordic_circ_apfixed_18_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(cordic_circ_apfixed_18_3_0_s);

    ~cordic_circ_apfixed_18_3_0_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<18> > add_ln101_6_fu_488_p2;
    sc_signal< sc_lv<18> > add_ln101_6_reg_1854;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_13_reg_1859;
    sc_signal< sc_lv<17> > select_ln101_11_fu_578_p3;
    sc_signal< sc_lv<17> > select_ln101_11_reg_1864;
    sc_signal< sc_lv<17> > select_ln101_12_fu_586_p3;
    sc_signal< sc_lv<17> > select_ln101_12_reg_1869;
    sc_signal< sc_lv<12> > tmp_14_reg_1875;
    sc_signal< sc_lv<12> > tmp_15_reg_1880;
    sc_signal< sc_lv<18> > add_ln101_14_fu_901_p2;
    sc_signal< sc_lv<18> > add_ln101_14_reg_1885;
    sc_signal< sc_lv<18> > select_ln101_20_fu_907_p3;
    sc_signal< sc_lv<18> > select_ln101_20_reg_1890;
    sc_signal< sc_lv<17> > select_ln101_21_fu_915_p3;
    sc_signal< sc_lv<17> > select_ln101_21_reg_1896;
    sc_signal< sc_lv<9> > tmp_26_reg_1902;
    sc_signal< sc_lv<10> > tmp_27_reg_1907;
    sc_signal< sc_lv<1> > tmp_28_reg_1912;
    sc_signal< sc_lv<1> > tmp_29_reg_1918;
    sc_signal< sc_lv<18> > add_ln101_22_fu_1307_p2;
    sc_signal< sc_lv<18> > add_ln101_22_reg_1923;
    sc_signal< sc_lv<18> > select_ln101_32_fu_1313_p3;
    sc_signal< sc_lv<18> > select_ln101_32_reg_1928;
    sc_signal< sc_lv<17> > select_ln101_33_fu_1321_p3;
    sc_signal< sc_lv<17> > select_ln101_33_reg_1934;
    sc_signal< sc_lv<5> > tmp_42_reg_1940;
    sc_signal< sc_lv<6> > tmp_43_reg_1945;
    sc_signal< sc_lv<1> > tmp_44_reg_1950;
    sc_signal< sc_lv<1> > tmp_45_reg_1956;
    sc_signal< sc_lv<18> > select_ln101_41_fu_1615_p3;
    sc_signal< sc_lv<18> > select_ln101_41_reg_1961;
    sc_signal< sc_lv<2> > tmp_54_reg_1967;
    sc_signal< sc_lv<1> > tmp_56_fu_1655_p3;
    sc_signal< sc_lv<1> > tmp_56_reg_1972;
    sc_signal< sc_lv<17> > select_ln101_44_fu_1675_p3;
    sc_signal< sc_lv<17> > select_ln101_44_reg_1981;
    sc_signal< sc_lv<1> > tmp_57_reg_1987;
    sc_signal< sc_lv<17> > z_V_read_cast_fu_180_p0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<17> > tmp_fu_184_p1;
    sc_signal< sc_lv<1> > tmp_fu_184_p3;
    sc_signal< sc_lv<18> > z_V_read_cast_fu_180_p1;
    sc_signal< sc_lv<18> > select_ln101_fu_192_p3;
    sc_signal< sc_lv<18> > add_ln101_fu_200_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_246_p3;
    sc_signal< sc_lv<18> > select_ln101_1_fu_254_p3;
    sc_signal< sc_lv<18> > add_ln101_1_fu_262_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_206_p3;
    sc_signal< sc_lv<16> > select_ln203_1_fu_222_p3;
    sc_signal< sc_lv<16> > select_ln203_3_fu_238_p3;
    sc_signal< sc_lv<16> > select_ln101_2_fu_274_p3;
    sc_signal< sc_lv<15> > select_ln203_fu_214_p3;
    sc_signal< sc_lv<15> > select_ln203_2_fu_230_p3;
    sc_signal< sc_lv<15> > select_ln101_3_fu_286_p3;
    sc_signal< sc_lv<13> > lshr_ln_fu_298_p4;
    sc_signal< sc_lv<14> > tmp_3_fu_312_p4;
    sc_signal< sc_lv<18> > add_ln101_2_fu_268_p2;
    sc_signal< sc_lv<16> > sext_ln101_1_fu_322_p1;
    sc_signal< sc_lv<16> > zext_ln1333_2_fu_294_p1;
    sc_signal< sc_lv<17> > sext_ln101_fu_282_p1;
    sc_signal< sc_lv<17> > zext_ln1333_fu_308_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_358_p3;
    sc_signal< sc_lv<18> > select_ln101_4_fu_366_p3;
    sc_signal< sc_lv<18> > add_ln101_3_fu_374_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_326_p3;
    sc_signal< sc_lv<17> > sub_ln203_fu_340_p2;
    sc_signal< sc_lv<17> > add_ln203_1_fu_352_p2;
    sc_signal< sc_lv<16> > add_ln203_fu_334_p2;
    sc_signal< sc_lv<16> > sub_ln203_1_fu_346_p2;
    sc_signal< sc_lv<16> > select_ln101_6_fu_394_p3;
    sc_signal< sc_lv<13> > tmp_6_fu_406_p4;
    sc_signal< sc_lv<17> > select_ln101_5_fu_386_p3;
    sc_signal< sc_lv<14> > tmp_7_fu_420_p4;
    sc_signal< sc_lv<18> > add_ln101_4_fu_380_p2;
    sc_signal< sc_lv<17> > sext_ln101_3_fu_430_p1;
    sc_signal< sc_lv<17> > zext_ln101_fu_402_p1;
    sc_signal< sc_lv<17> > zext_ln1333_1_fu_416_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_466_p3;
    sc_signal< sc_lv<18> > select_ln101_7_fu_474_p3;
    sc_signal< sc_lv<18> > add_ln101_5_fu_482_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_434_p3;
    sc_signal< sc_lv<17> > sub_ln203_2_fu_448_p2;
    sc_signal< sc_lv<17> > add_ln203_3_fu_460_p2;
    sc_signal< sc_lv<17> > add_ln203_2_fu_442_p2;
    sc_signal< sc_lv<17> > sub_ln203_3_fu_454_p2;
    sc_signal< sc_lv<17> > select_ln101_9_fu_502_p3;
    sc_signal< sc_lv<13> > tmp_10_fu_510_p4;
    sc_signal< sc_lv<17> > select_ln101_8_fu_494_p3;
    sc_signal< sc_lv<13> > tmp_11_fu_524_p4;
    sc_signal< sc_lv<17> > sext_ln101_4_fu_534_p1;
    sc_signal< sc_lv<17> > sext_ln1333_1_fu_520_p1;
    sc_signal< sc_lv<1> > tmp_12_fu_538_p3;
    sc_signal< sc_lv<17> > sub_ln203_4_fu_552_p2;
    sc_signal< sc_lv<17> > add_ln203_14_fu_564_p2;
    sc_signal< sc_lv<17> > add_ln203_4_fu_546_p2;
    sc_signal< sc_lv<17> > sub_ln203_15_fu_558_p2;
    sc_signal< sc_lv<18> > select_ln101_10_fu_614_p3;
    sc_signal< sc_lv<18> > add_ln101_7_fu_621_p2;
    sc_signal< sc_lv<18> > add_ln101_8_fu_626_p2;
    sc_signal< sc_lv<17> > sext_ln101_5_fu_638_p1;
    sc_signal< sc_lv<18> > sext_ln101_2_fu_632_p1;
    sc_signal< sc_lv<18> > sext_ln1371_fu_635_p1;
    sc_signal< sc_lv<1> > tmp_17_fu_671_p3;
    sc_signal< sc_lv<18> > select_ln101_13_fu_679_p3;
    sc_signal< sc_lv<18> > add_ln101_9_fu_687_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_641_p3;
    sc_signal< sc_lv<18> > sub_ln203_5_fu_654_p2;
    sc_signal< sc_lv<18> > add_ln203_18_fu_665_p2;
    sc_signal< sc_lv<17> > add_ln203_5_fu_649_p2;
    sc_signal< sc_lv<17> > sub_ln203_18_fu_660_p2;
    sc_signal< sc_lv<17> > select_ln101_15_fu_707_p3;
    sc_signal< sc_lv<11> > tmp_18_fu_715_p4;
    sc_signal< sc_lv<18> > select_ln101_14_fu_699_p3;
    sc_signal< sc_lv<12> > tmp_19_fu_729_p4;
    sc_signal< sc_lv<18> > add_ln101_10_fu_693_p2;
    sc_signal< sc_lv<17> > sext_ln101_6_fu_739_p1;
    sc_signal< sc_lv<18> > sext_ln1371_1_fu_725_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_775_p3;
    sc_signal< sc_lv<18> > select_ln101_16_fu_783_p3;
    sc_signal< sc_lv<18> > add_ln101_11_fu_791_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_743_p3;
    sc_signal< sc_lv<18> > sub_ln203_6_fu_757_p2;
    sc_signal< sc_lv<18> > add_ln203_19_fu_769_p2;
    sc_signal< sc_lv<17> > add_ln203_6_fu_751_p2;
    sc_signal< sc_lv<17> > sub_ln203_19_fu_763_p2;
    sc_signal< sc_lv<17> > select_ln101_18_fu_811_p3;
    sc_signal< sc_lv<10> > tmp_22_fu_819_p4;
    sc_signal< sc_lv<18> > select_ln101_17_fu_803_p3;
    sc_signal< sc_lv<11> > tmp_23_fu_833_p4;
    sc_signal< sc_lv<18> > add_ln101_12_fu_797_p2;
    sc_signal< sc_lv<17> > sext_ln101_7_fu_843_p1;
    sc_signal< sc_lv<18> > sext_ln1371_2_fu_829_p1;
    sc_signal< sc_lv<1> > tmp_25_fu_879_p3;
    sc_signal< sc_lv<18> > select_ln101_19_fu_887_p3;
    sc_signal< sc_lv<18> > add_ln101_13_fu_895_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_847_p3;
    sc_signal< sc_lv<18> > sub_ln203_7_fu_861_p2;
    sc_signal< sc_lv<18> > add_ln203_20_fu_873_p2;
    sc_signal< sc_lv<17> > add_ln203_7_fu_855_p2;
    sc_signal< sc_lv<17> > sub_ln203_20_fu_867_p2;
    sc_signal< sc_lv<17> > sext_ln101_8_fu_962_p1;
    sc_signal< sc_lv<18> > sext_ln1371_3_fu_959_p1;
    sc_signal< sc_lv<18> > select_ln101_22_fu_985_p3;
    sc_signal< sc_lv<18> > add_ln101_15_fu_992_p2;
    sc_signal< sc_lv<18> > sub_ln203_8_fu_970_p2;
    sc_signal< sc_lv<18> > add_ln203_21_fu_980_p2;
    sc_signal< sc_lv<17> > add_ln203_8_fu_965_p2;
    sc_signal< sc_lv<17> > sub_ln203_21_fu_975_p2;
    sc_signal< sc_lv<17> > select_ln101_24_fu_1010_p3;
    sc_signal< sc_lv<8> > tmp_30_fu_1017_p4;
    sc_signal< sc_lv<18> > select_ln101_23_fu_1003_p3;
    sc_signal< sc_lv<9> > tmp_31_fu_1031_p4;
    sc_signal< sc_lv<18> > add_ln101_16_fu_997_p2;
    sc_signal< sc_lv<17> > sext_ln101_9_fu_1041_p1;
    sc_signal< sc_lv<18> > sext_ln1371_4_fu_1027_p1;
    sc_signal< sc_lv<1> > tmp_33_fu_1077_p3;
    sc_signal< sc_lv<18> > select_ln101_25_fu_1085_p3;
    sc_signal< sc_lv<18> > add_ln101_17_fu_1093_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_1045_p3;
    sc_signal< sc_lv<18> > sub_ln203_9_fu_1059_p2;
    sc_signal< sc_lv<18> > add_ln203_22_fu_1071_p2;
    sc_signal< sc_lv<17> > add_ln203_9_fu_1053_p2;
    sc_signal< sc_lv<17> > sub_ln203_22_fu_1065_p2;
    sc_signal< sc_lv<17> > select_ln101_27_fu_1113_p3;
    sc_signal< sc_lv<7> > tmp_34_fu_1121_p4;
    sc_signal< sc_lv<18> > select_ln101_26_fu_1105_p3;
    sc_signal< sc_lv<8> > tmp_35_fu_1135_p4;
    sc_signal< sc_lv<18> > add_ln101_18_fu_1099_p2;
    sc_signal< sc_lv<17> > sext_ln101_10_fu_1145_p1;
    sc_signal< sc_lv<18> > sext_ln1371_5_fu_1131_p1;
    sc_signal< sc_lv<1> > tmp_37_fu_1181_p3;
    sc_signal< sc_lv<18> > select_ln101_28_fu_1189_p3;
    sc_signal< sc_lv<18> > add_ln101_19_fu_1197_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_1149_p3;
    sc_signal< sc_lv<18> > sub_ln203_10_fu_1163_p2;
    sc_signal< sc_lv<18> > add_ln203_23_fu_1175_p2;
    sc_signal< sc_lv<17> > add_ln203_10_fu_1157_p2;
    sc_signal< sc_lv<17> > sub_ln203_23_fu_1169_p2;
    sc_signal< sc_lv<17> > select_ln101_30_fu_1217_p3;
    sc_signal< sc_lv<6> > tmp_38_fu_1225_p4;
    sc_signal< sc_lv<18> > select_ln101_29_fu_1209_p3;
    sc_signal< sc_lv<7> > tmp_39_fu_1239_p4;
    sc_signal< sc_lv<18> > add_ln101_20_fu_1203_p2;
    sc_signal< sc_lv<17> > sext_ln101_11_fu_1249_p1;
    sc_signal< sc_lv<18> > sext_ln1371_6_fu_1235_p1;
    sc_signal< sc_lv<1> > tmp_41_fu_1285_p3;
    sc_signal< sc_lv<18> > select_ln101_31_fu_1293_p3;
    sc_signal< sc_lv<18> > add_ln101_21_fu_1301_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_1253_p3;
    sc_signal< sc_lv<18> > sub_ln203_11_fu_1267_p2;
    sc_signal< sc_lv<18> > add_ln203_24_fu_1279_p2;
    sc_signal< sc_lv<17> > add_ln203_11_fu_1261_p2;
    sc_signal< sc_lv<17> > sub_ln203_24_fu_1273_p2;
    sc_signal< sc_lv<17> > sext_ln101_12_fu_1368_p1;
    sc_signal< sc_lv<18> > sext_ln1371_7_fu_1365_p1;
    sc_signal< sc_lv<18> > select_ln101_34_fu_1391_p3;
    sc_signal< sc_lv<18> > add_ln101_23_fu_1398_p2;
    sc_signal< sc_lv<18> > sub_ln203_12_fu_1376_p2;
    sc_signal< sc_lv<18> > add_ln203_25_fu_1386_p2;
    sc_signal< sc_lv<17> > add_ln203_12_fu_1371_p2;
    sc_signal< sc_lv<17> > sub_ln203_25_fu_1381_p2;
    sc_signal< sc_lv<17> > select_ln101_36_fu_1416_p3;
    sc_signal< sc_lv<4> > tmp_46_fu_1423_p4;
    sc_signal< sc_lv<18> > select_ln101_35_fu_1409_p3;
    sc_signal< sc_lv<5> > tmp_47_fu_1437_p4;
    sc_signal< sc_lv<18> > add_ln101_24_fu_1403_p2;
    sc_signal< sc_lv<17> > sext_ln101_13_fu_1447_p1;
    sc_signal< sc_lv<18> > sext_ln1371_8_fu_1433_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_1483_p3;
    sc_signal< sc_lv<18> > select_ln101_37_fu_1491_p3;
    sc_signal< sc_lv<18> > add_ln101_25_fu_1499_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_1451_p3;
    sc_signal< sc_lv<18> > sub_ln203_13_fu_1465_p2;
    sc_signal< sc_lv<18> > add_ln203_26_fu_1477_p2;
    sc_signal< sc_lv<17> > add_ln203_13_fu_1459_p2;
    sc_signal< sc_lv<17> > sub_ln203_26_fu_1471_p2;
    sc_signal< sc_lv<17> > select_ln101_39_fu_1519_p3;
    sc_signal< sc_lv<3> > tmp_50_fu_1527_p4;
    sc_signal< sc_lv<18> > select_ln101_38_fu_1511_p3;
    sc_signal< sc_lv<4> > tmp_51_fu_1541_p4;
    sc_signal< sc_lv<18> > add_ln101_26_fu_1505_p2;
    sc_signal< sc_lv<17> > sext_ln101_14_fu_1551_p1;
    sc_signal< sc_lv<18> > sext_ln1333_fu_1537_p1;
    sc_signal< sc_lv<1> > tmp_53_fu_1587_p3;
    sc_signal< sc_lv<18> > select_ln101_40_fu_1595_p3;
    sc_signal< sc_lv<18> > add_ln101_27_fu_1603_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_1555_p3;
    sc_signal< sc_lv<18> > sub_ln203_14_fu_1569_p2;
    sc_signal< sc_lv<18> > add_ln203_28_fu_1581_p2;
    sc_signal< sc_lv<17> > add_ln203_27_fu_1563_p2;
    sc_signal< sc_lv<17> > sub_ln203_27_fu_1575_p2;
    sc_signal< sc_lv<17> > select_ln101_42_fu_1623_p3;
    sc_signal< sc_lv<3> > tmp_55_fu_1641_p4;
    sc_signal< sc_lv<18> > add_ln101_28_fu_1609_p2;
    sc_signal< sc_lv<17> > sext_ln101_15_fu_1651_p1;
    sc_signal< sc_lv<17> > add_ln203_15_fu_1663_p2;
    sc_signal< sc_lv<17> > sub_ln203_29_fu_1669_p2;
    sc_signal< sc_lv<18> > sext_ln1371_9_fu_1691_p1;
    sc_signal< sc_lv<18> > sub_ln203_28_fu_1694_p2;
    sc_signal< sc_lv<18> > add_ln203_29_fu_1699_p2;
    sc_signal< sc_lv<18> > select_ln101_43_fu_1704_p3;
    sc_signal< sc_lv<2> > tmp_58_fu_1718_p4;
    sc_signal< sc_lv<17> > sext_ln203_fu_1728_p1;
    sc_signal< sc_lv<18> > select_ln1371_fu_1711_p3;
    sc_signal< sc_lv<18> > sub_ln203_16_fu_1737_p2;
    sc_signal< sc_lv<18> > add_ln203_30_fu_1748_p2;
    sc_signal< sc_lv<17> > add_ln203_16_fu_1732_p2;
    sc_signal< sc_lv<17> > sub_ln203_30_fu_1743_p2;
    sc_signal< sc_lv<17> > select_ln101_46_fu_1761_p3;
    sc_signal< sc_lv<1> > tmp_59_fu_1768_p3;
    sc_signal< sc_lv<18> > select_ln101_45_fu_1754_p3;
    sc_signal< sc_lv<1> > tmp_60_fu_1784_p3;
    sc_signal< sc_lv<17> > select_ln1371_2_fu_1792_p3;
    sc_signal< sc_lv<18> > select_ln1371_1_fu_1776_p3;
    sc_signal< sc_lv<18> > sub_ln203_17_fu_1806_p2;
    sc_signal< sc_lv<18> > add_ln203_31_fu_1818_p2;
    sc_signal< sc_lv<17> > add_ln203_17_fu_1800_p2;
    sc_signal< sc_lv<17> > sub_ln203_31_fu_1812_p2;
    sc_signal< sc_lv<17> > select_ln101_48_fu_1831_p3;
    sc_signal< sc_lv<18> > sext_ln101_16_fu_1838_p1;
    sc_signal< sc_lv<18> > select_ln101_47_fu_1824_p3;
    sc_signal< sc_lv<17> > z_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<18> ap_const_lv18_6487;
    static const sc_lv<18> ap_const_lv18_39B79;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<15> ap_const_lv15_26DD;
    static const sc_lv<15> ap_const_lv15_7497;
    static const sc_lv<16> ap_const_lv16_8B69;
    static const sc_lv<16> ap_const_lv16_26DD;
    static const sc_lv<16> ap_const_lv16_D923;
    static const sc_lv<16> ap_const_lv16_7497;
    static const sc_lv<18> ap_const_lv18_76B0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<18> ap_const_lv18_3C4A8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<18> ap_const_lv18_3EB6;
    static const sc_lv<18> ap_const_lv18_3E0A5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<18> ap_const_lv18_1FD4;
    static const sc_lv<18> ap_const_lv18_3F016;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<18> ap_const_lv18_FFA;
    static const sc_lv<18> ap_const_lv18_3F803;
    static const sc_lv<18> ap_const_lv18_7FE;
    static const sc_lv<18> ap_const_lv18_3FC01;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<18> ap_const_lv18_3FE;
    static const sc_lv<18> ap_const_lv18_3FE01;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<18> ap_const_lv18_1FE;
    static const sc_lv<18> ap_const_lv18_3FF01;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<18> ap_const_lv18_FE;
    static const sc_lv<18> ap_const_lv18_3FF81;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<18> ap_const_lv18_7E;
    static const sc_lv<18> ap_const_lv18_3FFC1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<18> ap_const_lv18_3E;
    static const sc_lv<18> ap_const_lv18_3FFE1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<18> ap_const_lv18_1E;
    static const sc_lv<18> ap_const_lv18_3FFF1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<18> ap_const_lv18_E;
    static const sc_lv<18> ap_const_lv18_3FFF9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<18> ap_const_lv18_6;
    static const sc_lv<18> ap_const_lv18_3FFFD;
    static const sc_lv<18> ap_const_lv18_2;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln101_10_fu_693_p2();
    void thread_add_ln101_11_fu_791_p2();
    void thread_add_ln101_12_fu_797_p2();
    void thread_add_ln101_13_fu_895_p2();
    void thread_add_ln101_14_fu_901_p2();
    void thread_add_ln101_15_fu_992_p2();
    void thread_add_ln101_16_fu_997_p2();
    void thread_add_ln101_17_fu_1093_p2();
    void thread_add_ln101_18_fu_1099_p2();
    void thread_add_ln101_19_fu_1197_p2();
    void thread_add_ln101_1_fu_262_p2();
    void thread_add_ln101_20_fu_1203_p2();
    void thread_add_ln101_21_fu_1301_p2();
    void thread_add_ln101_22_fu_1307_p2();
    void thread_add_ln101_23_fu_1398_p2();
    void thread_add_ln101_24_fu_1403_p2();
    void thread_add_ln101_25_fu_1499_p2();
    void thread_add_ln101_26_fu_1505_p2();
    void thread_add_ln101_27_fu_1603_p2();
    void thread_add_ln101_28_fu_1609_p2();
    void thread_add_ln101_2_fu_268_p2();
    void thread_add_ln101_3_fu_374_p2();
    void thread_add_ln101_4_fu_380_p2();
    void thread_add_ln101_5_fu_482_p2();
    void thread_add_ln101_6_fu_488_p2();
    void thread_add_ln101_7_fu_621_p2();
    void thread_add_ln101_8_fu_626_p2();
    void thread_add_ln101_9_fu_687_p2();
    void thread_add_ln101_fu_200_p2();
    void thread_add_ln203_10_fu_1157_p2();
    void thread_add_ln203_11_fu_1261_p2();
    void thread_add_ln203_12_fu_1371_p2();
    void thread_add_ln203_13_fu_1459_p2();
    void thread_add_ln203_14_fu_564_p2();
    void thread_add_ln203_15_fu_1663_p2();
    void thread_add_ln203_16_fu_1732_p2();
    void thread_add_ln203_17_fu_1800_p2();
    void thread_add_ln203_18_fu_665_p2();
    void thread_add_ln203_19_fu_769_p2();
    void thread_add_ln203_1_fu_352_p2();
    void thread_add_ln203_20_fu_873_p2();
    void thread_add_ln203_21_fu_980_p2();
    void thread_add_ln203_22_fu_1071_p2();
    void thread_add_ln203_23_fu_1175_p2();
    void thread_add_ln203_24_fu_1279_p2();
    void thread_add_ln203_25_fu_1386_p2();
    void thread_add_ln203_26_fu_1477_p2();
    void thread_add_ln203_27_fu_1563_p2();
    void thread_add_ln203_28_fu_1581_p2();
    void thread_add_ln203_29_fu_1699_p2();
    void thread_add_ln203_2_fu_442_p2();
    void thread_add_ln203_30_fu_1748_p2();
    void thread_add_ln203_31_fu_1818_p2();
    void thread_add_ln203_3_fu_460_p2();
    void thread_add_ln203_4_fu_546_p2();
    void thread_add_ln203_5_fu_649_p2();
    void thread_add_ln203_6_fu_751_p2();
    void thread_add_ln203_7_fu_855_p2();
    void thread_add_ln203_8_fu_965_p2();
    void thread_add_ln203_9_fu_1053_p2();
    void thread_add_ln203_fu_334_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_lshr_ln_fu_298_p4();
    void thread_select_ln101_10_fu_614_p3();
    void thread_select_ln101_11_fu_578_p3();
    void thread_select_ln101_12_fu_586_p3();
    void thread_select_ln101_13_fu_679_p3();
    void thread_select_ln101_14_fu_699_p3();
    void thread_select_ln101_15_fu_707_p3();
    void thread_select_ln101_16_fu_783_p3();
    void thread_select_ln101_17_fu_803_p3();
    void thread_select_ln101_18_fu_811_p3();
    void thread_select_ln101_19_fu_887_p3();
    void thread_select_ln101_1_fu_254_p3();
    void thread_select_ln101_20_fu_907_p3();
    void thread_select_ln101_21_fu_915_p3();
    void thread_select_ln101_22_fu_985_p3();
    void thread_select_ln101_23_fu_1003_p3();
    void thread_select_ln101_24_fu_1010_p3();
    void thread_select_ln101_25_fu_1085_p3();
    void thread_select_ln101_26_fu_1105_p3();
    void thread_select_ln101_27_fu_1113_p3();
    void thread_select_ln101_28_fu_1189_p3();
    void thread_select_ln101_29_fu_1209_p3();
    void thread_select_ln101_2_fu_274_p3();
    void thread_select_ln101_30_fu_1217_p3();
    void thread_select_ln101_31_fu_1293_p3();
    void thread_select_ln101_32_fu_1313_p3();
    void thread_select_ln101_33_fu_1321_p3();
    void thread_select_ln101_34_fu_1391_p3();
    void thread_select_ln101_35_fu_1409_p3();
    void thread_select_ln101_36_fu_1416_p3();
    void thread_select_ln101_37_fu_1491_p3();
    void thread_select_ln101_38_fu_1511_p3();
    void thread_select_ln101_39_fu_1519_p3();
    void thread_select_ln101_3_fu_286_p3();
    void thread_select_ln101_40_fu_1595_p3();
    void thread_select_ln101_41_fu_1615_p3();
    void thread_select_ln101_42_fu_1623_p3();
    void thread_select_ln101_43_fu_1704_p3();
    void thread_select_ln101_44_fu_1675_p3();
    void thread_select_ln101_45_fu_1754_p3();
    void thread_select_ln101_46_fu_1761_p3();
    void thread_select_ln101_47_fu_1824_p3();
    void thread_select_ln101_48_fu_1831_p3();
    void thread_select_ln101_4_fu_366_p3();
    void thread_select_ln101_5_fu_386_p3();
    void thread_select_ln101_6_fu_394_p3();
    void thread_select_ln101_7_fu_474_p3();
    void thread_select_ln101_8_fu_494_p3();
    void thread_select_ln101_9_fu_502_p3();
    void thread_select_ln101_fu_192_p3();
    void thread_select_ln1371_1_fu_1776_p3();
    void thread_select_ln1371_2_fu_1792_p3();
    void thread_select_ln1371_fu_1711_p3();
    void thread_select_ln203_1_fu_222_p3();
    void thread_select_ln203_2_fu_230_p3();
    void thread_select_ln203_3_fu_238_p3();
    void thread_select_ln203_fu_214_p3();
    void thread_sext_ln101_10_fu_1145_p1();
    void thread_sext_ln101_11_fu_1249_p1();
    void thread_sext_ln101_12_fu_1368_p1();
    void thread_sext_ln101_13_fu_1447_p1();
    void thread_sext_ln101_14_fu_1551_p1();
    void thread_sext_ln101_15_fu_1651_p1();
    void thread_sext_ln101_16_fu_1838_p1();
    void thread_sext_ln101_1_fu_322_p1();
    void thread_sext_ln101_2_fu_632_p1();
    void thread_sext_ln101_3_fu_430_p1();
    void thread_sext_ln101_4_fu_534_p1();
    void thread_sext_ln101_5_fu_638_p1();
    void thread_sext_ln101_6_fu_739_p1();
    void thread_sext_ln101_7_fu_843_p1();
    void thread_sext_ln101_8_fu_962_p1();
    void thread_sext_ln101_9_fu_1041_p1();
    void thread_sext_ln101_fu_282_p1();
    void thread_sext_ln1333_1_fu_520_p1();
    void thread_sext_ln1333_fu_1537_p1();
    void thread_sext_ln1371_1_fu_725_p1();
    void thread_sext_ln1371_2_fu_829_p1();
    void thread_sext_ln1371_3_fu_959_p1();
    void thread_sext_ln1371_4_fu_1027_p1();
    void thread_sext_ln1371_5_fu_1131_p1();
    void thread_sext_ln1371_6_fu_1235_p1();
    void thread_sext_ln1371_7_fu_1365_p1();
    void thread_sext_ln1371_8_fu_1433_p1();
    void thread_sext_ln1371_9_fu_1691_p1();
    void thread_sext_ln1371_fu_635_p1();
    void thread_sext_ln203_fu_1728_p1();
    void thread_sub_ln203_10_fu_1163_p2();
    void thread_sub_ln203_11_fu_1267_p2();
    void thread_sub_ln203_12_fu_1376_p2();
    void thread_sub_ln203_13_fu_1465_p2();
    void thread_sub_ln203_14_fu_1569_p2();
    void thread_sub_ln203_15_fu_558_p2();
    void thread_sub_ln203_16_fu_1737_p2();
    void thread_sub_ln203_17_fu_1806_p2();
    void thread_sub_ln203_18_fu_660_p2();
    void thread_sub_ln203_19_fu_763_p2();
    void thread_sub_ln203_1_fu_346_p2();
    void thread_sub_ln203_20_fu_867_p2();
    void thread_sub_ln203_21_fu_975_p2();
    void thread_sub_ln203_22_fu_1065_p2();
    void thread_sub_ln203_23_fu_1169_p2();
    void thread_sub_ln203_24_fu_1273_p2();
    void thread_sub_ln203_25_fu_1381_p2();
    void thread_sub_ln203_26_fu_1471_p2();
    void thread_sub_ln203_27_fu_1575_p2();
    void thread_sub_ln203_28_fu_1694_p2();
    void thread_sub_ln203_29_fu_1669_p2();
    void thread_sub_ln203_2_fu_448_p2();
    void thread_sub_ln203_30_fu_1743_p2();
    void thread_sub_ln203_31_fu_1812_p2();
    void thread_sub_ln203_3_fu_454_p2();
    void thread_sub_ln203_4_fu_552_p2();
    void thread_sub_ln203_5_fu_654_p2();
    void thread_sub_ln203_6_fu_757_p2();
    void thread_sub_ln203_7_fu_861_p2();
    void thread_sub_ln203_8_fu_970_p2();
    void thread_sub_ln203_9_fu_1059_p2();
    void thread_sub_ln203_fu_340_p2();
    void thread_tmp_10_fu_510_p4();
    void thread_tmp_11_fu_524_p4();
    void thread_tmp_12_fu_538_p3();
    void thread_tmp_16_fu_641_p3();
    void thread_tmp_17_fu_671_p3();
    void thread_tmp_18_fu_715_p4();
    void thread_tmp_19_fu_729_p4();
    void thread_tmp_1_fu_206_p3();
    void thread_tmp_20_fu_743_p3();
    void thread_tmp_21_fu_775_p3();
    void thread_tmp_22_fu_819_p4();
    void thread_tmp_23_fu_833_p4();
    void thread_tmp_24_fu_847_p3();
    void thread_tmp_25_fu_879_p3();
    void thread_tmp_2_fu_246_p3();
    void thread_tmp_30_fu_1017_p4();
    void thread_tmp_31_fu_1031_p4();
    void thread_tmp_32_fu_1045_p3();
    void thread_tmp_33_fu_1077_p3();
    void thread_tmp_34_fu_1121_p4();
    void thread_tmp_35_fu_1135_p4();
    void thread_tmp_36_fu_1149_p3();
    void thread_tmp_37_fu_1181_p3();
    void thread_tmp_38_fu_1225_p4();
    void thread_tmp_39_fu_1239_p4();
    void thread_tmp_3_fu_312_p4();
    void thread_tmp_40_fu_1253_p3();
    void thread_tmp_41_fu_1285_p3();
    void thread_tmp_46_fu_1423_p4();
    void thread_tmp_47_fu_1437_p4();
    void thread_tmp_48_fu_1451_p3();
    void thread_tmp_49_fu_1483_p3();
    void thread_tmp_4_fu_326_p3();
    void thread_tmp_50_fu_1527_p4();
    void thread_tmp_51_fu_1541_p4();
    void thread_tmp_52_fu_1555_p3();
    void thread_tmp_53_fu_1587_p3();
    void thread_tmp_55_fu_1641_p4();
    void thread_tmp_56_fu_1655_p3();
    void thread_tmp_58_fu_1718_p4();
    void thread_tmp_59_fu_1768_p3();
    void thread_tmp_5_fu_358_p3();
    void thread_tmp_60_fu_1784_p3();
    void thread_tmp_6_fu_406_p4();
    void thread_tmp_7_fu_420_p4();
    void thread_tmp_8_fu_434_p3();
    void thread_tmp_9_fu_466_p3();
    void thread_tmp_fu_184_p1();
    void thread_tmp_fu_184_p3();
    void thread_z_V_read_cast_fu_180_p0();
    void thread_z_V_read_cast_fu_180_p1();
    void thread_zext_ln101_fu_402_p1();
    void thread_zext_ln1333_1_fu_416_p1();
    void thread_zext_ln1333_2_fu_294_p1();
    void thread_zext_ln1333_fu_308_p1();
};

}

using namespace ap_rtl;

#endif
