Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 13cb4fa1f1f8419788260481dadc6565 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LowPassFP3_behav xil_defaultlib.LowPassFP3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.floatpt
Compiling architecture arch of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture arch of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture arch of entity xil_defaultlib.lowpassfp3
Built simulation snapshot LowPassFP3_behav
