{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481554503733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481554503735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 15:55:03 2016 " "Processing started: Mon Dec 12 15:55:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481554503735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554503735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554503736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481554503942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/exec1.v 2 2 " "Found 2 design units, including 2 entities, in source file stages/exec/exec1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515900 ""} { "Info" "ISGN_ENTITY_NAME" "2 exec1 " "Found entity 2: exec1" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M5.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M5.v" { { "Info" "ISGN_ENTITY_NAME" "1 M5 " "Found entity 1: M5" {  } { { "stages/exec/M5.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M4.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M4.v" { { "Info" "ISGN_ENTITY_NAME" "1 M4 " "Found entity 1: M4" {  } { { "stages/exec/M4.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M3.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M3.v" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "stages/exec/M3.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M2.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M2.v" { { "Info" "ISGN_ENTITY_NAME" "1 M2 " "Found entity 1: M2" {  } { { "stages/exec/M2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M1.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M1.v" { { "Info" "ISGN_ENTITY_NAME" "1 M1 " "Found entity 1: M1" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(78) " "Verilog HDL information at cache.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481554515904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(87) " "Verilog HDL information at cache.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481554515904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "stages/exec/alucontrol.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alucontrol.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/exec/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/mem_wb.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/mem_wb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "if_id.v(26) " "Verilog HDL information at if_id.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "stages/stages_bound/if_id.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/stages_bound/if_id.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481554515906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/stages_bound/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "stages/stages_bound/if_id.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/stages_bound/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/id_ex.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/id_ex.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/ex_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/ex_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/fetch/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/fetch/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "stages/fetch/pc.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/pc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/decode/decode_top.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/decode/decode_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_top " "Found entity 1: decode_top" {  } { { "stages/decode/decode_top.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/decode/decode_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/fetch/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/fetch/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "stages/fetch/fetch.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/fetch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481554515911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc pc.v(22) " "Verilog HDL Implicit Net warning at pc.v(22): created implicit net for \"pc\"" {  } { { "stages/fetch/pc.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/pc.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alusrc cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"alusrc\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluop cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"aluop\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src1 cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"src1\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2 cpu.v(62) " "Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for \"reg2\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediat cpu.v(63) " "Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for \"immediat\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_pc cpu.v(64) " "Verilog HDL Implicit Net warning at cpu.v(64): created implicit net for \"old_pc\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluresult cpu.v(65) " "Verilog HDL Implicit Net warning at cpu.v(65): created implicit net for \"aluresult\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero cpu.v(66) " "Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for \"zero\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oveflow cpu.v(67) " "Verilog HDL Implicit Net warning at cpu.v(67): created implicit net for \"oveflow\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_branch cpu.v(68) " "Verilog HDL Implicit Net warning at cpu.v(68): created implicit net for \"pc_branch\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst cpu.v(69) " "Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for \"dst\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src2 cpu.v(80) " "Verilog HDL Implicit Net warning at cpu.v(80): created implicit net for \"src2\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instc_hit fetch.v(52) " "Verilog HDL Implicit Net warning at fetch.v(52): created implicit net for \"instc_hit\"" {  } { { "stages/fetch/fetch.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/fetch.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481554515967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec1 exec1:exec1 " "Elaborating entity \"exec1\" for hierarchy \"exec1:exec1\"" {  } { { "cpu.v" "exec1" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515979 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dst exec1.v(19) " "Output port \"dst\" at exec1.v(19) has no driver" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481554515980 "|cpu|exec1:exec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exec1:exec1\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"exec1:exec1\|alu:alu\"" {  } { { "stages/exec/exec1.v" "alu" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515980 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(82) " "Verilog HDL Case Statement warning at alu.v(82): case item expression never matches the case expression" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(88) " "Verilog HDL Case Statement warning at alu.v(88): case item expression never matches the case expression" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(92) " "Verilog HDL Case Statement warning at alu.v(92): case item expression never matches the case expression" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(96) " "Verilog HDL Case Statement warning at alu.v(96): case item expression never matches the case expression" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "alu.v(100) " "Verilog HDL warning at alu.v(100): ignoring unsupported system task" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 100 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.v(48) " "Verilog HDL Case Statement warning at alu.v(48): case item expression covers a value already covered by a previous case item" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(20) " "Inferred latch for \"overflow\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] alu.v(20) " "Inferred latch for \"temp\[2\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] alu.v(20) " "Inferred latch for \"temp\[3\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] alu.v(20) " "Inferred latch for \"temp\[4\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] alu.v(20) " "Inferred latch for \"temp\[5\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] alu.v(20) " "Inferred latch for \"temp\[6\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] alu.v(20) " "Inferred latch for \"temp\[7\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] alu.v(20) " "Inferred latch for \"temp\[8\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] alu.v(20) " "Inferred latch for \"temp\[9\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] alu.v(20) " "Inferred latch for \"temp\[10\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] alu.v(20) " "Inferred latch for \"temp\[11\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] alu.v(20) " "Inferred latch for \"temp\[12\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] alu.v(20) " "Inferred latch for \"temp\[13\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] alu.v(20) " "Inferred latch for \"temp\[14\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] alu.v(20) " "Inferred latch for \"temp\[15\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(20) " "Inferred latch for \"out\[0\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(20) " "Inferred latch for \"out\[1\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(20) " "Inferred latch for \"out\[2\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(20) " "Inferred latch for \"out\[3\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(20) " "Inferred latch for \"out\[4\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(20) " "Inferred latch for \"out\[5\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515982 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(20) " "Inferred latch for \"out\[6\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(20) " "Inferred latch for \"out\[7\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.v(20) " "Inferred latch for \"out\[8\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.v(20) " "Inferred latch for \"out\[9\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.v(20) " "Inferred latch for \"out\[10\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.v(20) " "Inferred latch for \"out\[11\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.v(20) " "Inferred latch for \"out\[12\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.v(20) " "Inferred latch for \"out\[13\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.v(20) " "Inferred latch for \"out\[14\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.v(20) " "Inferred latch for \"out\[15\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu.v(20) " "Inferred latch for \"out\[16\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu.v(20) " "Inferred latch for \"out\[17\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] alu.v(20) " "Inferred latch for \"out\[18\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] alu.v(20) " "Inferred latch for \"out\[19\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] alu.v(20) " "Inferred latch for \"out\[20\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] alu.v(20) " "Inferred latch for \"out\[21\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] alu.v(20) " "Inferred latch for \"out\[22\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] alu.v(20) " "Inferred latch for \"out\[23\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] alu.v(20) " "Inferred latch for \"out\[24\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] alu.v(20) " "Inferred latch for \"out\[25\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] alu.v(20) " "Inferred latch for \"out\[26\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] alu.v(20) " "Inferred latch for \"out\[27\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] alu.v(20) " "Inferred latch for \"out\[28\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] alu.v(20) " "Inferred latch for \"out\[29\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] alu.v(20) " "Inferred latch for \"out\[30\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] alu.v(20) " "Inferred latch for \"out\[31\]\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(20) " "Inferred latch for \"zero\" at alu.v(20)" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515983 "|cpu|exec1:exec1|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1 M1:M1 " "Elaborating entity \"M1\" for hierarchy \"M1:M1\"" {  } { { "cpu.v" "M1" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515984 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1zero M1.v(20) " "Verilog HDL Always Construct warning at M1.v(20): inferring latch(es) for variable \"m1zero\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp M1.v(20) " "Verilog HDL Always Construct warning at M1.v(20): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1result M1.v(20) " "Verilog HDL Always Construct warning at M1.v(20): inferring latch(es) for variable \"m1result\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1overflow M1.v(20) " "Verilog HDL Always Construct warning at M1.v(20): inferring latch(es) for variable \"m1overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dst M1.v(15) " "Output port \"dst\" at M1.v(15) has no driver" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1overflow M1.v(20) " "Inferred latch for \"m1overflow\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[0\] M1.v(20) " "Inferred latch for \"m1result\[0\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[1\] M1.v(20) " "Inferred latch for \"m1result\[1\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[2\] M1.v(20) " "Inferred latch for \"m1result\[2\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[3\] M1.v(20) " "Inferred latch for \"m1result\[3\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[4\] M1.v(20) " "Inferred latch for \"m1result\[4\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515985 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[5\] M1.v(20) " "Inferred latch for \"m1result\[5\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[6\] M1.v(20) " "Inferred latch for \"m1result\[6\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[7\] M1.v(20) " "Inferred latch for \"m1result\[7\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[8\] M1.v(20) " "Inferred latch for \"m1result\[8\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[9\] M1.v(20) " "Inferred latch for \"m1result\[9\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[10\] M1.v(20) " "Inferred latch for \"m1result\[10\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[11\] M1.v(20) " "Inferred latch for \"m1result\[11\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[12\] M1.v(20) " "Inferred latch for \"m1result\[12\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[13\] M1.v(20) " "Inferred latch for \"m1result\[13\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[14\] M1.v(20) " "Inferred latch for \"m1result\[14\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[15\] M1.v(20) " "Inferred latch for \"m1result\[15\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[16\] M1.v(20) " "Inferred latch for \"m1result\[16\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[17\] M1.v(20) " "Inferred latch for \"m1result\[17\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[18\] M1.v(20) " "Inferred latch for \"m1result\[18\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[19\] M1.v(20) " "Inferred latch for \"m1result\[19\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[20\] M1.v(20) " "Inferred latch for \"m1result\[20\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[21\] M1.v(20) " "Inferred latch for \"m1result\[21\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[22\] M1.v(20) " "Inferred latch for \"m1result\[22\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[23\] M1.v(20) " "Inferred latch for \"m1result\[23\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[24\] M1.v(20) " "Inferred latch for \"m1result\[24\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[25\] M1.v(20) " "Inferred latch for \"m1result\[25\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[26\] M1.v(20) " "Inferred latch for \"m1result\[26\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[27\] M1.v(20) " "Inferred latch for \"m1result\[27\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[28\] M1.v(20) " "Inferred latch for \"m1result\[28\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[29\] M1.v(20) " "Inferred latch for \"m1result\[29\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[30\] M1.v(20) " "Inferred latch for \"m1result\[30\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1result\[31\] M1.v(20) " "Inferred latch for \"m1result\[31\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] M1.v(20) " "Inferred latch for \"temp\[0\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] M1.v(20) " "Inferred latch for \"temp\[1\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] M1.v(20) " "Inferred latch for \"temp\[2\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] M1.v(20) " "Inferred latch for \"temp\[3\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] M1.v(20) " "Inferred latch for \"temp\[4\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] M1.v(20) " "Inferred latch for \"temp\[5\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] M1.v(20) " "Inferred latch for \"temp\[6\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] M1.v(20) " "Inferred latch for \"temp\[7\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] M1.v(20) " "Inferred latch for \"temp\[8\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] M1.v(20) " "Inferred latch for \"temp\[9\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515986 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] M1.v(20) " "Inferred latch for \"temp\[10\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] M1.v(20) " "Inferred latch for \"temp\[11\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] M1.v(20) " "Inferred latch for \"temp\[12\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] M1.v(20) " "Inferred latch for \"temp\[13\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] M1.v(20) " "Inferred latch for \"temp\[14\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] M1.v(20) " "Inferred latch for \"temp\[15\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] M1.v(20) " "Inferred latch for \"temp\[16\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] M1.v(20) " "Inferred latch for \"temp\[17\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] M1.v(20) " "Inferred latch for \"temp\[18\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] M1.v(20) " "Inferred latch for \"temp\[19\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] M1.v(20) " "Inferred latch for \"temp\[20\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] M1.v(20) " "Inferred latch for \"temp\[21\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] M1.v(20) " "Inferred latch for \"temp\[22\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] M1.v(20) " "Inferred latch for \"temp\[23\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] M1.v(20) " "Inferred latch for \"temp\[24\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] M1.v(20) " "Inferred latch for \"temp\[25\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] M1.v(20) " "Inferred latch for \"temp\[26\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] M1.v(20) " "Inferred latch for \"temp\[27\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] M1.v(20) " "Inferred latch for \"temp\[28\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] M1.v(20) " "Inferred latch for \"temp\[29\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] M1.v(20) " "Inferred latch for \"temp\[30\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] M1.v(20) " "Inferred latch for \"temp\[31\]\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1zero M1.v(20) " "Inferred latch for \"m1zero\" at M1.v(20)" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554515987 "|cpu|M1:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M2 M2:M2 " "Elaborating entity \"M2\" for hierarchy \"M2:M2\"" {  } { { "cpu.v" "M2" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M3 M3:M3 " "Elaborating entity \"M3\" for hierarchy \"M3:M3\"" {  } { { "cpu.v" "M3" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M4 M4:M4 " "Elaborating entity \"M4\" for hierarchy \"M4:M4\"" {  } { { "cpu.v" "M4" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M5 M5:M5 " "Elaborating entity \"M5\" for hierarchy \"M5:M5\"" {  } { { "cpu.v" "M5" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554515996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluop " "Net \"aluop\" is missing source, defaulting to GND" {  } { { "cpu.v" "aluop" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481554516029 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "src1 " "Net \"src1\" is missing source, defaulting to GND" {  } { { "cpu.v" "src1" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481554516029 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481554516029 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481554516580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/output_files/cpu.map.smsg " "Generated suppressed messages file /home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554516653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481554516758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481554516758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481554516896 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481554516896 "|cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481554516896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481554516897 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481554516897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481554516897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481554516910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 15:55:16 2016 " "Processing ended: Mon Dec 12 15:55:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481554516910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481554516910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481554516910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481554516910 ""}
