
*** Running vivado
    with args -log top_level_rfsoc_data_pipeline_4_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_rfsoc_data_pipeline_4_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_rfsoc_data_pipeline_4_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/adc_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/trigger_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_4_0, cache-ID = 528f951f5d5f9d48.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 11:48:32 2019...
