vhdl xil_defaultlib  \
"../../../bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
"../../../bd/FIFO/ipshared/5919/src/SDDR_ST.vhd" \
"../../../bd/FIFO/ip/FIFO_SDDR_ST_0_0/sim/FIFO_SDDR_ST_0_0.vhd" \
"../../../bd/FIFO/ip/FIFO_capacity_controller_0_0/sim/FIFO_capacity_controller_0_0.vhd" \
"../../../bd/FIFO/ip/FIFO_DATA_SPLITTER_0_0/sim/FIFO_DATA_SPLITTER_0_0.vhd" \
"../../../bd/FIFO/ip/FIFO_FIFO_R_CT_0_0/sim/FIFO_FIFO_R_CT_0_0.vhd" \
"../../../bd/FIFO/sim/FIFO.vhd" \

nosort
