 
****************************************
Report : area
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 05:46:44 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          142
Number of nets:                           357
Number of cells:                          227
Number of combinational cells:            192
Number of sequential cells:                26
Number of macros/black boxes:               0
Number of buf/inv:                         77
Number of references:                      10

Combinational area:               1581.484825
Buf/Inv area:                      480.093610
Noncombinational area:             871.934660
Macro/Black Box area:                0.000000
Net Interconnect area:           80080.404602

Total cell area:                  2453.419485
Total area:                      82533.824087

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------
UART_RX                           2453.4195    100.0    35.3010     0.0000  0.0000  UART_RX
U_FSM                              454.2062     18.5   351.8333   102.3729  0.0000  FSM_test_1
U_Mux_clk                           12.9437      0.5    12.9437     0.0000  0.0000  mux2X1_1
U_Mux_rst                           12.9437      0.5    12.9437     0.0000  0.0000  mux2X1_0
U_Stop_check                        64.7185      2.6    30.5942    34.1243  0.0000  Stop_check_test_1
U_data_sampling                    487.1538     19.9   371.8372   115.3166  0.0000  data_sampling_test_1
U_deserializer                     547.1655     22.3   270.6410   276.5245  0.0000  deserializer_test_1
U_edge_bit_counter                 623.6510     25.4   348.3032   275.3478  0.0000  edge_bit_counter_test_1
U_parity_check                     150.6176      6.1   116.4933    34.1243  0.0000  parity_check_test_1
U_strt_check                        64.7185      2.6    30.5942    34.1243  0.0000  strt_check_test_1
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------
Total                                                 1581.4848   871.9347  0.0000

1
