
*** Running vivado
    with args -log design_1_snn_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_snn_ip_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_snn_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/snn_1206/snn_ip/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_snn_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 846.730 ; gain = 233.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_snn_ip_0_1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ip/design_1_snn_ip_0_1/synth/design_1_snn_ip_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'snn_ip' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip.v:110]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_CTRL_s_axi' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_CTRL_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_CTRL_s_axi' (1#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_image_0_V' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_image_0_V.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_ip_image_0_V_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_image_0_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_image_0_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_image_0_V_ram' (2#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_image_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_image_0_V' (3#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_image_0_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'snn_core' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:10]
	Parameter ap_ST_fsm_state1 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 73'b0000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 73'b0000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 73'b0000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 73'b0000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 73'b0000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 73'b0000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 73'b0000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 73'b0000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 73'b0000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 73'b0000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 73'b0000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 73'b0000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 73'b0000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 73'b0000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 73'b0000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 73'b0000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 73'b0000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 73'b0000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 73'b0000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 73'b0000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 73'b0000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 73'b0000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 73'b0000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 73'b0000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 73'b0000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 73'b0000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 73'b0000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 73'b0000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 73'b0000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 73'b0000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 73'b0000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 73'b0000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 73'b0000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 73'b0000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 73'b0000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 73'b0000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 73'b0000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 73'b0000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 73'b0000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 73'b0000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 73'b0000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 73'b0000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 73'b0000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 73'b0000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 73'b0000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 73'b0000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 73'b0000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 73'b0000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 73'b0000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 73'b0000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 73'b0000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 73'b0000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 73'b0000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 73'b0000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 73'b0000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage1 bound to: 73'b0000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage2 bound to: 73'b0000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage3 bound to: 73'b0001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 73'b0010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 73'b0100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 73'b1000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:554]
INFO: [Synth 8-6157] synthesizing module 'snn_core_mem_conv1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_mem_conv1_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:23]
INFO: [Synth 8-3876] $readmem data file './snn_core_mem_conv1_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_mem_conv1_ram' (4#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_mem_conv1' (5#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_conv1.v:53]
INFO: [Synth 8-6157] synthesizing module 'snn_core_mem_fc1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_mem_fc1_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:23]
INFO: [Synth 8-3876] $readmem data file './snn_core_mem_fc1_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_mem_fc1_ram' (6#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_mem_fc1' (7#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_mem_fc1.v:53]
INFO: [Synth 8-6157] synthesizing module 'snn_core_input_fllbW' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_input_fllbW_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:22]
INFO: [Synth 8-3876] $readmem data file './snn_core_input_fllbW_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:25]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_input_fllbW_ram' (8#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_input_fllbW' (9#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_input_fllbW.v:51]
INFO: [Synth 8-6157] synthesizing module 'snn_core_pool1_out' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_pool1_out_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:19]
INFO: [Synth 8-3876] $readmem data file './snn_core_pool1_out_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_pool1_out_ram' (10#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_pool1_out' (11#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_pool1_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'snn_core_flat_out' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_flat_out_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:23]
INFO: [Synth 8-3876] $readmem data file './snn_core_flat_out_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:26]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_flat_out_ram' (12#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_flat_out' (13#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_flat_out.v:53]
INFO: [Synth 8-6157] synthesizing module 'snn_core_fc1_out' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_core_fc1_out_ram' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:19]
INFO: [Synth 8-3876] $readmem data file './snn_core_fc1_out_ram.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_fc1_out_ram' (14#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snn_core_fc1_out' (15#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core_fc1_out.v:40]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:116]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_featurbkb' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:108]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_featurbkb_rom' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:33]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:35]
INFO: [Synth 8-3876] $readmem data file './conv_layer_featurbkb_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:38]
INFO: [Synth 8-3876] $readmem data file './conv_layer_featurbkb_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:39]
INFO: [Synth 8-3876] $readmem data file './conv_layer_featurbkb_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_featurbkb_rom' (16#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_featurbkb' (17#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_featurbkb.v:108]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_fadd_32ns_cud' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fadd_32ns_cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'snn_ip_ap_fadd_3_full_dsp_32' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'snn_ip_ap_fadd_3_full_dsp_32' (35#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_fadd_32ns_cud' (36#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fadd_32ns_cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_fmul_32ns_dEe' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'snn_ip_ap_fmul_2_max_dsp_32' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'snn_ip_ap_fmul_2_max_dsp_32' (44#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_fmul_32ns_dEe' (45#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:1210]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (46#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_2' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b10000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:102]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_2_featibs' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2_featibs.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_2_featibs_rom' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2_featibs.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_layer_2_featibs_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2_featibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_2_featibs_rom' (47#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2_featibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_2_featibs' (48#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2_featibs.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:908]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_2' (49#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b10000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:102]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_1_feathbi' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1_feathbi.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_1_feathbi_rom' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1_feathbi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_layer_1_feathbi_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1_feathbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_1_feathbi_rom' (50#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1_feathbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_1_feathbi' (51#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1_feathbi.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:904]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_1' (52#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/conv_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 5'b01000 
	Parameter ap_ST_fsm_state15 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:68]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_fcmp_32ns_eOg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'snn_ip_ap_fcmp_0_no_dsp_32' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'snn_ip_ap_fcmp_0_no_dsp_32' (56#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_fcmp_32ns_eOg' (57#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_mul_mul_8nfYi' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_8nfYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_ip_mul_mul_8nfYi_DSP48_0' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_8nfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_mul_mul_8nfYi_DSP48_0' (58#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_8nfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_mul_mul_8nfYi' (59#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_8nfYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1035]
INFO: [Synth 8-6155] done synthesizing module 'max_pool' (60#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'apply_lif_2d' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state18 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:75]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_mul_mul_10g8j' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_10g8j.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snn_ip_mul_mul_10g8j_DSP48_1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_10g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_mul_mul_10g8j_DSP48_1' (61#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_10g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_mul_mul_10g8j' (62#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mul_mul_10g8j.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:862]
INFO: [Synth 8-6155] done synthesizing module 'apply_lif_2d' (63#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'apply_lif_1d' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state16 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:665]
INFO: [Synth 8-6155] done synthesizing module 'apply_lif_1d' (64#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_layer_1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state14 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'fc_layer_1_classijbC' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1_classijbC.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1048576 - type: integer 
	Parameter AddressWidth bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_layer_1_classijbC_rom' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1_classijbC.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 20 - type: integer 
	Parameter MEM_SIZE bound to: 1048576 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fc_layer_1_classijbC_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1_classijbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer_1_classijbC_rom' (65#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1_classijbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer_1_classijbC' (66#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1_classijbC.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:586]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer_1' (67#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_layer' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state13 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:54]
INFO: [Synth 8-6157] synthesizing module 'fc_layer_classifikbM' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_classifikbM.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_layer_classifikbM_rom' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_classifikbM.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fc_layer_classifikbM_rom.dat' is read successfully [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_classifikbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer_classifikbM_rom' (68#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_classifikbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer_classifikbM' (69#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_classifikbM.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:551]
INFO: [Synth 8-6155] done synthesizing module 'fc_layer' (70#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'flatten' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:609]
INFO: [Synth 8-6155] done synthesizing module 'flatten' (71#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:10]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_fdiv_32ns_mb6' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fdiv_32ns_mb6.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'snn_ip_ap_fdiv_14_no_dsp_32' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'snn_ip_ap_fdiv_14_no_dsp_32' (78#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_fdiv_32ns_mb6' (79#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fdiv_32ns_mb6.v:8]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_uitofp_32nncg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_uitofp_32nncg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'snn_ip_ap_uitofp_4_no_dsp_32' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_uitofp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'snn_ip_ap_uitofp_4_no_dsp_32' (86#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/ip/snn_ip_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_uitofp_32nncg' (87#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_uitofp_32nncg.v:8]
INFO: [Synth 8-6157] synthesizing module 'snn_ip_mux_646_8_ocq' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mux_646_8_ocq.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'snn_ip_mux_646_8_ocq' (88#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_mux_646_8_ocq.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:5839]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter23_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2894]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter22_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2893]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter21_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2892]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter20_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2891]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter19_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2890]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter18_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2889]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter17_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2888]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter16_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2887]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter15_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2886]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter14_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2885]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter13_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2884]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter12_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2883]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter11_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2882]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter10_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2881]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter9_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2881]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter8_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2901]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter7_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2900]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter6_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2899]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2898]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2897]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2896]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2895]
INFO: [Synth 8-6155] done synthesizing module 'snn_core' (89#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (90#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (91#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (92#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip.v:3880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip.v:3882]
INFO: [Synth 8-6155] done synthesizing module 'snn_ip' (93#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_snn_ip_0_1' (94#1) [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ip/design_1_snn_ip_0_1/synth/design_1_snn_ip_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design snn_ip_fcmp_32ns_eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:51 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:02:10 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:10 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2765.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ip/design_1_snn_ip_0_1/constraints/snn_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ip/design_1_snn_ip_0_1/constraints/snn_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/snn_1206/snn_1206.runs/design_1_snn_ip_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/snn_1206/snn_1206.runs/design_1_snn_ip_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2765.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  FDE => FDRE: 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2765.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:54 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:54 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/snn_1206/snn_1206.runs/design_1_snn_ip_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:54 . Memory (MB): peak = 2765.695 ; gain = 2152.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'snn_ip_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'snn_ip_CTRL_s_axi'
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'select_ln108_4_reg_1057_pp0_iter1_reg_reg[0:0]' into 'select_ln108_4_reg_1057_reg[0:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1057]
INFO: [Synth 8-4471] merging register 'select_ln108_5_reg_1063_pp0_iter1_reg_reg[0:0]' into 'select_ln108_5_reg_1063_reg[0:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1115]
INFO: [Synth 8-4471] merging register 'select_ln108_5_reg_1063_pp0_iter2_reg_reg[0:0]' into 'select_ln108_5_reg_1063_reg[0:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1055]
INFO: [Synth 8-4471] merging register 'zext_ln110_reg_1084_pp0_iter2_reg_reg[19:7]' into 'zext_ln110_reg_1084_reg[19:7]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:799]
INFO: [Synth 8-4471] merging register 'or_ln123_reg_1103_reg[0:0]' into 'select_ln108_5_reg_1063_reg[0:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1091]
INFO: [Synth 8-4471] merging register 'or_ln123_reg_1103_pp0_iter2_reg_reg[0:0]' into 'select_ln108_5_reg_1063_reg[0:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:1059]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln134_reg_1137_pp0_iter5_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:489]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln134_reg_1137_pp0_iter4_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:488]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln134_reg_1137_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln126_1_reg_1132_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/max_pool.v:481]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter3_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:881]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter5_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:883]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter6_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:884]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter7_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:885]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter8_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:886]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter9_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:887]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter10_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:888]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter11_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:889]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter12_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:890]
INFO: [Synth 8-4471] merging register 'zext_ln163_1_reg_477_pp0_iter13_reg_reg[63:20]' into 'zext_ln163_1_reg_477_pp0_iter2_reg_reg[63:20]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:848]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter13_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:541]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter12_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:540]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter11_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:539]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter10_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:538]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter9_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:538]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter8_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:548]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter7_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:547]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter6_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:546]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter5_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:545]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter4_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:544]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter3_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:543]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln163_1_reg_477_pp0_iter2_reg_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_2d.v:542]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter1_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:677]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter2_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:678]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter4_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:680]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter5_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:681]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter6_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:682]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter7_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:683]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter8_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:684]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter9_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:685]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter10_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:686]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter11_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:687]
INFO: [Synth 8-4471] merging register 'zext_ln213_reg_221_pp0_iter12_reg_reg[63:9]' into 'zext_ln213_reg_221_reg[63:9]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter12_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:438]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter11_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:437]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter10_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:436]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter9_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:436]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter8_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:445]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter7_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:444]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter6_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:443]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter5_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:442]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter4_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:441]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter3_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:439]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_pp0_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:406]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln213_reg_221_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/apply_lif_1d.v:460]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln191_2_mid2_v_s_reg_282_pp0_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln191_2_mid2_v_s_reg_282_pp0_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/fc_layer_1.v:295]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln236_8_reg_578_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/flatten.v:254]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln362_1_reg_4046_pp6_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2852]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln337_2_reg_4006_reg' and it is trimmed from '20' to '18' bits. [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_core.v:2796]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'snn_ip_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'snn_ip_CTRL_s_axi'
INFO: [Synth 8-3971] The signal "snn_core_mem_conv1_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "snn_core_mem_fc1_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "snn_core_flat_out_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:23 ; elapsed = 00:06:30 . Memory (MB): peak = 3754.758 ; gain = 3141.926
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fadd_32ns_cud:/snn_ip_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fmul_32ns_dEe:/snn_ip_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fmul_32ns_dEe:/snn_ip_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fmul_32ns_dEe:/snn_ip_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fmul_32ns_dEe:/snn_ip_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'snn_ip_fcmp_32ns_eOg:/snn_ip_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_snn_core_fu_1396/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_stream_V_keep_V_U' (regslice_both__parameterized0) to 'inst/regslice_both_out_stream_V_strb_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_stream_V_user_V_U' (regslice_both__parameterized1) to 'inst/regslice_both_out_stream_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_stream_V_user_V_U' (regslice_both__parameterized1) to 'inst/regslice_both_out_stream_V_dest_V_U'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |snn_core__GB0 |           1|     16709|
|2     |snn_core__GB1 |           1|     18180|
|3     |snn_core__GB2 |           1|     12411|
|4     |snn_core__GB3 |           1|     14655|
|5     |snn_ip__GC0   |           1|      2356|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'snn_ip_uitofp_32nncg_U65/ce_r_reg' into 'snn_ip_fdiv_32ns_mb6_U64/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_uitofp_32nncg.v:43]
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U47/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U46/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U24/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U23/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'snn_ip_fcmp_32ns_eOg_U25/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U23/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:99]
INFO: [Synth 8-5544] ROM "data231" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data241" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data251" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U59/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U58/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U52/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U51/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'snn_ip_fcmp_32ns_eOg_U53/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U51/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:99]
INFO: [Synth 8-4471] merging register 'snn_ip_fcmp_32ns_eOg_U14/ce_r_reg' into 'snn_ip_fcmp_32ns_eOg_U13/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:99]
INFO: [Synth 8-4471] merging register 'snn_ip_fcmp_32ns_eOg_U14/opcode_buf1_reg[4:0]' into 'snn_ip_fcmp_32ns_eOg_U13/opcode_buf1_reg[4:0]' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fcmp_32ns_eOg.v:94]
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U35/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U34/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'snn_ip_fmul_32ns_dEe_U40/ce_r_reg' into 'snn_ip_fadd_32ns_cud_U39/ce_r_reg' [c:/snn_1206/snn_1206.srcs/sources_1/bd/design_1/ipshared/2c2c/hdl/verilog/snn_ip_fmul_32ns_dEe.v:50]
INFO: [Synth 8-3971] The signal "inst/flat_out_U/snn_core_flat_out_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 25 bits of RAM "snn_core_input_fllbW_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 7 bits.
INFO: [Synth 8-5784] Optimized 25 bits of RAM "snn_core_input_fllbW_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 7 bits.
INFO: [Synth 8-3971] The signal "inst/grp_snn_core_fu_1396i_9_2/mem_conv3_U/snn_core_mem_conv1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_snn_core_fu_1396i_9_2/mem_conv2_U/snn_core_mem_conv1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_snn_core_fu_1396i_9_2/mem_conv1_U/snn_core_mem_conv1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 25 bits of RAM "spike_fc2_U/snn_core_fc1_out_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 7 bits.
INFO: [Synth 8-5784] Optimized 25 bits of RAM "spike_fc1_U/snn_core_fc1_out_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 7 bits.
INFO: [Synth 8-3971] The signal "inst/mem_fc2_U/snn_core_mem_fc1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/mem_fc1_U/snn_core_mem_fc1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[5]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[0]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[1]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[2]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[3]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/trunc_ln544_reg_4052_reg[4]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/select_ln362_reg_4041_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__190' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__126' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__62' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__158' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__94' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__182' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__118' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__54' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__183' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__119' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__184' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__120' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__185' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__121' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__186' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__122' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__187' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__123' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__188' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__124' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__60' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__189' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__125' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__61' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__150' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__86' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__151' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__87' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__152' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__88' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__153' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__89' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__154' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__90' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__155' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__91' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__156' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__92' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__157' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__149'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__93' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__149'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__29' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__21'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__159' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__95' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__31' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__160' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__96' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__32' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__161' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__97' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__33' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__162' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__98' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__34' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__163' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__99' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__35' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__164' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__100' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__36' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__165' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__101' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__37' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__166' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__102' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__167' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__103' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__39' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__168' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__104' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__169' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__105' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__41' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__170' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__106' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__171' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Synth 8-3886] merging instance 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__107' (FDE) to 'inst/grp_snn_core_fu_1396i_9_1/i_9_0/input_float_U/snn_core_input_fllbW_ram_U/ram_reg_mux_sel__181'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U3/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U4/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U6/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fmul_32ns_dEe_U7/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/snn_ip_fadd_32ns_cud_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\grp_conv_layer_fu_2075/conv1_out_addr_reg_1067_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_uitofp_32nncg_U65/snn_ip_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\tmp_reg_4392_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_snn_core_fu_1396i_9_1/\snn_ip_fdiv_32ns_mb6_U64/snn_ip_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_input_fllbW_ram_U/ram_reg_mux_sel__1) is unused and will be removed from module snn_core_input_fllbW__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_input_fllbW_ram_U/ram_reg_mux_sel__8) is unused and will be removed from module snn_core_input_fllbW__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__21) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__63) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__64) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__65) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__66) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__67) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__68) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__69) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__70) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__71) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__72) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__73) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__74) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__75) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__76) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__77) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__78) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__79) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__80) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__81) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__82) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__83) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__84) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__85) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__86) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__87) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__88) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__89) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__90) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__91) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__92) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__93) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__94) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__127) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__128) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__129) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__130) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__131) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__132) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__133) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__134) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__135) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__136) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__137) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__138) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__139) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__140) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__141) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__142) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__143) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__144) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__145) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__146) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__147) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__148) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__149) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__150) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__151) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__152) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__153) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__154) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__155) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__156) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__157) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__158) is unused and will be removed from module snn_core_mem_conv1__1.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__21) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__63) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__64) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__65) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__66) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__67) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__68) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__69) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__70) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__71) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__72) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__73) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__74) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__75) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__76) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__77) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__78) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__79) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__80) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__81) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__82) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__83) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__84) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__85) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__86) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__87) is unused and will be removed from module snn_core_mem_conv1__2.
WARNING: [Synth 8-3332] Sequential element (snn_core_mem_conv1_ram_U/ram_reg_mux_sel__88) is unused and will be removed from module snn_core_mem_conv1__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module snn_core__GB1 due to constant propagation
Removed BRAM instance from module snn_core__GB1 due to constant propagation
Removed 2 RAM instances from module snn_core__GB1 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:44 ; elapsed = 00:13:27 . Memory (MB): peak = 4003.824 ; gain = 3390.992
---------------------------------------------------------------------------------
ERROR: [Synth 8-5834] Design needs 6240 RAMB18 which is more than device capacity of 280

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUF           |   457|
|2     |DSP48E1       |    54|
|3     |GATE_2_11     |   529|
|4     |GATE_2_13     |    53|
|5     |GATE_2_14_OR  |  5101|
|6     |GATE_2_1_NOR  |  1074|
|7     |GATE_2_2      |  2245|
|8     |GATE_2_4      |   892|
|9     |GATE_2_6_XOR  |  1265|
|10    |GATE_2_7_NAND |   453|
|11    |GATE_2_8_AND  |  5244|
|12    |GATE_2_9_XNOR |   456|
|13    |INV           |   983|
|14    |LUT5          |   216|
|15    |LUT6          |    16|
|16    |MUX1          |  5285|
|17    |MUXCY         |  1708|
|18    |MUXCY_L       |   713|
|19    |RAM64X1S      |   512|
|20    |RAMB18E1      |    10|
|21    |RAMB36E1      |  3115|
|22    |XORCY         |  1748|
|23    |FD            |  1639|
|24    |FDE           |  6360|
|25    |FDR           |   323|
|26    |FDRE          |  1045|
|27    |FDS           |    11|
|28    |FDSE          |    39|
+------+--------------+------+

Synthesis Optimization Runtime : Time (s): cpu = 00:09:42 ; elapsed = 00:13:00 . Memory (MB): peak = 4003.824 ; gain = 3390.992
INFO: [Common 17-83] Releasing license: Synthesis
520 Infos, 338 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 12:22:22 2025...
