## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.pl) on Fri Jul 16 20:41:26 2004 GMT
##
vlib work
vcom -just e -93 -explicit   memorywrite.vhd
vcom -skip e -93 -explicit   memorywrite.vhd
vcom -just e -93 -explicit   writetest.vhd
vcom -skip e -93 -explicit   writetest.vhd
vsim -t 1ns  -L xilinxcorelib   -lib work testbench
do writetest.udo
view wave
add wave *
view structure
view signals
run 1000ns
