#--  Synopsys, Inc.
#--  Version L-2016.09M-SP1-5
#--  Project file D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top_syn.prj
#--  Written on Tue Dec 08 10:54:52 2020


#project files
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/hdl/FlashLED_control.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/hdl/FlashLED_control_wrapper.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/SmartFusionMSS/MSS/2.5.200/mss_comps.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/component/work/Intro/MSS_CCC_0/Intro_tmp_MSS_CCC_0_MSS_CCC.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/component/work/Intro/mss_tshell.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/component/work/Intro/Intro.vhd"
add_file -vhdl -lib COREAPB3_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -vhdl -lib COREAPB3_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -vhdl -lib COREAPB3_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd"
add_file -vhdl -lib CORETIMER_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vhdl/core/coretimer_pkg.vhd"
add_file -vhdl -lib CORETIMER_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vhdl/core/coretimer.vhd"
add_file -vhdl -lib COREAPB3_LIB "D:/SystemFiles/ESIGELEC-2021/Intro/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "D:/SystemFiles/ESIGELEC-2021/Intro/component/work/Top/Top.vhd"
add_file -constraint "D:/SystemFiles/ESIGELEC-2021/Intro/component/work/Intro/mss_tshell_syn.sdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.Top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./Top.edn"
impl -active "synthesis"
