Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 27 16:15:45 2024
| Host         : DMHs-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LWC_control_sets_placed.rpt
| Design       : LWC
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           16 |
| Yes          | No                    | No                     |             509 |          379 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Inst_PreProcessor/hdr_type                                  | Inst_PreProcessor/hash_op              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | Inst_PreProcessor/hdr_type                                  |                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_cnt_s[7]_i_2_n_0                      | Inst_CryptoCore/ascon_cnt_s[7]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Inst_PreProcessor/FSM_onehot_GEN_SYNC_RST.state[6]_i_1_n_0  | rst_IBUF                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[39]_i_1_n_0                   |                                        |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[7]_i_1_n_0                    |                                        |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | Inst_PostProcessor/enq                                      | Inst_CryptoCore/state_s_reg[4]_1       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | Inst_PostProcessor/FSM_onehot_GEN_SYNC_RST.state[8]_i_1_n_0 | rst_IBUF                               |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | Inst_PostProcessor/seglen_counter[2]                        | Inst_PostProcessor/u0                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | Inst_PreProcessor/seglen_counter[15]_i_1_n_0                |                                        |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG |                                                             |                                        |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | Inst_PreProcessor/E[0]                                      |                                        |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[31]_i_1_n_0                   |                                        |               18 |             24 |         1.33 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[63]_i_1_n_0                   |                                        |               22 |             24 |         1.09 |
|  clk_IBUF_BUFG | Inst_PostProcessor/enq                                      |                                        |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG |                                                             | rst_IBUF                               |               16 |             26 |         1.62 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[319]_i_1_n_0                  |                                        |               30 |             31 |         1.03 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[223]_i_1_n_0                  |                                        |               32 |             32 |         1.00 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[255]_i_1_n_0                  |                                        |               32 |             32 |         1.00 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[287]_i_1_n_0                  |                                        |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[191]_i_1_n_0                  |                                        |               32 |             32 |         1.00 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[95]_i_1_n_0                   |                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_key_s[63]_i_1_n_0                     |                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_key_s[95]_i_1_n_0                     |                                        |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_key_s[31]_i_1_n_0                     |                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_key_s[127]_i_1_n_0                    |                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[127]_i_1_n_0                  |                                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | Inst_CryptoCore/ascon_state_s[159]_i_1_n_0                  |                                        |               31 |             32 |         1.03 |
+----------------+-------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


