{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719498285484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719498285485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 11:24:45 2024 " "Processing started: Thu Jun 27 11:24:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719498285485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719498285485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor4bit -c divisor4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor4bit -c divisor4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719498285485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719498285874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719498285874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor4bit " "Found entity 1: divisor4bit" {  } { { "divisor4bit.bdf" "" { Schematic "C:/Users/15522341/Desktop/divisor4bit/divisor4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719498292857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719498292857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor4bit " "Elaborating entity \"divisor4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719498292885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_de_segmentos.bdf 1 1 " "Using design file display_de_segmentos.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_de_segmentos " "Found entity 1: display_de_segmentos" {  } { { "display_de_segmentos.bdf" "" { Schematic "C:/Users/15522341/Desktop/divisor4bit/display_de_segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719498292911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719498292911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_de_segmentos display_de_segmentos:inst28 " "Elaborating entity \"display_de_segmentos\" for hierarchy \"display_de_segmentos:inst28\"" {  } { { "divisor4bit.bdf" "inst28" { Schematic "C:/Users/15522341/Desktop/divisor4bit/divisor4bit.bdf" { { 768 1336 1432 928 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719498292912 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst1 " "Primitive \"NOT\" of instance \"inst1\" not used" {  } { { "display_de_segmentos.bdf" "" { Schematic "C:/Users/15522341/Desktop/divisor4bit/display_de_segmentos.bdf" { { 1296 464 512 1328 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1719498292912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divirsor1bit.bdf 1 1 " "Using design file divirsor1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divirsor1bit " "Found entity 1: divirsor1bit" {  } { { "divirsor1bit.bdf" "" { Schematic "C:/Users/15522341/Desktop/divisor4bit/divirsor1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719498292921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719498292921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divirsor1bit divirsor1bit:inst6 " "Elaborating entity \"divirsor1bit\" for hierarchy \"divirsor1bit:inst6\"" {  } { { "divisor4bit.bdf" "inst6" { Schematic "C:/Users/15522341/Desktop/divisor4bit/divisor4bit.bdf" { { 592 480 664 720 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719498292922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator_1bit.bdf 1 1 " "Using design file subtrator_1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_1bit " "Found entity 1: subtrator_1bit" {  } { { "subtrator_1bit.bdf" "" { Schematic "C:/Users/15522341/Desktop/divisor4bit/subtrator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719498292931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719498292931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_1bit divirsor1bit:inst6\|subtrator_1bit:inst5 " "Elaborating entity \"subtrator_1bit\" for hierarchy \"divirsor1bit:inst6\|subtrator_1bit:inst5\"" {  } { { "divirsor1bit.bdf" "inst5" { Schematic "C:/Users/15522341/Desktop/divisor4bit/divirsor1bit.bdf" { { 184 456 624 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719498292931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719498293692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719498294044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719498294044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719498294071 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719498294071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719498294071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719498294071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719498294096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 11:24:54 2024 " "Processing ended: Thu Jun 27 11:24:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719498294096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719498294096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719498294096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719498294096 ""}
