Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  6 21:59:33 2024
| Host         : Daniels-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodCLS_Demo_control_sets_placed.rpt
| Design       : PmodCLS_Demo
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |            7 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------+-----------------------------+------------------+----------------+--------------+
|           Clock Signal           |            Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------------+-----------------------------+------------------+----------------+--------------+
|  syscon/clk_wizard/inst/clk_out1 | C1/mosi_i_1_n_0                     | syscon/Q[0]                 |                1 |              1 |         1.00 |
|  syscon/clk_wizard/inst/clk_out1 | C1/rx_count[3]_i_2_n_0              | C1/rx_count[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  syscon/clk_wizard/inst/clk_out1 | C0/count_sel[5]_i_1_n_0             | syscon/Q[0]                 |                2 |              6 |         3.00 |
|  syscon/clk_wizard/inst/clk_out1 | C0/send_data[6]_i_1_n_0             | syscon/Q[0]                 |                2 |              7 |         3.50 |
|  syscon/clk_wizard/inst/clk_out1 | C1/shift_register[7]_i_1_n_0        | syscon/Q[0]                 |                3 |              8 |         2.67 |
|  syscon/clk_wizard/inst/clk_out1 | C1/FSM_onehot_RxTxSTATE_reg_n_0_[1] | C1/spi_clk_count[0]_i_1_n_0 |                3 |             12 |         4.00 |
|  syscon/clk_wizard/inst/clk_out1 | C0/count_ss[0]_i_1_n_0              | syscon/Q[0]                 |                3 |             12 |         4.00 |
|  syscon/clk_wizard/inst/clk_out1 |                                     | syscon/Q[0]                 |                4 |             15 |         3.75 |
|  XCLK_IBUF_BUFG                  |                                     | XRESET_IBUF                 |                7 |             32 |         4.57 |
+----------------------------------+-------------------------------------+-----------------------------+------------------+----------------+--------------+


