$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:41:44 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module PopCountTester $end
   $var wire  1 $ REG $end
   $var wire  1 ' clock $end
   $var wire  4 & expected [3:0] $end
   $var wire  1 ( reset $end
   $var wire  2 % result [1:0] $end
   $var wire  3 # x [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
0$
b00 %
b0000 &
0'
1(
#1
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
b001 #
b01 %
b0001 &
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
#21
b010 #
1'
#22
#23
#24
#25
#26
0'
#27
#28
#29
#30
#31
b011 #
b10 %
b0010 &
1'
#32
#33
#34
#35
#36
0'
#37
#38
#39
#40
#41
b100 #
b01 %
b0001 &
1'
#42
#43
#44
#45
#46
0'
#47
#48
#49
#50
#51
b101 #
b10 %
b0010 &
1'
#52
#53
#54
#55
#56
0'
#57
#58
#59
#60
#61
b110 #
1'
#62
#63
#64
#65
#66
0'
#67
#68
#69
#70
#71
b111 #
b11 %
b0011 &
1'
#72
#73
#74
#75
#76
0'
#77
#78
#79
#80
#81
b000 #
1$
b00 %
b0000 &
1'
#82
#83
#84
#85
#86
0'
#87
#88
#89
#90
