#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c43dd48a50 .scope module, "SimulacaoGeral" "SimulacaoGeral" 2 5;
 .timescale 0 0;
v0x55c43dd79a20_0 .var "Clock", 0 0;
o0x7fcb502bc048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43dd79ae0_0 .net "DadoEscrito", 7 0, o0x7fcb502bc048;  0 drivers
v0x55c43dd79bf0_0 .net "DadoLido", 7 0, v0x55c43dd53aa0_0;  1 drivers
o0x7fcb502bc0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43dd79c90_0 .net "EnderecoDados", 7 0, o0x7fcb502bc0a8;  0 drivers
o0x7fcb502bc258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43dd79da0_0 .net "EnderecoInstrucao", 7 0, o0x7fcb502bc258;  0 drivers
v0x55c43dd79f00_0 .net "InstrucaoLida", 7 0, v0x55c43dd6dda0_0;  1 drivers
v0x55c43dd7a010_0 .var "Reset", 0 0;
v0x55c43dd7a0b0_0 .var/i "i", 31 0;
v0x55c43dd7a170 .array "temp_data", 255 0, 7 0;
S_0x55c43dce2c70 .scope module, "memoriaDados" "MemoriaDados" 2 24, 3 1 0, S_0x55c43dd48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x55c43dd24470_0 .net "Clock", 0 0, v0x55c43dd79a20_0;  1 drivers
v0x55c43dd53780_0 .net "DadoEscr", 7 0, o0x7fcb502bc048;  alias, 0 drivers
v0x55c43dd53aa0_0 .var "DadoLido", 7 0;
v0x55c43dd497b0 .array "Dados", 0 255, 7 0;
v0x55c43dd49d70_0 .net "Endereco", 7 0, o0x7fcb502bc0a8;  alias, 0 drivers
o0x7fcb502bc0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c43dd54e00_0 .net "MenRead", 0 0, o0x7fcb502bc0d8;  0 drivers
o0x7fcb502bc108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c43dd6d850_0 .net "MenWrite", 0 0, o0x7fcb502bc108;  0 drivers
E_0x55c43dd195b0 .event negedge, v0x55c43dd24470_0;
E_0x55c43dd19710 .event posedge, v0x55c43dd24470_0;
S_0x55c43dd6d9d0 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 2 32, 4 1 0, S_0x55c43dd48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x55c43dd6dc20_0 .net "Clock", 0 0, v0x55c43dd79a20_0;  alias, 1 drivers
v0x55c43dd6dce0_0 .net "Endereco", 7 0, o0x7fcb502bc258;  alias, 0 drivers
v0x55c43dd6dda0_0 .var "Instrucao", 7 0;
v0x55c43dd6de60 .array "Instrucoes", 0 255, 7 0;
S_0x55c43dd6dfa0 .scope module, "nrisc" "nRisc" 2 15, 5 13 0, S_0x55c43dd48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "EnderecoInstrucao";
    .port_info 3 /INPUT 8 "InstrucaoLida";
    .port_info 4 /INPUT 8 "EnderecoDados";
    .port_info 5 /INPUT 8 "DadoEscrito";
    .port_info 6 /INPUT 8 "DadoLido";
v0x55c43dd76ee0_0 .net "ALUOp", 1 0, v0x55c43dd75fa0_0;  1 drivers
v0x55c43dd76fc0_0 .net "ALUSrc1", 0 0, v0x55c43dd76080_0;  1 drivers
v0x55c43dd770d0_0 .net "ALUSrc2", 1 0, v0x55c43dd76150_0;  1 drivers
v0x55c43dd771c0_0 .net "Clock", 0 0, v0x55c43dd79a20_0;  alias, 1 drivers
v0x55c43dd77260_0 .net "Cond", 0 0, v0x55c43dd76250_0;  1 drivers
v0x55c43dd77350_0 .net "Dado1", 7 0, v0x55c43dd6f6c0_0;  1 drivers
v0x55c43dd773f0_0 .net "Dado2", 7 0, v0x55c43dd6f760_0;  1 drivers
v0x55c43dd77500_0 .net "DadoEscrito", 7 0, o0x7fcb502bc048;  alias, 0 drivers
v0x55c43dd775c0_0 .net "DadoLido", 7 0, v0x55c43dd53aa0_0;  alias, 1 drivers
v0x55c43dd776f0_0 .net "EnderecoDados", 7 0, o0x7fcb502bc0a8;  alias, 0 drivers
v0x55c43dd777b0_0 .net "EnderecoInstrucao", 7 0, o0x7fcb502bc258;  alias, 0 drivers
v0x55c43dd77850_0 .net "ImediatoExtendido", 7 0, L_0x55c43dd7b220;  1 drivers
v0x55c43dd77940_0 .net "InstrucaoLida", 7 0, v0x55c43dd6dda0_0;  alias, 1 drivers
v0x55c43dd77a00_0 .net "Jump", 0 0, v0x55c43dd76410_0;  1 drivers
v0x55c43dd77af0_0 .net "JumpValue", 1 0, v0x55c43dd764b0_0;  1 drivers
v0x55c43dd77be0_0 .net "MemRead", 0 0, o0x7fcb502bc0d8;  alias, 0 drivers
v0x55c43dd77c80_0 .net "MemToReg", 0 0, v0x55c43dd76620_0;  1 drivers
v0x55c43dd77d70_0 .net "MemWrite", 0 0, o0x7fcb502bc108;  alias, 0 drivers
v0x55c43dd77e10_0 .net "MenRead", 0 0, v0x55c43dd76580_0;  1 drivers
v0x55c43dd77eb0_0 .net "MenWrite", 0 0, v0x55c43dd76780_0;  1 drivers
v0x55c43dd77f50_0 .net "PCOut", 7 0, v0x55c43dd751b0_0;  1 drivers
v0x55c43dd78040_0 .net "PCWrite", 0 0, v0x55c43dd768c0_0;  1 drivers
v0x55c43dd78130_0 .net "RegDst", 0 0, v0x55c43dd76990_0;  1 drivers
v0x55c43dd78220_0 .net "RegOrg1", 0 0, v0x55c43dd76a60_0;  1 drivers
v0x55c43dd78310_0 .net "RegOrg2", 1 0, v0x55c43dd76b30_0;  1 drivers
v0x55c43dd78400_0 .net "RegWrite", 0 0, v0x55c43dd76c00_0;  1 drivers
v0x55c43dd784f0_0 .net "Reset", 0 0, v0x55c43dd7a010_0;  1 drivers
v0x55c43dd78590_0 .net "ResultadoALU", 7 0, v0x55c43dd75980_0;  1 drivers
v0x55c43dd78680_0 .net "ResultadoAND", 0 0, L_0x55c43dd7b4f0;  1 drivers
v0x55c43dd78770_0 .net "ResultadoSomador1", 7 0, L_0x55c43dd7b450;  1 drivers
v0x55c43dd78830_0 .net "ResultadoSomador2", 7 0, L_0x55c43dd7c2e0;  1 drivers
v0x55c43dd788f0_0 .net "SaidaMuxALUSrc1", 7 0, L_0x55c43dd7bb10;  1 drivers
v0x55c43dd78a00_0 .net "SaidaMuxALUSrc2", 7 0, L_0x55c43dd7bf10;  1 drivers
v0x55c43dd78d20_0 .net "SaidaMuxEntradaJump", 7 0, L_0x55c43dd7c410;  1 drivers
v0x55c43dd78e30_0 .net "SaidaMuxJump", 7 0, L_0x55c43dd7c5d0;  1 drivers
v0x55c43dd78f40_0 .net "SaidaMuxJumpValue", 7 0, L_0x55c43dd7b990;  1 drivers
v0x55c43dd79050_0 .net "SaidaMuxMemToReg", 7 0, L_0x55c43dd7c780;  1 drivers
v0x55c43dd79160_0 .net "SaidaMuxRegDst", 2 0, L_0x55c43dd7ac90;  1 drivers
v0x55c43dd79270_0 .net "SaidaMuxRegOrg1", 2 0, L_0x55c43dd7a2c0;  1 drivers
v0x55c43dd79380_0 .net "SaidaMuxRegOrg2", 2 0, L_0x55c43dd7a750;  1 drivers
v0x55c43dd79490_0 .net "ZeroALU", 0 0, v0x55c43dd75a50_0;  1 drivers
L_0x7fcb502733c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c43dd79580_0 .net/2u *"_ivl_30", 2 0, L_0x7fcb502733c0;  1 drivers
v0x55c43dd79660_0 .net *"_ivl_33", 4 0, L_0x55c43dd7c050;  1 drivers
L_0x7fcb502730f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43dd79740_0 .net/2u *"_ivl_6", 0 0, L_0x7fcb502730f0;  1 drivers
v0x55c43dd79820_0 .net *"_ivl_9", 1 0, L_0x55c43dd7aa10;  1 drivers
L_0x55c43dd7a3a0 .part v0x55c43dd6dda0_0, 3, 3;
L_0x55c43dd7a890 .part v0x55c43dd6dda0_0, 0, 3;
L_0x55c43dd7aa10 .part v0x55c43dd6dda0_0, 1, 2;
L_0x55c43dd7aab0 .concat [ 2 1 0 0], L_0x55c43dd7aa10, L_0x7fcb502730f0;
L_0x55c43dd7ad30 .part v0x55c43dd6dda0_0, 3, 3;
L_0x55c43dd7ae70 .part v0x55c43dd6dda0_0, 6, 2;
L_0x55c43dd7af50 .part v0x55c43dd6dda0_0, 0, 3;
L_0x55c43dd7b360 .part v0x55c43dd6dda0_0, 1, 5;
L_0x55c43dd7c050 .part v0x55c43dd6dda0_0, 1, 5;
L_0x55c43dd7c0f0 .concat [ 5 3 0 0], L_0x55c43dd7c050, L_0x7fcb502733c0;
S_0x55c43dd6e230 .scope module, "Somador1" "Somador" 5 105, 6 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x55c43dd6e460_0 .net/s "Entrada1", 7 0, v0x55c43dd751b0_0;  alias, 1 drivers
L_0x7fcb502731c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55c43dd6e560_0 .net/s "Entrada2", 7 0, L_0x7fcb502731c8;  1 drivers
v0x55c43dd6e640_0 .net/s "Resultado", 7 0, L_0x55c43dd7b450;  alias, 1 drivers
L_0x55c43dd7b450 .arith/sum 8, v0x55c43dd751b0_0, L_0x7fcb502731c8;
S_0x55c43dd6e780 .scope module, "Somador2" "Somador" 5 128, 6 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x55c43dd6e9b0_0 .net/s "Entrada1", 7 0, L_0x55c43dd7b450;  alias, 1 drivers
v0x55c43dd6ea90_0 .net/s "Entrada2", 7 0, L_0x55c43dd7b990;  alias, 1 drivers
v0x55c43dd6eb50_0 .net/s "Resultado", 7 0, L_0x55c43dd7c2e0;  alias, 1 drivers
L_0x55c43dd7c2e0 .arith/sum 8, L_0x55c43dd7b450, L_0x55c43dd7b990;
S_0x55c43dd6ecc0 .scope module, "andCond" "AND" 5 140, 7 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Entrada1";
    .port_info 1 /INPUT 1 "Entrada2";
    .port_info 2 /OUTPUT 1 "Resultado";
L_0x55c43dd7b4f0 .functor AND 1, v0x55c43dd76250_0, v0x55c43dd75a50_0, C4<1>, C4<1>;
v0x55c43dd6ef20_0 .net "Entrada1", 0 0, v0x55c43dd76250_0;  alias, 1 drivers
v0x55c43dd6efe0_0 .net "Entrada2", 0 0, v0x55c43dd75a50_0;  alias, 1 drivers
v0x55c43dd6f0a0_0 .net "Resultado", 0 0, L_0x55c43dd7b4f0;  alias, 1 drivers
S_0x55c43dd6f1f0 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 5 91, 8 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x55c43dd6f4f0 .array "BR", 0 7, 7 0;
v0x55c43dd6f5b0_0 .net "Clock", 0 0, v0x55c43dd79a20_0;  alias, 1 drivers
v0x55c43dd6f6c0_0 .var "Dado1", 7 0;
v0x55c43dd6f760_0 .var "Dado2", 7 0;
v0x55c43dd6f840_0 .net "DadoEscr", 7 0, L_0x55c43dd7c780;  alias, 1 drivers
v0x55c43dd6f970_0 .net "RegEscr", 2 0, L_0x55c43dd7ac90;  alias, 1 drivers
v0x55c43dd6fa50_0 .net "RegLido1", 2 0, L_0x55c43dd7a2c0;  alias, 1 drivers
v0x55c43dd6fb30_0 .net "RegLido2", 2 0, L_0x55c43dd7a750;  alias, 1 drivers
v0x55c43dd6fc10_0 .net "RegWrite", 0 0, v0x55c43dd76c00_0;  alias, 1 drivers
S_0x55c43dd6fdd0 .scope module, "extensorDeSinal" "ExtensorDeSinal" 5 101, 9 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x55c43dd6ffd0_0 .net/s "Entrada", 4 0, L_0x55c43dd7b360;  1 drivers
v0x55c43dd700d0_0 .net/s "Resultado", 7 0, L_0x55c43dd7b220;  alias, 1 drivers
v0x55c43dd701b0_0 .net *"_ivl_1", 0 0, L_0x55c43dd7aff0;  1 drivers
v0x55c43dd70270_0 .net *"_ivl_3", 0 0, L_0x55c43dd7b090;  1 drivers
v0x55c43dd70350_0 .net *"_ivl_5", 0 0, L_0x55c43dd7b180;  1 drivers
L_0x55c43dd7aff0 .part L_0x55c43dd7b360, 4, 1;
L_0x55c43dd7b090 .part L_0x55c43dd7b360, 4, 1;
L_0x55c43dd7b180 .part L_0x55c43dd7b360, 4, 1;
L_0x55c43dd7b220 .concat [ 5 1 1 1], L_0x55c43dd7b360, L_0x55c43dd7b180, L_0x55c43dd7b090, L_0x55c43dd7aff0;
S_0x55c43dd704e0 .scope module, "muxALUSrc1" "MUX2_8" 5 116, 10 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55c43dd706c0_0 .net "Controle", 0 0, v0x55c43dd76080_0;  alias, 1 drivers
L_0x7fcb502732e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c43dd70780_0 .net "Entrada0", 7 0, L_0x7fcb502732e8;  1 drivers
v0x55c43dd70860_0 .net "Entrada1", 7 0, v0x55c43dd6f6c0_0;  alias, 1 drivers
v0x55c43dd70930_0 .net "Resultado", 7 0, L_0x55c43dd7bb10;  alias, 1 drivers
L_0x55c43dd7bb10 .functor MUXZ 8, L_0x7fcb502732e8, v0x55c43dd6f6c0_0, v0x55c43dd76080_0, C4<>;
S_0x55c43dd70aa0 .scope module, "muxALUSrc2" "MUX3_8" 5 122, 11 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x55c43dd70d00_0 .net "Controle", 1 0, v0x55c43dd76150_0;  alias, 1 drivers
v0x55c43dd70e00_0 .net "Entrada0", 7 0, v0x55c43dd6f760_0;  alias, 1 drivers
v0x55c43dd70ef0_0 .net "Entrada1", 7 0, L_0x55c43dd7c0f0;  1 drivers
o0x7fcb502bcc48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43dd70fc0_0 .net "Entrada2", 7 0, o0x7fcb502bcc48;  0 drivers
v0x55c43dd710a0_0 .net "Resultado", 7 0, L_0x55c43dd7bf10;  alias, 1 drivers
L_0x7fcb50273330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c43dd711d0_0 .net/2u *"_ivl_0", 1 0, L_0x7fcb50273330;  1 drivers
v0x55c43dd712b0_0 .net *"_ivl_2", 0 0, L_0x55c43dd7bc00;  1 drivers
L_0x7fcb50273378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c43dd71370_0 .net/2u *"_ivl_4", 1 0, L_0x7fcb50273378;  1 drivers
v0x55c43dd71450_0 .net *"_ivl_6", 0 0, L_0x55c43dd7bcf0;  1 drivers
v0x55c43dd71510_0 .net *"_ivl_8", 7 0, L_0x55c43dd7be20;  1 drivers
L_0x55c43dd7bc00 .cmp/eq 2, v0x55c43dd76150_0, L_0x7fcb50273330;
L_0x55c43dd7bcf0 .cmp/eq 2, v0x55c43dd76150_0, L_0x7fcb50273378;
L_0x55c43dd7be20 .functor MUXZ 8, o0x7fcb502bcc48, L_0x55c43dd7c0f0, L_0x55c43dd7bcf0, C4<>;
L_0x55c43dd7bf10 .functor MUXZ 8, L_0x55c43dd7be20, v0x55c43dd6f760_0, L_0x55c43dd7bc00, C4<>;
S_0x55c43dd71690 .scope module, "muxEntradaJump" "MUX2_8" 5 145, 10 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55c43dd71820_0 .net "Controle", 0 0, L_0x55c43dd7b4f0;  alias, 1 drivers
v0x55c43dd71910_0 .net "Entrada0", 7 0, L_0x55c43dd7c2e0;  alias, 1 drivers
v0x55c43dd719e0_0 .net "Entrada1", 7 0, L_0x55c43dd7b450;  alias, 1 drivers
v0x55c43dd71b00_0 .net "Resultado", 7 0, L_0x55c43dd7c410;  alias, 1 drivers
L_0x55c43dd7c410 .functor MUXZ 8, L_0x55c43dd7c2e0, L_0x55c43dd7b450, L_0x55c43dd7b4f0, C4<>;
S_0x55c43dd71c40 .scope module, "muxJump" "MUX2_8" 5 151, 10 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55c43dd71e20_0 .net "Controle", 0 0, v0x55c43dd76410_0;  alias, 1 drivers
v0x55c43dd71f00_0 .net "Entrada0", 7 0, L_0x55c43dd7b450;  alias, 1 drivers
v0x55c43dd71fc0_0 .net "Entrada1", 7 0, L_0x55c43dd7c410;  alias, 1 drivers
v0x55c43dd720c0_0 .net "Resultado", 7 0, L_0x55c43dd7c5d0;  alias, 1 drivers
L_0x55c43dd7c5d0 .functor MUXZ 8, L_0x55c43dd7b450, L_0x55c43dd7c410, v0x55c43dd76410_0, C4<>;
S_0x55c43dd72230 .scope module, "muxJumpValue" "MUX3_8" 5 110, 11 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x55c43dd72440_0 .net "Controle", 1 0, v0x55c43dd764b0_0;  alias, 1 drivers
v0x55c43dd72540_0 .net "Entrada0", 7 0, L_0x55c43dd7b220;  alias, 1 drivers
v0x55c43dd72630_0 .net "Entrada1", 7 0, v0x55c43dd6f6c0_0;  alias, 1 drivers
L_0x7fcb502732a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55c43dd72750_0 .net "Entrada2", 7 0, L_0x7fcb502732a0;  1 drivers
v0x55c43dd72810_0 .net "Resultado", 7 0, L_0x55c43dd7b990;  alias, 1 drivers
L_0x7fcb50273210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c43dd72920_0 .net/2u *"_ivl_0", 1 0, L_0x7fcb50273210;  1 drivers
v0x55c43dd729e0_0 .net *"_ivl_2", 0 0, L_0x55c43dd7b5b0;  1 drivers
L_0x7fcb50273258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c43dd72aa0_0 .net/2u *"_ivl_4", 1 0, L_0x7fcb50273258;  1 drivers
v0x55c43dd72b80_0 .net *"_ivl_6", 0 0, L_0x55c43dd7b730;  1 drivers
v0x55c43dd72cd0_0 .net *"_ivl_8", 7 0, L_0x55c43dd7b860;  1 drivers
L_0x55c43dd7b5b0 .cmp/eq 2, v0x55c43dd764b0_0, L_0x7fcb50273210;
L_0x55c43dd7b730 .cmp/eq 2, v0x55c43dd764b0_0, L_0x7fcb50273258;
L_0x55c43dd7b860 .functor MUXZ 8, L_0x7fcb502732a0, v0x55c43dd6f6c0_0, L_0x55c43dd7b730, C4<>;
L_0x55c43dd7b990 .functor MUXZ 8, L_0x55c43dd7b860, L_0x55c43dd7b220, L_0x55c43dd7b5b0, C4<>;
S_0x55c43dd72e50 .scope module, "muxMemToReg" "MUX2_8" 5 157, 10 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x55c43dd72fe0_0 .net "Controle", 0 0, v0x55c43dd76620_0;  alias, 1 drivers
v0x55c43dd730c0_0 .net "Entrada0", 7 0, v0x55c43dd75980_0;  alias, 1 drivers
v0x55c43dd731a0_0 .net "Entrada1", 7 0, v0x55c43dd53aa0_0;  alias, 1 drivers
v0x55c43dd732a0_0 .net "Resultado", 7 0, L_0x55c43dd7c780;  alias, 1 drivers
L_0x55c43dd7c780 .functor MUXZ 8, v0x55c43dd75980_0, v0x55c43dd53aa0_0, v0x55c43dd76620_0, C4<>;
S_0x55c43dd73400 .scope module, "muxRegDst" "MUX2_3" 5 67, 12 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x55c43dd735e0_0 .net "Controle", 0 0, v0x55c43dd76990_0;  alias, 1 drivers
v0x55c43dd736c0_0 .net "Entrada0", 2 0, L_0x55c43dd7ad30;  1 drivers
L_0x7fcb50273180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55c43dd737a0_0 .net "Entrada1", 2 0, L_0x7fcb50273180;  1 drivers
v0x55c43dd73890_0 .net "Resultado", 2 0, L_0x55c43dd7ac90;  alias, 1 drivers
L_0x55c43dd7ac90 .functor MUXZ 3, L_0x55c43dd7ad30, L_0x7fcb50273180, v0x55c43dd76990_0, C4<>;
S_0x55c43dd73a10 .scope module, "muxRegOrg1" "MUX2_3" 5 54, 12 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x55c43dd73c60_0 .net "Controle", 0 0, v0x55c43dd76a60_0;  alias, 1 drivers
v0x55c43dd73d40_0 .net "Entrada0", 2 0, L_0x55c43dd7a3a0;  1 drivers
L_0x7fcb50273018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55c43dd73e20_0 .net "Entrada1", 2 0, L_0x7fcb50273018;  1 drivers
v0x55c43dd73f10_0 .net "Resultado", 2 0, L_0x55c43dd7a2c0;  alias, 1 drivers
L_0x55c43dd7a2c0 .functor MUXZ 3, L_0x55c43dd7a3a0, L_0x7fcb50273018, v0x55c43dd76a60_0, C4<>;
S_0x55c43dd74090 .scope module, "muxRegOrg2" "MUX3_3" 5 60, 13 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x55c43dd742f0_0 .net "Controle", 1 0, v0x55c43dd76b30_0;  alias, 1 drivers
v0x55c43dd743f0_0 .net "Entrada0", 2 0, L_0x55c43dd7a890;  1 drivers
v0x55c43dd744d0_0 .net "Entrada1", 2 0, L_0x55c43dd7aab0;  1 drivers
L_0x7fcb50273138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55c43dd745c0_0 .net "Entrada2", 2 0, L_0x7fcb50273138;  1 drivers
v0x55c43dd746a0_0 .net "Resultado", 2 0, L_0x55c43dd7a750;  alias, 1 drivers
L_0x7fcb50273060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c43dd747b0_0 .net/2u *"_ivl_0", 1 0, L_0x7fcb50273060;  1 drivers
v0x55c43dd74870_0 .net *"_ivl_2", 0 0, L_0x55c43dd7a440;  1 drivers
L_0x7fcb502730a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c43dd74930_0 .net/2u *"_ivl_4", 1 0, L_0x7fcb502730a8;  1 drivers
v0x55c43dd74a10_0 .net *"_ivl_6", 0 0, L_0x55c43dd7a530;  1 drivers
v0x55c43dd74b60_0 .net *"_ivl_8", 2 0, L_0x55c43dd7a660;  1 drivers
L_0x55c43dd7a440 .cmp/eq 2, v0x55c43dd76b30_0, L_0x7fcb50273060;
L_0x55c43dd7a530 .cmp/eq 2, v0x55c43dd76b30_0, L_0x7fcb502730a8;
L_0x55c43dd7a660 .functor MUXZ 3, L_0x7fcb50273138, L_0x55c43dd7aab0, L_0x55c43dd7a530, C4<>;
L_0x55c43dd7a750 .functor MUXZ 3, L_0x55c43dd7a660, L_0x55c43dd7a890, L_0x55c43dd7a440, C4<>;
S_0x55c43dd74d10 .scope module, "pc1" "PC" 5 163, 14 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "PCIn";
    .port_info 1 /OUTPUT 8 "PCOut";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "Clock";
v0x55c43dd74f10_0 .net "Clock", 0 0, v0x55c43dd79a20_0;  alias, 1 drivers
v0x55c43dd74fd0_0 .var "PC", 7 0;
v0x55c43dd750b0_0 .net "PCIn", 7 0, L_0x55c43dd7c5d0;  alias, 1 drivers
v0x55c43dd751b0_0 .var "PCOut", 7 0;
v0x55c43dd75280_0 .net "PCWrite", 0 0, v0x55c43dd768c0_0;  alias, 1 drivers
S_0x55c43dd753f0 .scope module, "ula" "ULA" 5 133, 15 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 8 "Resultado";
    .port_info 4 /INPUT 2 "ALUOp";
v0x55c43dd75690_0 .net "ALUOp", 1 0, v0x55c43dd75fa0_0;  alias, 1 drivers
v0x55c43dd75790_0 .net/s "Entrada1", 7 0, L_0x55c43dd7bb10;  alias, 1 drivers
v0x55c43dd75880_0 .net/s "Entrada2", 7 0, L_0x55c43dd7bf10;  alias, 1 drivers
v0x55c43dd75980_0 .var "Resultado", 7 0;
v0x55c43dd75a50_0 .var "Zero", 0 0;
E_0x55c43dd58310 .event edge, v0x55c43dd710a0_0, v0x55c43dd70930_0;
S_0x55c43dd75bb0 .scope module, "unidadeControle" "UnidadeControle" 5 73, 16 1 0, S_0x55c43dd6dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x55c43dd75fa0_0 .var "ALUOp", 1 0;
v0x55c43dd76080_0 .var "ALUSrc1", 0 0;
v0x55c43dd76150_0 .var "ALUSrc2", 1 0;
v0x55c43dd76250_0 .var "Cond", 0 0;
v0x55c43dd76320_0 .net "Funct", 2 0, L_0x55c43dd7af50;  1 drivers
v0x55c43dd76410_0 .var "Jump", 0 0;
v0x55c43dd764b0_0 .var "JumpValue", 1 0;
v0x55c43dd76580_0 .var "MenRead", 0 0;
v0x55c43dd76620_0 .var "MenToReg", 0 0;
v0x55c43dd76780_0 .var "MenWrite", 0 0;
v0x55c43dd76820_0 .net "Opcode", 1 0, L_0x55c43dd7ae70;  1 drivers
v0x55c43dd768c0_0 .var "PCWrite", 0 0;
v0x55c43dd76990_0 .var "RegDst", 0 0;
v0x55c43dd76a60_0 .var "RegOrg1", 0 0;
v0x55c43dd76b30_0 .var "RegOrg2", 1 0;
v0x55c43dd76c00_0 .var "RegWrite", 0 0;
E_0x55c43dd75f20 .event edge, v0x55c43dd76320_0, v0x55c43dd76820_0;
    .scope S_0x55c43dd75bb0;
T_0 ;
    %wait E_0x55c43dd75f20;
    %load/vec4 v0x55c43dd76820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55c43dd76320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55c43dd76320_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55c43dd76320_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd768c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76a60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43dd76b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43dd76080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c43dd76150_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55c43dd75fa0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55c43dd764b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55c43dd76250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43dd76620_0, 0;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c43dd6f1f0;
T_1 ;
    %wait E_0x55c43dd19710;
    %load/vec4 v0x55c43dd6fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c43dd6f840_0;
    %load/vec4 v0x55c43dd6f970_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43dd6f4f0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c43dd6f1f0;
T_2 ;
    %wait E_0x55c43dd195b0;
    %load/vec4 v0x55c43dd6fa50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c43dd6f4f0, 4;
    %assign/vec4 v0x55c43dd6f6c0_0, 0;
    %load/vec4 v0x55c43dd6fb30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c43dd6f4f0, 4;
    %assign/vec4 v0x55c43dd6f760_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c43dd753f0;
T_3 ;
    %wait E_0x55c43dd58310;
    %load/vec4 v0x55c43dd75690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55c43dd75790_0;
    %load/vec4 v0x55c43dd75880_0;
    %add;
    %store/vec4 v0x55c43dd75980_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55c43dd75790_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x55c43dd75980_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55c43dd75790_0;
    %load/vec4 v0x55c43dd75880_0;
    %sub;
    %store/vec4 v0x55c43dd75980_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55c43dd75790_0;
    %load/vec4 v0x55c43dd75880_0;
    %sub;
    %store/vec4 v0x55c43dd75980_0, 0, 8;
    %load/vec4 v0x55c43dd75980_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c43dd75980_0, 4, 7;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55c43dd75980_0;
    %or/r;
    %store/vec4 v0x55c43dd75a50_0, 0, 1;
    %load/vec4 v0x55c43dd75a50_0;
    %inv;
    %store/vec4 v0x55c43dd75a50_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c43dd74d10;
T_4 ;
    %wait E_0x55c43dd19710;
    %load/vec4 v0x55c43dd75280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55c43dd750b0_0;
    %assign/vec4 v0x55c43dd74fd0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c43dd74d10;
T_5 ;
    %wait E_0x55c43dd195b0;
    %load/vec4 v0x55c43dd74fd0_0;
    %assign/vec4 v0x55c43dd751b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c43dce2c70;
T_6 ;
    %wait E_0x55c43dd19710;
    %load/vec4 v0x55c43dd6d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55c43dd53780_0;
    %load/vec4 v0x55c43dd49d70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43dd497b0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c43dce2c70;
T_7 ;
    %wait E_0x55c43dd195b0;
    %load/vec4 v0x55c43dd54e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c43dd49d70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c43dd497b0, 4;
    %assign/vec4 v0x55c43dd53aa0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c43dd6d9d0;
T_8 ;
    %wait E_0x55c43dd195b0;
    %load/vec4 v0x55c43dd6dce0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c43dd6de60, 4;
    %assign/vec4 v0x55c43dd6dda0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c43dd48a50;
T_9 ;
    %vpi_call 2 43 "$monitor", "Time=%0d Clock=%b, i=%0d", $time, v0x55c43dd79a20_0, v0x55c43dd7a0b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43dd79a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c43dd7a0b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55c43dd7a0b0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c43dd7a0b0_0;
    %store/vec4a v0x55c43dd497b0, 4, 0;
    %load/vec4 v0x55c43dd7a0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c43dd7a0b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_func 2 50 "$readmemh" 32, "dados.txt", v0x55c43dd7a170 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c43dd7a0b0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x55c43dd7a0b0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v0x55c43dd7a0b0_0;
    %load/vec4a v0x55c43dd7a170, 4;
    %ix/getv/s 4, v0x55c43dd7a0b0_0;
    %store/vec4a v0x55c43dd497b0, 4, 0;
    %load/vec4 v0x55c43dd7a0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c43dd7a0b0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call 2 55 "$display", "Error: Failed to open/read file." {0 0 0};
T_9.3 ;
    %delay 256, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55c43dd48a50;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x55c43dd79a20_0;
    %inv;
    %store/vec4 v0x55c43dd79a20_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./nRisc.v";
    "./src/Somador.v";
    "./src/AND.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/PC.v";
    "./src/ULA.v";
    "./src/UnidadeControle.v";
