@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/home/troore/Public/Xilinx/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'troore' on host 'debian.pku.edu' (Linux_x86_64 version 3.2.0-4-amd64) on Tue Dec 16 02:12:50 HKT 2014
            in directory '/home/troore/Projects/comm/HLSWiBench/Modulation'
@I [HLS-10] Opening project '/home/troore/Projects/comm/HLSWiBench/Modulation/demod_split_prj'.
@I [HLS-10] Adding design file 'Modulation_loop_split.cpp' to the project.
@I [HLS-10] Adding test bench file '../lte_phy.cpp' to the project.
@I [HLS-10] Adding test bench file '../gauss.cpp' to the project.
@I [HLS-10] Adding test bench file '../GeneralFunc.cpp' to the project.
@I [HLS-10] Adding test bench file 'testModulationOutputImag' to the project.
@I [HLS-10] Adding test bench file 'testModulationOutputReal' to the project.
@I [HLS-10] Adding test bench file 'ModMain.cpp' to the project.
@I [HLS-10] Opening solution '/home/troore/Projects/comm/HLSWiBench/Modulation/demod_split_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7vx980tffg1930-2'
@I [HLS-10] Importing test bench file 'ModMain.cpp' ... 
@I [HLS-10] Importing test bench file 'testModulationOutputReal' ... 
@I [HLS-10] Importing test bench file 'testModulationOutputImag' ... 
@I [HLS-10] Importing test bench file '../GeneralFunc.cpp' ... 
@I [HLS-10] Importing test bench file '../gauss.cpp' ... 
@I [HLS-10] Importing test bench file '../lte_phy.cpp' ... 
@I [HLS-10] Analyzing design file 'Modulation_loop_split.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'UNROLL' cannot be applied: Label 'Demodulating_label0' does not exist in function 'Demodulating'. 
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (Modulation_loop_split.cpp:407) in function 'Demodulating' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3' (Modulation_loop_split.cpp:420) in function 'Demodulating' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-4' (Modulation_loop_split.cpp:434) in function 'Demodulating' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5' (Modulation_loop_split.cpp:449) in function 'Demodulating' for pipelining.
@I [XFORM-501] Unrolling loop 'memset_idx' (Modulation_loop_split.cpp:410) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (Modulation_loop_split.cpp:411) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1' (Modulation_loop_split.cpp:423) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (Modulation_loop_split.cpp:426) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1' (Modulation_loop_split.cpp:437) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.1' (Modulation_loop_split.cpp:440) in function 'Demodulating' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1' (Modulation_loop_split.cpp:452) in function 'Demodulating' completely.
@I [XFORM-102] Partitioning array 'min0' (Modulation_loop_split.cpp:419) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'min1' (Modulation_loop_split.cpp:433) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'idx_table' in dimension 1 automatically.
@I [XFORM-102] Automatically partitioning small array 'idx' (Modulation_loop_split.cpp:410) completely based on array size.
@I [XFORM-101] Partitioning array 'idx' (Modulation_loop_split.cpp:410) in dimension 1 completely.
@I [XFORM-541] Flattening a loop nest 'Loop-0' (Modulation_loop_split.cpp:389) in function 'Demodulating'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (Modulation_loop_split.cpp:404) in function 'Demodulating'.
@I [HLS-111] Elapsed time: 145.46 seconds; current memory usage: 121 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Demodulating' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_mod_tables' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 123 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_mod_tables' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 124 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Demodulating' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 14.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@W [SCHED-69] Unable to schedule 'load' operation ('metric_load_2', Modulation_loop_split.cpp:414) on array 'metric' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 8, Depth: 17.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@W [SCHED-69] Unable to schedule 'load' operation ('metric_set_load_16', Modulation_loop_split.cpp:425) on array 'metric_set' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 19.
@I [SCHED-61] Pipelining loop 'Loop 4'.
@W [SCHED-69] Unable to schedule 'load' operation ('metric_set_load_18', Modulation_loop_split.cpp:439) on array 'metric_set' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 19.
@I [SCHED-61] Pipelining loop 'Loop 5'.
@W [SCHED-69] Unable to schedule 'store' operation (Modulation_loop_split.cpp:454) of variable 'tmp_52_2' on array 'pLLR' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 16.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.62 seconds; current memory usage: 127 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Demodulating' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.43 seconds; current memory usage: 131 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_mod_tables' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Demodulating_ddiv_64ns_64ns_64_17': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fpext_32ns_64_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fptrunc_64ns_32_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'init_mod_tables'.
@I [HLS-111] Elapsed time: 0.55 seconds; current memory usage: 133 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Demodulating' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Demodulating/pDecSeq' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'Demodulating/pLLR' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'Demodulating/in_buf_sz' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Demodulating/mod_type' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Demodulating/awgnSigma' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'Demodulating' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global array 'BPSK_table' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'QPSK_table' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'QAM16_table' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'QAM64_table' will not be exposed as RTL port.
@W [RTGEN-101] Port 'Demodulating/in_buf_sz' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'Demodulating/mod_type' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'Demodulating_dmul_64ns_64ns_64_5_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fadd_32ns_32ns_32_4_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fcmp_32ns_32ns_1_3': 2 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fdiv_32ns_32ns_32_8': 2 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fmul_32ns_32ns_32_3_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fpext_32ns_64_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fptrunc_64ns_32_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'Demodulating_fsub_32ns_32ns_32_4_full_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Demodulating'.
@I [HLS-111] Elapsed time: 0.56 seconds; current memory usage: 142 MB.
@I [RTMG-278] Implementing memory 'init_mod_tables_BPSK_table_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'init_mod_tables_QPSK_table_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'init_mod_tables_QAM64_table_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'Demodulating_QAM16_table_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'Demodulating_idx_table_15_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'Demodulating_metric_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Demodulating_metric_set_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Demodulating_min0_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Demodulating_min0_1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'Demodulating'.
@I [WVHDL-304] Generating RTL VHDL for 'Demodulating'.
@I [WVLOG-307] Generating RTL Verilog for 'Demodulating'.
@I [HLS-112] Total elapsed time: 152.922 seconds; peak memory usage: 142 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
