// Seed: 280875390
module module_0 (
    output logic id_0,
    input  tri   id_1,
    output wire  id_2
);
  always_ff if (1) if (1) if (-1) id_0 = 1;
  assign id_0 = -1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd22,
    parameter id_3  = 32'd58
) (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    input tri0 _id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output logic id_12,
    input tri id_13,
    output logic id_14,
    input tri id_15,
    input supply0 id_16,
    input wand _id_17,
    output tri id_18,
    input tri1 id_19,
    input supply1 id_20
);
  wire id_22;
  wire id_23;
  logic [7:0][id_3 : -1] id_24, id_25;
  module_0 modCall_1 (
      id_14,
      id_11,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic id_26;
  ;
  always begin : LABEL_0
    if (1)
      if (-1) id_14 <= id_26[id_17];
      else id_25[1] <= id_17;
    else if (-1) if (1) id_12 = id_0;
  end
  logic id_27;
  ;
endmodule
