$date
	Wed Jun 03 14:35:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$scope module latch $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#20000
1#
#21000
0"
#22000
1!
#40000
0#
1$
#41000
0!
#42000
1"
#80000
0$
#100000
