{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556013959921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556013959925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 12:05:59 2019 " "Processing started: Tue Apr 23 12:05:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556013959925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556013959925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556013959926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556013960181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../../../../PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_ALU_pkg " "Found design unit 1: componentes_ALU_pkg" {  } { { "../CODIGO/componentes_ALU_pkg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/componentes_ALU_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-estruct " "Found design unit 1: alu-estruct" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013960888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556013960888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556013960995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_despla alu.vhd(25) " "Verilog HDL or VHDL warning at alu.vhd(25): object \"s_despla\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_logica alu.vhd(25) " "Verilog HDL or VHDL warning at alu.vhd(25): object \"s_logica\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sumalg alu.vhd(25) " "Verilog HDL or VHDL warning at alu.vhd(25): object \"s_sumalg\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_slt alu.vhd(25) " "Verilog HDL or VHDL warning at alu.vhd(25): object \"s_slt\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mx_01 alu.vhd(29) " "Verilog HDL or VHDL warning at alu.vhd(29): object \"mx_01\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mx_23 alu.vhd(29) " "Verilog HDL or VHDL warning at alu.vhd(29): object \"mx_23\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mx alu.vhd(29) " "Verilog HDL or VHDL warning at alu.vhd(29): object \"mx\" assigned a value but never read" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961001 "|alu"}
{ "Warning" "WSGN_SEARCH_FILE" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd 2 1 " "Using design file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 despla-compor " "Found design unit 1: despla-compor" {  } { { "despla.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961068 ""} { "Info" "ISGN_ENTITY_NAME" "1 despla " "Found entity 1: despla" {  } { { "despla.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/despla.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556013961068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "despla despla:despla_M " "Elaborating entity \"despla\" for hierarchy \"despla:despla_M\"" {  } { { "../CODIGO/alu.vhd" "despla_M" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556013961073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd 2 1 " "Using design file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica-compor " "Found design unit 1: logica-compor" {  } { { "logica.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961141 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "logica.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/logica.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556013961141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica logica:logica_M " "Elaborating entity \"logica\" for hierarchy \"logica:logica_M\"" {  } { { "../CODIGO/alu.vhd" "logica_M" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556013961146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd 2 1 " "Using design file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumalg-compor " "Found design unit 1: sumalg-compor" {  } { { "sumalg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961213 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumalg " "Found entity 1: sumalg" {  } { { "sumalg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556013961213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumalg sumalg:sumalg_M " "Elaborating entity \"sumalg\" for hierarchy \"sumalg:sumalg_M\"" {  } { { "../CODIGO/alu.vhd" "sumalg_M" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556013961219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ent sumalg.vhd(28) " "Verilog HDL or VHDL warning at sumalg.vhd(28): object \"ent\" assigned a value but never read" {  } { { "sumalg.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/sumalg.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556013961223 "|alu|sumalg:sumalg_M"}
{ "Warning" "WSGN_SEARCH_FILE" "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd 2 1 " "Using design file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-compor " "Found design unit 1: slt-compor" {  } { { "slt.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961310 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "slt.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/slt.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556013961310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1556013961310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt slt:slt_M " "Elaborating entity \"slt\" for hierarchy \"slt:slt_M\"" {  } { { "../CODIGO/alu.vhd" "slt_M" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556013961315 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[4\] GND " "Pin \"s\[4\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[5\] GND " "Pin \"s\[5\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[6\] GND " "Pin \"s\[6\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[7\] GND " "Pin \"s\[7\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[10\] GND " "Pin \"s\[10\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[11\] GND " "Pin \"s\[11\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[12\] GND " "Pin \"s\[12\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[13\] GND " "Pin \"s\[13\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[14\] GND " "Pin \"s\[14\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[15\] GND " "Pin \"s\[15\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[16\] GND " "Pin \"s\[16\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[17\] GND " "Pin \"s\[17\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[18\] GND " "Pin \"s\[18\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[19\] GND " "Pin \"s\[19\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[20\] GND " "Pin \"s\[20\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[21\] GND " "Pin \"s\[21\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[22\] GND " "Pin \"s\[22\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[23\] GND " "Pin \"s\[23\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[24\] GND " "Pin \"s\[24\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[25\] GND " "Pin \"s\[25\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[26\] GND " "Pin \"s\[26\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[27\] GND " "Pin \"s\[27\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[28\] GND " "Pin \"s\[28\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[29\] GND " "Pin \"s\[29\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[30\] GND " "Pin \"s\[30\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[31\] GND " "Pin \"s\[31\]\" is stuck at GND" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556013961833 "|alu|s[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1556013961833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556013962150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "69 " "Design contains 69 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opALU\[0\] " "No output dependent on input pin \"opALU\[0\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|opALU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opALU\[1\] " "No output dependent on input pin \"opALU\[1\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|opALU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opALU\[2\] " "No output dependent on input pin \"opALU\[2\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|opALU[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opALU\[3\] " "No output dependent on input pin \"opALU\[3\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|opALU[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opALU\[4\] " "No output dependent on input pin \"opALU\[4\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|opALU[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|a[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "No output dependent on input pin \"b\[12\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "No output dependent on input pin \"b\[13\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "No output dependent on input pin \"b\[14\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "No output dependent on input pin \"b\[15\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[16\] " "No output dependent on input pin \"b\[16\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[17\] " "No output dependent on input pin \"b\[17\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[18\] " "No output dependent on input pin \"b\[18\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[19\] " "No output dependent on input pin \"b\[19\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[20\] " "No output dependent on input pin \"b\[20\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[21\] " "No output dependent on input pin \"b\[21\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[22\] " "No output dependent on input pin \"b\[22\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[23\] " "No output dependent on input pin \"b\[23\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[24\] " "No output dependent on input pin \"b\[24\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[25\] " "No output dependent on input pin \"b\[25\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[26\] " "No output dependent on input pin \"b\[26\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[27\] " "No output dependent on input pin \"b\[27\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[28\] " "No output dependent on input pin \"b\[28\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[29\] " "No output dependent on input pin \"b\[29\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[30\] " "No output dependent on input pin \"b\[30\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[31\] " "No output dependent on input pin \"b\[31\]\"" {  } { { "../CODIGO/alu.vhd" "" { Text "/dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE_alu/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556013962289 "|alu|b[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556013962289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556013962295 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556013962295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556013962295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556013962362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 12:06:02 2019 " "Processing ended: Tue Apr 23 12:06:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556013962362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556013962362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556013962362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556013962362 ""}
