<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pte.h source code [netbsd/sys/arch/amd64/include/pte.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/amd64/include/pte.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>amd64</a>/<a href='./'>include</a>/<a href='pte.h.html'>pte.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pte.h,v 1.12 2019/03/09 08:42:25 maxv Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Frank van der Linden for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *      This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *      Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_AMD64_PTE_H_">_AMD64_PTE_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/_AMD64_PTE_H_" data-ref="_M/_AMD64_PTE_H_">_AMD64_PTE_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifdef</span> <span class="macro" data-ref="_M/__x86_64__">__x86_64__</span></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * amd64 MMU hardware structure:</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> * the (first generation) amd64 MMU is a 4-level MMU which maps 2^48 bytes</i></td></tr>
<tr><th id="47">47</th><td><i> * of virtual memory. The pagesize we use is 4K (4096 [0x1000] bytes),</i></td></tr>
<tr><th id="48">48</th><td><i> * although 2M and 4M can be used as well. The indexes in the levels</i></td></tr>
<tr><th id="49">49</th><td><i> * are 9 bits wide (512 64bit entries per level), dividing the bits</i></td></tr>
<tr><th id="50">50</th><td><i> * 9-9-9-9-12.</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> * The top level table, called PML4, contains 512 64bit entries pointing</i></td></tr>
<tr><th id="53">53</th><td><i> * to 3rd level table. The 3rd level table is called the 'page directory</i></td></tr>
<tr><th id="54">54</th><td><i> * pointers directory' and has 512 entries pointing to page directories.</i></td></tr>
<tr><th id="55">55</th><td><i> * The 2nd level is the page directory, containing 512 pointers to</i></td></tr>
<tr><th id="56">56</th><td><i> * page table pages. Lastly, level 1 consists of pages containing 512</i></td></tr>
<tr><th id="57">57</th><td><i> * PTEs.</i></td></tr>
<tr><th id="58">58</th><td><i> *</i></td></tr>
<tr><th id="59">59</th><td><i> * Simply put, levels 4-1 all consist of pages containing 512</i></td></tr>
<tr><th id="60">60</th><td><i> * entries pointing to the next level. Level 0 is the actual PTEs</i></td></tr>
<tr><th id="61">61</th><td><i> * themselves.</i></td></tr>
<tr><th id="62">62</th><td><i> *</i></td></tr>
<tr><th id="63">63</th><td><i> * For a description on the other bits, which are i386 compatible,</i></td></tr>
<tr><th id="64">64</th><td><i> * see the i386 pte.h</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#if !defined(_LOCORE)</u></td></tr>
<tr><th id="68">68</th><td><i>/*</i></td></tr>
<tr><th id="69">69</th><td><i> * Here we define the data types for PDEs and PTEs.</i></td></tr>
<tr><th id="70">70</th><td><i> */</i></td></tr>
<tr><th id="71">71</th><td><b>typedef</b> uint64_t pd_entry_t;		<i>/* PDE */</i></td></tr>
<tr><th id="72">72</th><td><b>typedef</b> uint64_t pt_entry_t;		<i>/* PTE */</i></td></tr>
<tr><th id="73">73</th><td><u>#endif</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/*</i></td></tr>
<tr><th id="76">76</th><td><i> * Now we define various constants for playing with virtual addresses.</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td><u>#define L1_SHIFT	12</u></td></tr>
<tr><th id="79">79</th><td><u>#define L2_SHIFT	21</u></td></tr>
<tr><th id="80">80</th><td><u>#define L3_SHIFT	30</u></td></tr>
<tr><th id="81">81</th><td><u>#define L4_SHIFT	39</u></td></tr>
<tr><th id="82">82</th><td><u>#define NBPD_L1		(1UL &lt;&lt; L1_SHIFT) /* # bytes mapped by L1 ent (4K) */</u></td></tr>
<tr><th id="83">83</th><td><u>#define NBPD_L2		(1UL &lt;&lt; L2_SHIFT) /* # bytes mapped by L2 ent (2MB) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define NBPD_L3		(1UL &lt;&lt; L3_SHIFT) /* # bytes mapped by L3 ent (1G) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define NBPD_L4		(1UL &lt;&lt; L4_SHIFT) /* # bytes mapped by L4 ent (512G) */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define L4_MASK		0x0000ff8000000000</u></td></tr>
<tr><th id="88">88</th><td><u>#define L3_MASK		0x0000007fc0000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define L2_MASK		0x000000003fe00000</u></td></tr>
<tr><th id="90">90</th><td><u>#define L1_MASK		0x00000000001ff000</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define L4_FRAME	L4_MASK</u></td></tr>
<tr><th id="93">93</th><td><u>#define L3_FRAME	(L4_FRAME|L3_MASK)</u></td></tr>
<tr><th id="94">94</th><td><u>#define L2_FRAME	(L3_FRAME|L2_MASK)</u></td></tr>
<tr><th id="95">95</th><td><u>#define L1_FRAME	(L2_FRAME|L1_MASK)</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> * x86 PTE/PDE bits.</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define PTE_P		0x0000000000000001	/* Present */</u></td></tr>
<tr><th id="101">101</th><td><u>#define PTE_W		0x0000000000000002	/* Write */</u></td></tr>
<tr><th id="102">102</th><td><u>#define PTE_U		0x0000000000000004	/* User */</u></td></tr>
<tr><th id="103">103</th><td><u>#define PTE_PWT		0x0000000000000008	/* Write-Through */</u></td></tr>
<tr><th id="104">104</th><td><u>#define PTE_PCD		0x0000000000000010	/* Cache-Disable */</u></td></tr>
<tr><th id="105">105</th><td><u>#define PTE_A		0x0000000000000020	/* Accessed */</u></td></tr>
<tr><th id="106">106</th><td><u>#define PTE_D		0x0000000000000040	/* Dirty */</u></td></tr>
<tr><th id="107">107</th><td><u>#define PTE_PAT		0x0000000000000080	/* PAT on 4KB Pages */</u></td></tr>
<tr><th id="108">108</th><td><u>#define PTE_PS		0x0000000000000080	/* Large Page Size */</u></td></tr>
<tr><th id="109">109</th><td><u>#define PTE_G		0x0000000000000100	/* Global Translation */</u></td></tr>
<tr><th id="110">110</th><td><u>#define PTE_AVL1	0x0000000000000200	/* Ignored by Hardware */</u></td></tr>
<tr><th id="111">111</th><td><u>#define PTE_AVL2	0x0000000000000400	/* Ignored by Hardware */</u></td></tr>
<tr><th id="112">112</th><td><u>#define PTE_AVL3	0x0000000000000800	/* Ignored by Hardware */</u></td></tr>
<tr><th id="113">113</th><td><u>#define PTE_LGPAT	0x0000000000001000	/* PAT on Large Pages */</u></td></tr>
<tr><th id="114">114</th><td><u>#define PTE_NX		0x8000000000000000	/* No Execute */</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define PTE_4KFRAME	0x000ffffffffff000</u></td></tr>
<tr><th id="117">117</th><td><u>#define PTE_2MFRAME	0x000fffffffe00000</u></td></tr>
<tr><th id="118">118</th><td><u>#define PTE_1GFRAME	0x000fffffc0000000</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define PTE_FRAME	PTE_4KFRAME</u></td></tr>
<tr><th id="121">121</th><td><u>#define PTE_LGFRAME	PTE_2MFRAME</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* XXX To be deleted. */</i></td></tr>
<tr><th id="124">124</th><td><u>#define PG_V		PTE_P</u></td></tr>
<tr><th id="125">125</th><td><u>#define PG_RW		PTE_W</u></td></tr>
<tr><th id="126">126</th><td><u>#define PG_u		PTE_U</u></td></tr>
<tr><th id="127">127</th><td><u>#define PG_WT		PTE_PWT</u></td></tr>
<tr><th id="128">128</th><td><u>#define PG_N		PTE_PCD</u></td></tr>
<tr><th id="129">129</th><td><u>#define PG_U		PTE_A</u></td></tr>
<tr><th id="130">130</th><td><u>#define PG_M		PTE_D</u></td></tr>
<tr><th id="131">131</th><td><u>#define PG_PAT		PTE_PAT</u></td></tr>
<tr><th id="132">132</th><td><u>#define PG_PS		PTE_PS</u></td></tr>
<tr><th id="133">133</th><td><u>#define PG_G		PTE_G</u></td></tr>
<tr><th id="134">134</th><td><u>#define PG_AVAIL1	PTE_AVL1</u></td></tr>
<tr><th id="135">135</th><td><u>#define PG_AVAIL2	PTE_AVL2</u></td></tr>
<tr><th id="136">136</th><td><u>#define PG_AVAIL3	PTE_AVL3</u></td></tr>
<tr><th id="137">137</th><td><u>#define PG_LGPAT	PTE_LGPAT</u></td></tr>
<tr><th id="138">138</th><td><u>#define PG_FRAME	PTE_FRAME</u></td></tr>
<tr><th id="139">139</th><td><u>#define PG_NX		PTE_NX</u></td></tr>
<tr><th id="140">140</th><td><u>#define PG_2MFRAME	PTE_2MFRAME</u></td></tr>
<tr><th id="141">141</th><td><u>#define PG_1GFRAME	PTE_1GFRAME</u></td></tr>
<tr><th id="142">142</th><td><u>#define PG_LGFRAME	PTE_LGFRAME</u></td></tr>
<tr><th id="143">143</th><td><u>#define PG_KW		PTE_W</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#include &lt;x86/pte.h&gt;</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#<span data-ppcond="41">else</span>   /*      !__x86_64__      */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#include <a href="../../i386/include/pte.h.html">&lt;i386/pte.h&gt;</a></u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#<span data-ppcond="41">endif</span>  /*      !__x86_64__      */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="38">endif</span> /* _AMD64_PTE_H_ */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../common/lib/libutil/proc_compare.c.html'>netbsd/common/lib/libutil/proc_compare.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
