# âš™ï¸ SOC_TAPEOUT_VSD â€” ToolS Installation and Setup Guide

## ğŸ–¥ï¸ **Before You Begin â€“ System Checklist**  

Make sure your system is ready for synthesis, simulation, and layout by meeting the **minimum hardware/software requirements** below:  

<div align="center">

| ğŸ”§ **Component** | âœ… **Recommended Setup** |
|------------------|--------------------------|
| ğŸ§ **OS**        | Ubuntu 20.04 LTS or newer |
| ğŸ’¾ **Memory**    | 6 GB (8 GB+ preferred ğŸš€) |
| ğŸ’¿ **Disk**      | 50 GB free storage |
| âš¡ **CPU Cores** | 4 vCPUs (multi-core boosts speed) |

</div>  

---

## ğŸ“‘ Tools to Install
Click a tool name to jump to installation instructions ğŸ‘‡

- [Yosys](#1-yosys-synthesis-tool)  
- [Iverilog](#2-iverilog) 
- [GTKWave](#3-gtkwave-waveform-viewer)  
- [NGSpice](#4-ngspice-circuit-simulator)  
- [Magic](#5-magic-vlsi-layout-tool)  
- [OpenLane](#6-openlane-physical-design-flow)  

---

## ğŸ›  Installed Tools & Verification

### 1. Yosys (Synthesis Tool)

<details>
<summary><b>Purpose:</b> Yosys is an open-source logic synthesis tool that converts HDL (like Verilog) into gate-level netlists for FPGA or ASIC implementation. It also performs optimization, analysis, and verification of digital designs.</summary>

</details>

## âœ… **Yosys Installation**

```bash
## Yosys

# Clone the Yosys repository from GitHub
$ git clone https://github.com/YosysHQ/yosys.git

# Change directory to the cloned yosys folder
$ cd yosys

# Install 'make', a build automation tool
$ sudo apt install make

# Install all dependencies required to build Yosys
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Configure Yosys to use GCC for compilation
$ make config-gcc

# Initialize Git submodules (required for abc)
$ git submodule update --init --recursive

# Compile the Yosys source code into executable binaries
$ make

# Install the compiled Yosys binaries system-wide
$ sudo make install
```


## ğŸ“· **Installation Verification**

```bash
# Run Yosys after installation
$ yosys

# Verify license
$ license
```

<p align="center">
    <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/yosys.png?raw=true" 
       alt="Yosys Installed" width="600"/>
</p>

<div align="center">
  âœ…  <b>Yosys Successfully Installed</b>b>
</div>

### 2. Iverilog

<details>
<summary><b>Purpose:</b> Iverilog is an open-source Verilog simulation and compilation tool. It allows you to compile Verilog code into executable simulations and run functional verification of your designs before synthesis.</summary>

</details>

## âœ… **IVerilog Installation**

```bash
## IVerilog

# Update the package lists for upgrades and new package installations
sudo apt-get update

# Install IVerilog  for compiling and simulating Verilog code
sudo apt-get install iverilog
```
## ğŸ“· **Installation Verification**

```bash
# Run Iverilog after installation
$ iverilog
```

<p align="center">
    <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD/blob/main/Week_0/Images/iverilog.png?raw=true" 
       alt="IVerilog Installed" width="600"/>
</p>

<div align="center">
  âœ…  <b></b>IVerilog Successfully Installed</div>b>
    
</div>

### 3. GTKWave (Waveform Viewer)

<details>
<summary><b>Purpose:</b> GTKWave is an open-source waveform viewer used to analyze simulation output files (like VCD, LXT, FST) generated by tools such as Icarus Verilog or Yosys. It helps visualize signal transitions and debug digital designs interactively..</summary>

</details>

## âœ… **GTKWave Installation**

```bash
# Update packages
$ sudo apt update

# Install GTKWave
$ sudo apt install gtkwave
```
## ğŸ“· **Installation Verification**

```bash
# Run GTKWave after installation
$ gtkwave
```
<p align="center">
  <img src="" 
       alt="GTKWave Installed" width="600"/>
</p>

<div align="center">
  âœ… <b>GTKWave Successfully Installed</b>
</div>








