\hypertarget{struct_h_r_t_i_m___master___type_def}{}\doxysection{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___master___type_def}\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}


High resolution Timer (HRTIM)  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a524e134cec519206cb41d0545e382978}{MISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a3c63e23e3bcb2cd51646002911405d54}{MICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad42581571d923c54d9573f0cd66e380f}{MDIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a0465de102b796f73f17dfe7e88d9d85e}{MCNTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad30d075d6199cc9fa8b9bb90cbe4b631}{MPER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a84f8332c921c937347b2695717f309fd}{MREP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_afcea0265eb206c6aaf68ef3d3b22aefe}{MCMP1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_abb1dedb840292e8557cbb9448e28d035}{MCMP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a9fa36b9015cab479586177451cf2410c}{MCMP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad8c9ecfd94b961ab9230ad90ec9e2027}{MCMP4R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_aad3feeb342cb1b610e1d1cc3ba6b1f46}{RESERVED1}} \mbox{[}20\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
High resolution Timer (HRTIM) 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01666}{1666}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_afcea0265eb206c6aaf68ef3d3b22aefe}\label{struct_h_r_t_i_m___master___type_def_afcea0265eb206c6aaf68ef3d3b22aefe}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP1R@{MCMP1R}}
\index{MCMP1R@{MCMP1R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP1R}{MCMP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCMP1R}

HRTIM Master Timer compare 1 register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01675}{1675}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_abb1dedb840292e8557cbb9448e28d035}\label{struct_h_r_t_i_m___master___type_def_abb1dedb840292e8557cbb9448e28d035}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP2R@{MCMP2R}}
\index{MCMP2R@{MCMP2R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP2R}{MCMP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCMP2R}

HRTIM Master Timer compare 2 register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01677}{1677}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a9fa36b9015cab479586177451cf2410c}\label{struct_h_r_t_i_m___master___type_def_a9fa36b9015cab479586177451cf2410c}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP3R@{MCMP3R}}
\index{MCMP3R@{MCMP3R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP3R}{MCMP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCMP3R}

HRTIM Master Timer compare 3 register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01678}{1678}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ad8c9ecfd94b961ab9230ad90ec9e2027}\label{struct_h_r_t_i_m___master___type_def_ad8c9ecfd94b961ab9230ad90ec9e2027}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP4R@{MCMP4R}}
\index{MCMP4R@{MCMP4R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCMP4R}{MCMP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCMP4R}

HRTIM Master Timer compare 4 register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01679}{1679}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a0465de102b796f73f17dfe7e88d9d85e}\label{struct_h_r_t_i_m___master___type_def_a0465de102b796f73f17dfe7e88d9d85e}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCNTR@{MCNTR}}
\index{MCNTR@{MCNTR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCNTR}{MCNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCNTR}

HRTIM Master Timer counter register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01672}{1672}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_h_r_t_i_m___master___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

HRTIM Master Timer control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01668}{1668}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ad42581571d923c54d9573f0cd66e380f}\label{struct_h_r_t_i_m___master___type_def_ad42581571d923c54d9573f0cd66e380f}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MDIER@{MDIER}}
\index{MDIER@{MDIER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MDIER}{MDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MDIER}

HRTIM Master Timer DMA/interrupt enable register Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01671}{1671}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a3c63e23e3bcb2cd51646002911405d54}\label{struct_h_r_t_i_m___master___type_def_a3c63e23e3bcb2cd51646002911405d54}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MICR@{MICR}}
\index{MICR@{MICR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MICR}{MICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MICR}

HRTIM Master Timer interrupt clear register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01670}{1670}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a524e134cec519206cb41d0545e382978}\label{struct_h_r_t_i_m___master___type_def_a524e134cec519206cb41d0545e382978}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

HRTIM Master Timer interrupt status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01669}{1669}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_ad30d075d6199cc9fa8b9bb90cbe4b631}\label{struct_h_r_t_i_m___master___type_def_ad30d075d6199cc9fa8b9bb90cbe4b631}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MPER@{MPER}}
\index{MPER@{MPER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPER}{MPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPER}

HRTIM Master Timer period register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01673}{1673}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_a84f8332c921c937347b2695717f309fd}\label{struct_h_r_t_i_m___master___type_def_a84f8332c921c937347b2695717f309fd}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MREP@{MREP}}
\index{MREP@{MREP}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MREP}{MREP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MREP}

HRTIM Master Timer repetition register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01674}{1674}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_h_r_t_i_m___master___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01676}{1676}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___master___type_def_aad3feeb342cb1b610e1d1cc3ba6b1f46}\label{struct_h_r_t_i_m___master___type_def_aad3feeb342cb1b610e1d1cc3ba6b1f46}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}20\mbox{]}}

Reserved, 0x30..0x7C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01680}{1680}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
