<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3040{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_3040{left:69px;bottom:68px;letter-spacing:-0.11px;}
#t3_3040{left:98px;bottom:68px;letter-spacing:0.1px;}
#t4_3040{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_3040{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_3040{left:160px;bottom:1088px;letter-spacing:-0.12px;}
#t7_3040{left:420px;bottom:1088px;letter-spacing:-0.06px;}
#t8_3040{left:802px;bottom:1088px;letter-spacing:-0.13px;}
#t9_3040{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_3040{left:164px;bottom:1072px;letter-spacing:-0.13px;word-spacing:0.88px;}
#tb_3040{left:546px;bottom:1072px;letter-spacing:-0.06px;}
#tc_3040{left:802px;bottom:1072px;letter-spacing:-0.13px;}
#td_3040{left:69px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_3040{left:164px;bottom:1057px;letter-spacing:-0.15px;}
#tf_3040{left:354px;bottom:1057px;letter-spacing:-0.06px;}
#tg_3040{left:802px;bottom:1057px;letter-spacing:-0.13px;}
#th_3040{left:69px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_3040{left:164px;bottom:1042px;letter-spacing:-0.15px;}
#tj_3040{left:336px;bottom:1042px;letter-spacing:-0.06px;}
#tk_3040{left:802px;bottom:1042px;letter-spacing:-0.13px;}
#tl_3040{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tm_3040{left:160px;bottom:1027px;letter-spacing:-0.12px;}
#tn_3040{left:390px;bottom:1027px;letter-spacing:-0.06px;}
#to_3040{left:802px;bottom:1027px;letter-spacing:-0.13px;}
#tp_3040{left:69px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tq_3040{left:164px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_3040{left:456px;bottom:1011px;letter-spacing:-0.06px;}
#ts_3040{left:802px;bottom:1011px;letter-spacing:-0.13px;}
#tt_3040{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tu_3040{left:164px;bottom:996px;letter-spacing:-0.12px;}
#tv_3040{left:480px;bottom:996px;letter-spacing:-0.06px;}
#tw_3040{left:802px;bottom:996px;letter-spacing:-0.13px;}
#tx_3040{left:69px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_3040{left:164px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_3040{left:450px;bottom:981px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t10_3040{left:802px;bottom:981px;letter-spacing:-0.13px;}
#t11_3040{left:69px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_3040{left:164px;bottom:965px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_3040{left:480px;bottom:965px;letter-spacing:-0.06px;}
#t14_3040{left:802px;bottom:965px;letter-spacing:-0.13px;}
#t15_3040{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_3040{left:160px;bottom:950px;letter-spacing:-0.12px;}
#t17_3040{left:390px;bottom:950px;letter-spacing:-0.06px;}
#t18_3040{left:802px;bottom:950px;letter-spacing:-0.13px;}
#t19_3040{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1a_3040{left:164px;bottom:935px;letter-spacing:-0.16px;}
#t1b_3040{left:270px;bottom:935px;letter-spacing:-0.06px;}
#t1c_3040{left:802px;bottom:935px;letter-spacing:-0.13px;}
#t1d_3040{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1e_3040{left:161px;bottom:920px;letter-spacing:-0.11px;}
#t1f_3040{left:750px;bottom:920px;letter-spacing:-0.06px;}
#t1g_3040{left:802px;bottom:920px;letter-spacing:-0.16px;}
#t1h_3040{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1i_3040{left:160px;bottom:904px;letter-spacing:-0.12px;}
#t1j_3040{left:348px;bottom:904px;letter-spacing:-0.06px;}
#t1k_3040{left:802px;bottom:904px;letter-spacing:-0.13px;}
#t1l_3040{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1m_3040{left:160px;bottom:889px;letter-spacing:-0.13px;}
#t1n_3040{left:546px;bottom:889px;letter-spacing:-0.06px;}
#t1o_3040{left:802px;bottom:889px;letter-spacing:-0.13px;}
#t1p_3040{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_3040{left:160px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_3040{left:300px;bottom:874px;letter-spacing:-0.06px;}
#t1s_3040{left:802px;bottom:874px;letter-spacing:-0.13px;}
#t1t_3040{left:69px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1u_3040{left:160px;bottom:859px;letter-spacing:-0.12px;}
#t1v_3040{left:378px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1w_3040{left:810px;bottom:859px;letter-spacing:-0.18px;}
#t1x_3040{left:69px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1y_3040{left:160px;bottom:843px;letter-spacing:-0.11px;}
#t1z_3040{left:330px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_3040{left:810px;bottom:843px;letter-spacing:-0.18px;}
#t21_3040{left:69px;bottom:828px;letter-spacing:-0.12px;}
#t22_3040{left:161px;bottom:828px;letter-spacing:-0.13px;}
#t23_3040{left:528px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t24_3040{left:810px;bottom:828px;letter-spacing:-0.18px;}
#t25_3040{left:69px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t26_3040{left:160px;bottom:813px;letter-spacing:-0.12px;}
#t27_3040{left:258px;bottom:813px;letter-spacing:-0.06px;}
#t28_3040{left:810px;bottom:813px;letter-spacing:-0.18px;}
#t29_3040{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_3040{left:161px;bottom:797px;letter-spacing:-0.12px;}
#t2b_3040{left:660px;bottom:797px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2c_3040{left:810px;bottom:797px;letter-spacing:-0.13px;}
#t2d_3040{left:69px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_3040{left:161px;bottom:782px;letter-spacing:-0.12px;}
#t2f_3040{left:702px;bottom:782px;letter-spacing:-0.06px;}
#t2g_3040{left:810px;bottom:782px;letter-spacing:-0.13px;}
#t2h_3040{left:69px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_3040{left:161px;bottom:767px;letter-spacing:-0.12px;}
#t2j_3040{left:480px;bottom:767px;letter-spacing:-0.06px;}
#t2k_3040{left:802px;bottom:767px;letter-spacing:-0.13px;}
#t2l_3040{left:69px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2m_3040{left:160px;bottom:752px;letter-spacing:-0.12px;}
#t2n_3040{left:438px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_3040{left:802px;bottom:752px;letter-spacing:-0.13px;}
#t2p_3040{left:69px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2q_3040{left:160px;bottom:736px;letter-spacing:-0.12px;}
#t2r_3040{left:366px;bottom:736px;letter-spacing:-0.06px;}
#t2s_3040{left:802px;bottom:736px;letter-spacing:-0.13px;}
#t2t_3040{left:69px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_3040{left:160px;bottom:721px;letter-spacing:-0.13px;}
#t2v_3040{left:564px;bottom:721px;letter-spacing:-0.06px;}
#t2w_3040{left:802px;bottom:721px;letter-spacing:-0.13px;}
#t2x_3040{left:69px;bottom:706px;letter-spacing:-0.11px;}
#t2y_3040{left:161px;bottom:706px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2z_3040{left:546px;bottom:706px;letter-spacing:-0.06px;}
#t30_3040{left:802px;bottom:706px;letter-spacing:-0.13px;}
#t31_3040{left:69px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t32_3040{left:160px;bottom:690px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t33_3040{left:324px;bottom:690px;letter-spacing:-0.06px;}
#t34_3040{left:802px;bottom:690px;letter-spacing:-0.13px;}
#t35_3040{left:69px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_3040{left:161px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t37_3040{left:534px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_3040{left:802px;bottom:675px;letter-spacing:-0.13px;}
#t39_3040{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3a_3040{left:160px;bottom:660px;letter-spacing:-0.13px;}
#t3b_3040{left:294px;bottom:660px;letter-spacing:-0.06px;}
#t3c_3040{left:802px;bottom:660px;letter-spacing:-0.13px;}
#t3d_3040{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3e_3040{left:161px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_3040{left:312px;bottom:645px;letter-spacing:-0.06px;}
#t3g_3040{left:802px;bottom:645px;letter-spacing:-0.13px;}
#t3h_3040{left:69px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3i_3040{left:161px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_3040{left:522px;bottom:629px;letter-spacing:-0.06px;}
#t3k_3040{left:802px;bottom:629px;letter-spacing:-0.13px;}
#t3l_3040{left:69px;bottom:614px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3m_3040{left:161px;bottom:614px;letter-spacing:-0.12px;}
#t3n_3040{left:468px;bottom:614px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t3o_3040{left:802px;bottom:614px;letter-spacing:-0.13px;}
#t3p_3040{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3q_3040{left:160px;bottom:599px;letter-spacing:-0.12px;}
#t3r_3040{left:366px;bottom:599px;letter-spacing:-0.06px;}
#t3s_3040{left:802px;bottom:599px;letter-spacing:-0.13px;}
#t3t_3040{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3u_3040{left:161px;bottom:584px;letter-spacing:-0.12px;}
#t3v_3040{left:462px;bottom:584px;letter-spacing:-0.06px;}
#t3w_3040{left:802px;bottom:584px;letter-spacing:-0.13px;}
#t3x_3040{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3y_3040{left:160px;bottom:568px;letter-spacing:-0.13px;}
#t3z_3040{left:474px;bottom:568px;letter-spacing:-0.06px;}
#t40_3040{left:802px;bottom:568px;letter-spacing:-0.13px;}
#t41_3040{left:69px;bottom:553px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t42_3040{left:160px;bottom:553px;letter-spacing:-0.12px;}
#t43_3040{left:522px;bottom:553px;letter-spacing:-0.06px;}
#t44_3040{left:802px;bottom:553px;letter-spacing:-0.13px;}
#t45_3040{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t46_3040{left:160px;bottom:538px;letter-spacing:-0.12px;}
#t47_3040{left:450px;bottom:538px;letter-spacing:-0.06px;}
#t48_3040{left:802px;bottom:538px;letter-spacing:-0.13px;}
#t49_3040{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4a_3040{left:161px;bottom:522px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4b_3040{left:324px;bottom:522px;letter-spacing:-0.06px;}
#t4c_3040{left:802px;bottom:522px;letter-spacing:-0.13px;}
#t4d_3040{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4e_3040{left:160px;bottom:507px;letter-spacing:-0.12px;}
#t4f_3040{left:468px;bottom:507px;letter-spacing:-0.06px;}
#t4g_3040{left:802px;bottom:507px;letter-spacing:-0.13px;}
#t4h_3040{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4i_3040{left:161px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4j_3040{left:534px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_3040{left:802px;bottom:492px;letter-spacing:-0.13px;}
#t4l_3040{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4m_3040{left:160px;bottom:477px;letter-spacing:-0.13px;}
#t4n_3040{left:294px;bottom:477px;letter-spacing:-0.06px;}
#t4o_3040{left:802px;bottom:477px;letter-spacing:-0.13px;}
#t4p_3040{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4q_3040{left:161px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4r_3040{left:312px;bottom:461px;letter-spacing:-0.06px;}
#t4s_3040{left:802px;bottom:461px;letter-spacing:-0.13px;}
#t4t_3040{left:69px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4u_3040{left:161px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_3040{left:558px;bottom:446px;letter-spacing:-0.06px;}
#t4w_3040{left:802px;bottom:446px;letter-spacing:-0.13px;}
#t4x_3040{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4y_3040{left:161px;bottom:431px;letter-spacing:-0.11px;}
#t4z_3040{left:510px;bottom:431px;letter-spacing:-0.06px;}
#t50_3040{left:802px;bottom:431px;letter-spacing:-0.13px;}
#t51_3040{left:69px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_3040{left:161px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t53_3040{left:504px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t54_3040{left:802px;bottom:415px;letter-spacing:-0.13px;}
#t55_3040{left:69px;bottom:400px;letter-spacing:-0.12px;}
#t56_3040{left:161px;bottom:400px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t57_3040{left:606px;bottom:400px;letter-spacing:-0.06px;}
#t58_3040{left:802px;bottom:400px;letter-spacing:-0.14px;}
#t59_3040{left:69px;bottom:385px;letter-spacing:-0.12px;}
#t5a_3040{left:161px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5b_3040{left:684px;bottom:385px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_3040{left:802px;bottom:385px;letter-spacing:-0.13px;}
#t5d_3040{left:69px;bottom:370px;letter-spacing:-0.12px;}
#t5e_3040{left:161px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5f_3040{left:624px;bottom:370px;letter-spacing:-0.06px;}
#t5g_3040{left:802px;bottom:370px;letter-spacing:-0.14px;}
#t5h_3040{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5i_3040{left:160px;bottom:354px;letter-spacing:-0.12px;}
#t5j_3040{left:462px;bottom:354px;letter-spacing:-0.06px;}
#t5k_3040{left:802px;bottom:354px;letter-spacing:-0.13px;}
#t5l_3040{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5m_3040{left:160px;bottom:339px;letter-spacing:-0.11px;}
#t5n_3040{left:378px;bottom:339px;letter-spacing:-0.06px;}
#t5o_3040{left:802px;bottom:339px;letter-spacing:-0.13px;}
#t5p_3040{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5q_3040{left:161px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5r_3040{left:324px;bottom:324px;letter-spacing:-0.06px;}
#t5s_3040{left:802px;bottom:324px;letter-spacing:-0.13px;}
#t5t_3040{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5u_3040{left:160px;bottom:309px;letter-spacing:-0.13px;}
#t5v_3040{left:294px;bottom:309px;letter-spacing:-0.06px;}
#t5w_3040{left:802px;bottom:309px;letter-spacing:-0.13px;}
#t5x_3040{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5y_3040{left:161px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5z_3040{left:312px;bottom:293px;letter-spacing:-0.06px;}
#t60_3040{left:802px;bottom:293px;letter-spacing:-0.13px;}
#t61_3040{left:69px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t62_3040{left:161px;bottom:278px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t63_3040{left:69px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t64_3040{left:164px;bottom:263px;letter-spacing:-0.12px;}
#t65_3040{left:624px;bottom:263px;letter-spacing:-0.06px;}
#t66_3040{left:802px;bottom:263px;letter-spacing:-0.13px;}
#t67_3040{left:69px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t68_3040{left:161px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t69_3040{left:504px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_3040{left:802px;bottom:247px;letter-spacing:-0.13px;}
#t6b_3040{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6c_3040{left:160px;bottom:232px;letter-spacing:-0.13px;}
#t6d_3040{left:660px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6e_3040{left:802px;bottom:232px;letter-spacing:-0.14px;}
#t6f_3040{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6g_3040{left:160px;bottom:217px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6h_3040{left:342px;bottom:217px;letter-spacing:-0.06px;}
#t6i_3040{left:802px;bottom:217px;letter-spacing:-0.13px;}
#t6j_3040{left:69px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6k_3040{left:161px;bottom:202px;letter-spacing:-0.12px;}
#t6l_3040{left:780px;bottom:202px;letter-spacing:-0.08px;word-spacing:0.02px;}
#t6m_3040{left:802px;bottom:202px;letter-spacing:-0.14px;}
#t6n_3040{left:69px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_3040{left:161px;bottom:186px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t6p_3040{left:69px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6q_3040{left:161px;bottom:171px;letter-spacing:-0.12px;}
#t6r_3040{left:161px;bottom:156px;letter-spacing:-0.15px;}
#t6s_3040{left:216px;bottom:156px;letter-spacing:-0.06px;}
#t6t_3040{left:802px;bottom:156px;letter-spacing:-0.13px;}
#t6u_3040{left:69px;bottom:140px;letter-spacing:-0.12px;}
#t6v_3040{left:161px;bottom:140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6w_3040{left:624px;bottom:140px;letter-spacing:-0.06px;}
#t6x_3040{left:802px;bottom:140px;letter-spacing:-0.14px;}
#t6y_3040{left:69px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6z_3040{left:161px;bottom:125px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_3040{left:678px;bottom:125px;letter-spacing:-0.05px;}
#t71_3040{left:802px;bottom:125px;letter-spacing:-0.14px;}
#t72_3040{left:69px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t73_3040{left:161px;bottom:110px;letter-spacing:-0.12px;}
#t74_3040{left:762px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t75_3040{left:802px;bottom:110px;letter-spacing:-0.13px;}

.s1_3040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_3040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_3040{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3040{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3040" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3040" style="-webkit-user-select: none;"><object width="935" height="1210" data="3040/3040.svg" type="image/svg+xml" id="pdf3040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3040" class="t s1_3040">CONTENTS </span>
<span id="t2_3040" class="t s2_3040">xlvi </span><span id="t3_3040" class="t s3_3040">Vol. 3A </span>
<span id="t4_3040" class="t s4_3040">PAGE </span>
<span id="t5_3040" class="t s2_3040">Table 18-6. </span><span id="t6_3040" class="t s2_3040">CPL-Qualified Branch Trace Store Encodings </span><span id="t7_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_3040" class="t s2_3040">18-26 </span>
<span id="t9_3040" class="t s2_3040">Table 18-7. </span><span id="ta_3040" class="t s2_3040">MSR_LASTBRANCH_x_TO_IP for the Goldmont Microarchitecture </span><span id="tb_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_3040" class="t s2_3040">18-28 </span>
<span id="td_3040" class="t s2_3040">Table 18-8. </span><span id="te_3040" class="t s2_3040">MSR_LASTBRANCH_x_FROM_IP </span><span id="tf_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_3040" class="t s2_3040">18-30 </span>
<span id="th_3040" class="t s2_3040">Table 18-9. </span><span id="ti_3040" class="t s2_3040">MSR_LASTBRANCH_x_TO_IP </span><span id="tj_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_3040" class="t s2_3040">18-31 </span>
<span id="tl_3040" class="t s2_3040">Table 18-10. </span><span id="tm_3040" class="t s2_3040">LBR Stack Size and TOS Pointer Range </span><span id="tn_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_3040" class="t s2_3040">18-31 </span>
<span id="tp_3040" class="t s2_3040">Table 18-11. </span><span id="tq_3040" class="t s2_3040">MSR_LBR_SELECT for Nehalem Microarchitecture </span><span id="tr_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_3040" class="t s2_3040">18-31 </span>
<span id="tt_3040" class="t s2_3040">Table 18-12. </span><span id="tu_3040" class="t s2_3040">MSR_LBR_SELECT for Sandy Bridge Microarchitecture </span><span id="tv_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_3040" class="t s2_3040">18-32 </span>
<span id="tx_3040" class="t s2_3040">Table 18-13. </span><span id="ty_3040" class="t s2_3040">MSR_LBR_SELECT for Haswell Microarchitecture </span><span id="tz_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_3040" class="t s2_3040">18-32 </span>
<span id="t11_3040" class="t s2_3040">Table 18-14. </span><span id="t12_3040" class="t s2_3040">MSR_LASTBRANCH_x_FROM_IP with TSX Information </span><span id="t13_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_3040" class="t s2_3040">18-33 </span>
<span id="t15_3040" class="t s2_3040">Table 18-15. </span><span id="t16_3040" class="t s2_3040">LBR Stack Size and TOS Pointer Range </span><span id="t17_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_3040" class="t s2_3040">18-34 </span>
<span id="t19_3040" class="t s2_3040">Table 18-16. </span><span id="t1a_3040" class="t s2_3040">MSR_LBR_INFO_x </span><span id="t1b_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_3040" class="t s2_3040">18-34 </span>
<span id="t1d_3040" class="t s2_3040">Table 18-17. </span><span id="t1e_3040" class="t s2_3040">LBR MSR Stack Size and TOS Pointer Range for the Pentium® 4 and the Intel® Xeon® Processor Family </span><span id="t1f_3040" class="t s2_3040">. . . . . . . . . </span><span id="t1g_3040" class="t s2_3040">18-37 </span>
<span id="t1h_3040" class="t s2_3040">Table 18-18. </span><span id="t1i_3040" class="t s2_3040">Monitoring Supported Event IDs </span><span id="t1j_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_3040" class="t s2_3040">18-48 </span>
<span id="t1l_3040" class="t s2_3040">Table 18-19. </span><span id="t1m_3040" class="t s2_3040">Re-indexing of COS Numbers and Mapping to CAT/CDP Mask MSRs </span><span id="t1n_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_3040" class="t s2_3040">18-62 </span>
<span id="t1p_3040" class="t s2_3040">Table 18-20. </span><span id="t1q_3040" class="t s2_3040">MBA Delay Value MSRs </span><span id="t1r_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_3040" class="t s2_3040">18-68 </span>
<span id="t1t_3040" class="t s2_3040">Table 19-1. </span><span id="t1u_3040" class="t s2_3040">LBR IP Values for Various Operations </span><span id="t1v_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_3040" class="t s2_3040">19-2 </span>
<span id="t1x_3040" class="t s2_3040">Table 19-2. </span><span id="t1y_3040" class="t s2_3040">Branch Type Filtering Details </span><span id="t1z_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_3040" class="t s2_3040">19-3 </span>
<span id="t21_3040" class="t s2_3040">Table 19-3. </span><span id="t22_3040" class="t s2_3040">IA32_LBR_x_INFO and IA32_LER_INFO Branch Type Encodings </span><span id="t23_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_3040" class="t s2_3040">19-4 </span>
<span id="t25_3040" class="t s2_3040">Table 19-4. </span><span id="t26_3040" class="t s2_3040">LBR VMCS Fields</span><span id="t27_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_3040" class="t s2_3040">19-5 </span>
<span id="t29_3040" class="t s2_3040">Table 20-1. </span><span id="t2a_3040" class="t s2_3040">UMask and Event Select Encodings for Pre-Defined Architectural Performance Events </span><span id="t2b_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_3040" class="t s2_3040">20-5 </span>
<span id="t2d_3040" class="t s2_3040">Table 20-2. </span><span id="t2e_3040" class="t s2_3040">Association of Fixed-Function Performance Counters with Architectural Performance Events </span><span id="t2f_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . </span><span id="t2g_3040" class="t s2_3040">20-9 </span>
<span id="t2h_3040" class="t s2_3040">Table 20-3. </span><span id="t2i_3040" class="t s2_3040">PEBS Record Format for Intel Core i7 Processor Family </span><span id="t2j_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_3040" class="t s2_3040">20-20 </span>
<span id="t2l_3040" class="t s2_3040">Table 20-4. </span><span id="t2m_3040" class="t s2_3040">Data Source Encoding for Load Latency Record </span><span id="t2n_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_3040" class="t s2_3040">20-23 </span>
<span id="t2p_3040" class="t s2_3040">Table 20-5. </span><span id="t2q_3040" class="t s2_3040">Off-Core Response Event Encoding </span><span id="t2r_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_3040" class="t s2_3040">20-24 </span>
<span id="t2t_3040" class="t s2_3040">Table 20-6. </span><span id="t2u_3040" class="t s2_3040">MSR_OFFCORE_RSP_0 and MSR_OFFCORE_RSP_1 Bit Field Definition</span><span id="t2v_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_3040" class="t s2_3040">20-25 </span>
<span id="t2x_3040" class="t s2_3040">Table 20-7. </span><span id="t2y_3040" class="t s2_3040">Opcode Field Encoding for MSR_UNCORE_ADDR_OPCODE_MATCH </span><span id="t2z_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_3040" class="t s2_3040">20-30 </span>
<span id="t31_3040" class="t s2_3040">Table 20-8. </span><span id="t32_3040" class="t s2_3040">Uncore PMU MSR Summary </span><span id="t33_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_3040" class="t s2_3040">20-32 </span>
<span id="t35_3040" class="t s2_3040">Table 20-9. </span><span id="t36_3040" class="t s2_3040">Uncore PMU MSR Summary for Intel® Xeon® Processor E7 Family </span><span id="t37_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_3040" class="t s2_3040">20-33 </span>
<span id="t39_3040" class="t s2_3040">Table 20-10. </span><span id="t3a_3040" class="t s2_3040">Core PMU Comparison </span><span id="t3b_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_3040" class="t s2_3040">20-34 </span>
<span id="t3d_3040" class="t s2_3040">Table 20-11. </span><span id="t3e_3040" class="t s2_3040">PEBS Facility Comparison </span><span id="t3f_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_3040" class="t s2_3040">20-37 </span>
<span id="t3h_3040" class="t s2_3040">Table 20-12. </span><span id="t3i_3040" class="t s2_3040">PEBS Performance Events for Sandy Bridge Microarchitecture </span><span id="t3j_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_3040" class="t s2_3040">20-38 </span>
<span id="t3l_3040" class="t s2_3040">Table 20-13. </span><span id="t3m_3040" class="t s2_3040">Layout of Data Source Field of Load Latency Record </span><span id="t3n_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_3040" class="t s2_3040">20-40 </span>
<span id="t3p_3040" class="t s2_3040">Table 20-15. </span><span id="t3q_3040" class="t s2_3040">Off-Core Response Event Encoding </span><span id="t3r_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_3040" class="t s2_3040">20-41 </span>
<span id="t3t_3040" class="t s2_3040">Table 20-14. </span><span id="t3u_3040" class="t s2_3040">Layout of Precise Store Information In PEBS Record </span><span id="t3v_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_3040" class="t s2_3040">20-41 </span>
<span id="t3x_3040" class="t s2_3040">Table 20-16. </span><span id="t3y_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Request_Type Field Definition </span><span id="t3z_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_3040" class="t s2_3040">20-42 </span>
<span id="t41_3040" class="t s2_3040">Table 20-17. </span><span id="t42_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Response Supplier Info Field Definition </span><span id="t43_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_3040" class="t s2_3040">20-43 </span>
<span id="t45_3040" class="t s2_3040">Table 20-18. </span><span id="t46_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Snoop Info Field Definition </span><span id="t47_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_3040" class="t s2_3040">20-44 </span>
<span id="t49_3040" class="t s2_3040">Table 20-19. </span><span id="t4a_3040" class="t s2_3040">Uncore PMU MSR Summary </span><span id="t4b_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_3040" class="t s2_3040">20-45 </span>
<span id="t4d_3040" class="t s2_3040">Table 20-20. </span><span id="t4e_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definitions </span><span id="t4f_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_3040" class="t s2_3040">20-46 </span>
<span id="t4h_3040" class="t s2_3040">Table 20-21. </span><span id="t4i_3040" class="t s2_3040">Uncore PMU MSR Summary for Intel® Xeon® Processor E5 Family </span><span id="t4j_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_3040" class="t s2_3040">20-47 </span>
<span id="t4l_3040" class="t s2_3040">Table 20-22. </span><span id="t4m_3040" class="t s2_3040">Core PMU Comparison </span><span id="t4n_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_3040" class="t s2_3040">20-48 </span>
<span id="t4p_3040" class="t s2_3040">Table 20-23. </span><span id="t4q_3040" class="t s2_3040">PEBS Facility Comparison </span><span id="t4r_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_3040" class="t s2_3040">20-48 </span>
<span id="t4t_3040" class="t s2_3040">Table 20-24. </span><span id="t4u_3040" class="t s2_3040">PEBS Record Format for 4th Generation Intel Core Processor Family </span><span id="t4v_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_3040" class="t s2_3040">20-49 </span>
<span id="t4x_3040" class="t s2_3040">Table 20-25. </span><span id="t4y_3040" class="t s2_3040">Precise Events That Supports Data Linear Address Profiling </span><span id="t4z_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_3040" class="t s2_3040">20-50 </span>
<span id="t51_3040" class="t s2_3040">Table 20-26. </span><span id="t52_3040" class="t s2_3040">Layout of Data Linear Address Information In PEBS Record </span><span id="t53_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t54_3040" class="t s2_3040">20-51 </span>
<span id="t55_3040" class="t s2_3040">Table 20-27. </span><span id="t56_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Request_Type Definition (Haswell Microarchitecture) </span><span id="t57_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t58_3040" class="t s2_3040">20-51 </span>
<span id="t59_3040" class="t s2_3040">Table 20-28. </span><span id="t5a_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signatures: 06_3CH, 06_46H) </span><span id="t5b_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . </span><span id="t5c_3040" class="t s2_3040">20-52 </span>
<span id="t5d_3040" class="t s2_3040">Table 20-29. </span><span id="t5e_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_45H) </span><span id="t5f_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_3040" class="t s2_3040">20-52 </span>
<span id="t5h_3040" class="t s2_3040">Table 20-30. </span><span id="t5i_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span><span id="t5j_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5k_3040" class="t s2_3040">20-53 </span>
<span id="t5l_3040" class="t s2_3040">Table 20-31. </span><span id="t5m_3040" class="t s2_3040">TX Abort Information Field Definition </span><span id="t5n_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_3040" class="t s2_3040">20-55 </span>
<span id="t5p_3040" class="t s2_3040">Table 20-32. </span><span id="t5q_3040" class="t s2_3040">Uncore PMU MSR Summary </span><span id="t5r_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_3040" class="t s2_3040">20-55 </span>
<span id="t5t_3040" class="t s2_3040">Table 20-33. </span><span id="t5u_3040" class="t s2_3040">Core PMU Comparison </span><span id="t5v_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_3040" class="t s2_3040">20-57 </span>
<span id="t5x_3040" class="t s2_3040">Table 20-34. </span><span id="t5y_3040" class="t s2_3040">PEBS Facility Comparison </span><span id="t5z_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t60_3040" class="t s2_3040">20-58 </span>
<span id="t61_3040" class="t s2_3040">Table 20-35. </span><span id="t62_3040" class="t s2_3040">PEBS Record Format for the 6th Generation, 7th Generation, and 8th Generation Intel Core Processor Families 20-59 </span>
<span id="t63_3040" class="t s2_3040">Table 20-36. </span><span id="t64_3040" class="t s2_3040">Precise Events for the Skylake, Kaby Lake, and Coffee Lake Microarchitectures </span><span id="t65_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t66_3040" class="t s2_3040">20-60 </span>
<span id="t67_3040" class="t s2_3040">Table 20-37. </span><span id="t68_3040" class="t s2_3040">Layout of Data Linear Address Information In PEBS Record </span><span id="t69_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6a_3040" class="t s2_3040">20-61 </span>
<span id="t6b_3040" class="t s2_3040">Table 20-38. </span><span id="t6c_3040" class="t s2_3040">FrontEnd_Retired Sub-Event Encodings Supported by MSR_PEBS_FRONTEND.EVTSEL </span><span id="t6d_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6e_3040" class="t s2_3040">20-62 </span>
<span id="t6f_3040" class="t s2_3040">Table 20-39. </span><span id="t6g_3040" class="t s2_3040">MSR_PEBS_FRONTEND Layout </span><span id="t6h_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6i_3040" class="t s2_3040">20-62 </span>
<span id="t6j_3040" class="t s2_3040">Table 20-40. </span><span id="t6k_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Request_Type Definition (Skylake, Kaby Lake, and Coffee Lake Microarchitectures) </span><span id="t6l_3040" class="t s2_3040">. . . . </span><span id="t6m_3040" class="t s2_3040">20-63 </span>
<span id="t6n_3040" class="t s2_3040">Table 20-41. </span><span id="t6o_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signatures: 06_4EH, 06_5EH, 06_8EH, 06_9EH). . .20-63 </span>
<span id="t6p_3040" class="t s2_3040">Table 20-42. </span><span id="t6q_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Snoop Info Field Definition (CPUID Signatures: 06_4EH, 06_5EH, 06_8EH, 06_9E, </span>
<span id="t6r_3040" class="t s2_3040">06_55H) </span><span id="t6s_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6t_3040" class="t s2_3040">20-64 </span>
<span id="t6u_3040" class="t s2_3040">Table 20-44. </span><span id="t6v_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_55H) </span><span id="t6w_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6x_3040" class="t s2_3040">20-65 </span>
<span id="t6y_3040" class="t s2_3040">Table 20-43. </span><span id="t6z_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Request_Type Definition (Intel® Xeon® Scalable Processor Family) </span><span id="t70_3040" class="t s2_3040">. . . . . . . . . . . . . . . . . . . . . </span><span id="t71_3040" class="t s2_3040">20-65 </span>
<span id="t72_3040" class="t s2_3040">Table 20-45. </span><span id="t73_3040" class="t s2_3040">MSR_OFFCORE_RSP_x Supplier Info Field Definition (CPUID Signature: 06_55H, Steppings 0x5H - 0xFH)</span><span id="t74_3040" class="t s2_3040">. . . . . . . </span><span id="t75_3040" class="t s2_3040">20-66 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
