set_property SRC_FILE_INFO {cfile:d:/Study/Soc/SOC/labs/lab10/lab10VGA2/lab10VGA2.srcs/sources_1/bd/vgademo/ip/vgademo_processing_system7_0_0/vgademo_processing_system7_0_0.xdc rfile:../../../lab10VGA2.srcs/sources_1/bd/vgademo/ip/vgademo_processing_system7_0_0/vgademo_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:vgademo_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_1 0.19998
