# Semiconductor and Display Process Final Project

A team project that translates an LDO circuit design into process-oriented artifacts including mask flow, cross-section flow, and multi-layer metalization planning.

## 1. Portfolio Snapshot
- Category: Major project (Semiconductor and Display Process)
- Period: **2024.11.26 to 2024.12.10**
- Date reference: root experience CSV

## 2. Project Context
- target circuit context: CMOS LDO with capacitor-heavy structure
- deliverables include:
  - process-rule analysis,
  - layout and MIMIM capacitor planning,
  - mask sequence planning,
  - cross-section and top-view progression.

## 3. Recorded Role Scope
The report team-intro pages list work areas including:
- metalization and device process flow design,
- circuit analysis and cross-section verification,
- front-end mask design support,
- layout verification assistance.

## 4. Technical Highlights
- process-rule-driven mask design workflow,
- MIMIM capacitor area challenge and shared-electrode strategy,
- layer-by-layer metalization documentation,
- full process narrative from active layer to top view.

## 5. Main Evidence
- full final report PDF (117 pages)
- presentation PPTX

## 6. Tech Stack
- domain: semiconductor process and layout documentation
- outputs: mask set, cross-section views, top view, metal layer progression
