strict digraph "" {
	node [label="\N"];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f7cb6dd50>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f7cb40210>",
		fillcolor=firebrick,
		label="19:NS
r_reg <= { 1'b1 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f7cb40210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['reset']",
		label=reset,
		lineno=18];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f7cb40050>",
		fillcolor=firebrick,
		label="22:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f7cb40050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "22:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=18];
	"19:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"22:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2f7cb40410>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2f7cb40590>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "18:IF"	[cond="[]",
		lineno=None];
}
