
*** Running vivado
    with args -log sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sopc.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sopc.tcl -notrace
Command: synth_design -top sopc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 345.707 ; gain = 101.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sopc' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:15]
INFO: [Synth 8-638] synthesizing module 'risc32i' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-638] synthesizing module 'if_id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-638] synthesizing module 'id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:129]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:182]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-638] synthesizing module 'id_ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (4#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
WARNING: [Synth 8-151] case item 5'b00110 is unreachable [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:72]
INFO: [Synth 8-256] done synthesizing module 'ex' (5#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:112]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (6#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:112]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:48]
INFO: [Synth 8-256] done synthesizing module 'mem' (7#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:154]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (8#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:154]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-256] done synthesizing module 'regfile' (9#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-638] synthesizing module 'ctrl' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (10#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'cache' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\99486\Desktop\architecture\risc-v\risc-v\risc-v.srcs\sources_1\new\inst.mem' is read successfully [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:30]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
WARNING: [Synth 8-3848] Net Tx in module/entity cache does not have driver. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:22]
INFO: [Synth 8-256] done synthesizing module 'cache' (11#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
WARNING: [Synth 8-350] instance 'cache0' of module 'cache' requires 15 connections, but only 14 given [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:289]
INFO: [Synth 8-256] done synthesizing module 'risc32i' (12#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
WARNING: [Synth 8-350] instance 'risc32i0' of module 'risc32i' requires 4 connections, but only 2 given [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:15]
WARNING: [Synth 8-3848] Net display_out in module/entity sopc does not have driver. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:8]
INFO: [Synth 8-256] done synthesizing module 'sopc' (13#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
WARNING: [Synth 8-3331] design cache has unconnected port Tx
WARNING: [Synth 8-3331] design cache has unconnected port flush
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design cache has unconnected port inst_addr[10]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design cache has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design cache has unconnected port Rx
WARNING: [Synth 8-3331] design ctrl has unconnected port rst
WARNING: [Synth 8-3331] design regfile has unconnected port stall[4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[3]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[2]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[1]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[3]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port wait_reg_i
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[2]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[10]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[9]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[8]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[7]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[6]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[5]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[4]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[3]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[2]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 561.332 ; gain = 317.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin risc32i0:Rx to constant 0 [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 561.332 ; gain = 317.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 908.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 908.625 ; gain = 664.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 908.625 ; gain = 664.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 908.625 ; gain = 664.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pre_memop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_data_value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'write_data_value_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_mask_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:02:06 . Memory (MB): peak = 908.625 ; gain = 664.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cache__GB0    |           1|     32983|
|2     |cache__GB1    |           1|     16368|
|3     |cache__GB2    |           1|     16368|
|4     |cache__GB3    |           1|     42248|
|5     |cache__GB4    |           1|     11317|
|6     |cache__GB5    |           1|     13923|
|7     |risc32i__GC0  |           1|      6276|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 1024  
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 41    
	   4 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4101  
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1024  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4101  
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pre_memop_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[10]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[9]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[8]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[7]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[6]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[5]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[4]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[3]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[2]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[20]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[21]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[21]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[22]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[22]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[23]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[23]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[24]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[25]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[25]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[26]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[26]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[27]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[27]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[28]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[28]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[29]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[29]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[30]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_addr_off_reg[30]' (FDRE) to 'risc32i0i_6/id_ex0/ex_addr_off_reg[31]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/wait_reg_o_reg' (FDRE) to 'risc32i0i_6/id_ex0/ex_aluop_reg[4]'
INFO: [Synth 8-3886] merging instance 'risc32i0i_6/id_ex0/ex_aluop_reg[4]' (FDRE) to 'risc32i0i_6/id_ex0/ex_alusel_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (risc32i0i_6/\id_ex0/ex_alusel_reg[2] )
INFO: [Synth 8-3886] merging instance 'counter_reg[0]' (FDS) to 'finished_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:30 . Memory (MB): peak = 920.645 ; gain = 676.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|sopc        | regfile0/regs_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cache__GB0    |           1|      8323|
|2     |cache__GB1    |           1|      4080|
|3     |cache__GB2    |           1|      4080|
|4     |cache__GB3    |           1|     10135|
|5     |cache__GB4    |           1|      4851|
|6     |cache__GB5    |           1|      6321|
|7     |risc32i__GC0  |           1|      3777|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:06 ; elapsed = 00:04:46 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:47 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:08 ; elapsed = 00:04:47 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    11|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:04:35 . Memory (MB): peak = 1060.840 ; gain = 469.648
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:04:49 . Memory (MB): peak = 1060.840 ; gain = 816.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 114 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:52 . Memory (MB): peak = 1060.840 ; gain = 829.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sopc_utilization_synth.rpt -pb sopc_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1060.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan  8 16:23:09 2018...
