#--  Synopsys, Inc.
#--  Version S-2021.09-SP2
#--  Project file D:\Lab8\syn\rev_1\run_options.txt
#--  Written on Tue Mar 26 14:51:23 2024


#project files
add_file -vhdl -lib work "../Lab8/design4/src/input_latches.vhd"
add_file -vhdl -lib work "../Lab8/design4/src/decode3to8.vhd"
add_file -vhdl -lib work "../Lab8/design4/src/linedecoder.vhd"


#implementation: "rev_1"
impl -add rev_1 -type fpga

#device options
set_option -technology MACH
set_option -part M4A5-64
set_option -package ""
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 1

# Lattice ispMACH4000
set_option -maxfanin 20
set_option -rw_check_on_ram 1
set_option -maxterms 16
set_option -areadelay 0
set_option -disable_io_insertion 0

# NFilter
set_option -no_sequential_opt 0

# flow_options
set_option -use_unified_compile 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1/latch_decode.edf"
impl -active "rev_1"
