/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_sp_hdc_svt_rvt_hvt
 *       Words:                      2048
 *       Bits:                       32
 *       Mux:                        8
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  Off
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Fri Dec  9 20:12:09 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_tt_1p00v_1p00v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Fri Dec  9 20:12:09 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25.000;
  nom_voltage         : 1.000;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1);
  voltage_map (VDDPE, 1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p00v_1p00v_25c) {
    process      : 1;
    temperature  : 25.000;
    voltage      : 1.000;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p00v_1p00v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_sp_hdc_svt_rvt_hvt_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_sp_hdc_svt_rvt_hvt_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_sp_hdc_svt_rvt_hvt_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_sp_hdc_svt_rvt_hvt_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 11;
    bit_from : 10;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_sp_hdc_svt_rvt_hvt) {
    area : 63098.793450;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 11;
      word_width : 32;
    }
    bus(Q) {
      bus_type : sram_sp_hdc_svt_rvt_hvt_DATA;
      memory_read() {
        address : A;
      }
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.735625, 0.741473, 0.750830, 0.768375, 0.807363, 0.877541, 1.025695", \
             "0.736469, 0.742317, 0.751674, 0.769218, 0.808206, 0.878385, 1.026539", \
             "0.737409, 0.743258, 0.752615, 0.770159, 0.809147, 0.879325, 1.027479", \
             "0.739323, 0.745172, 0.754529, 0.772073, 0.811061, 0.881239, 1.029393", \
             "0.744968, 0.750816, 0.760173, 0.777718, 0.816706, 0.886884, 1.035038", \
             "0.754376, 0.760224, 0.769581, 0.787125, 0.826113, 0.896291, 1.044445", \
             "0.766735, 0.772583, 0.781940, 0.799485, 0.838473, 0.908651, 1.056805" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.748684, 0.752411, 0.758375, 0.769556, 0.794403, 0.839127, 0.933545", \
             "0.749528, 0.753255, 0.759218, 0.770399, 0.795246, 0.839971, 0.934389", \
             "0.750469, 0.754196, 0.760159, 0.771340, 0.796187, 0.840911, 0.935330", \
             "0.752383, 0.756110, 0.762073, 0.773254, 0.798101, 0.842825, 0.937244", \
             "0.758027, 0.761754, 0.767717, 0.778899, 0.803745, 0.848470, 0.942888", \
             "0.767435, 0.771162, 0.777125, 0.788306, 0.813153, 0.857878, 0.952296", \
             "0.779794, 0.783521, 0.789485, 0.800666, 0.825513, 0.870237, 0.964655" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.792589, 0.798437, 0.807794, 0.825339, 0.864326, 0.934505, 1.082659", \
             "0.793432, 0.799280, 0.808637, 0.826182, 0.865170, 0.935348, 1.083502", \
             "0.794373, 0.800221, 0.809578, 0.827123, 0.866111, 0.936289, 1.084443", \
             "0.796287, 0.802135, 0.811492, 0.829037, 0.868025, 0.938203, 1.086357", \
             "0.801931, 0.807780, 0.817137, 0.834681, 0.873669, 0.943847, 1.092001", \
             "0.811339, 0.817187, 0.826544, 0.844089, 0.883077, 0.953255, 1.101409", \
             "0.823699, 0.829547, 0.838904, 0.856448, 0.895436, 0.965615, 1.113769" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.805648, 0.809375, 0.815338, 0.826519, 0.851366, 0.896091, 0.990509", \
             "0.806491, 0.810218, 0.816182, 0.827363, 0.852210, 0.896934, 0.991352", \
             "0.807432, 0.811159, 0.817122, 0.828304, 0.853150, 0.897875, 0.992293", \
             "0.809346, 0.813073, 0.819036, 0.830217, 0.855064, 0.899789, 0.994207", \
             "0.814991, 0.818718, 0.824681, 0.835862, 0.860709, 0.905433, 0.999852", \
             "0.824398, 0.828125, 0.834089, 0.845270, 0.870117, 0.914841, 1.009259", \
             "0.836758, 0.840485, 0.846448, 0.857629, 0.882476, 0.927201, 1.021619" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.873895, 0.879743, 0.889101, 0.906645, 0.945633, 1.015811, 1.163965", \
             "0.874739, 0.880587, 0.889944, 0.907489, 0.946476, 1.016655, 1.164809", \
             "0.875679, 0.881528, 0.890885, 0.908429, 0.947417, 1.017595, 1.165749", \
             "0.877593, 0.883442, 0.892799, 0.910343, 0.949331, 1.019509, 1.167663", \
             "0.883238, 0.889086, 0.898443, 0.915988, 0.954976, 1.025154, 1.173308", \
             "0.892646, 0.898494, 0.907851, 0.925395, 0.964383, 1.034562, 1.182716", \
             "0.905005, 0.910853, 0.920210, 0.937755, 0.976743, 1.046921, 1.195075" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.886954, 0.890682, 0.896645, 0.907826, 0.932673, 0.977397, 1.071815", \
             "0.887798, 0.891525, 0.897488, 0.908669, 0.933516, 0.978241, 1.072659", \
             "0.888739, 0.892466, 0.898429, 0.909610, 0.934457, 0.979181, 1.073600", \
             "0.890653, 0.894380, 0.900343, 0.911524, 0.936371, 0.981095, 1.075514", \
             "0.896297, 0.900024, 0.905988, 0.917169, 0.942016, 0.986740, 1.081158", \
             "0.905705, 0.909432, 0.915395, 0.926576, 0.951423, 0.996148, 1.090566", \
             "0.918064, 0.921791, 0.927755, 0.938936, 0.963783, 1.008507, 1.102925" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.899733, 0.905581, 0.914938, 0.932483, 0.971471, 1.041649, 1.189803", \
             "0.900576, 0.906424, 0.915781, 0.933326, 0.972314, 1.042492, 1.190646", \
             "0.901517, 0.907365, 0.916722, 0.934267, 0.973255, 1.043433, 1.191587", \
             "0.903431, 0.909279, 0.918636, 0.936181, 0.975169, 1.045347, 1.193501", \
             "0.909075, 0.914924, 0.924281, 0.941825, 0.980813, 1.050991, 1.199145", \
             "0.918483, 0.924331, 0.933688, 0.951233, 0.990221, 1.060399, 1.208553", \
             "0.930843, 0.936691, 0.946048, 0.963593, 1.002580, 1.072759, 1.220913" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.912792, 0.916519, 0.922482, 0.933663, 0.958510, 1.003235, 1.097653", \
             "0.913635, 0.917362, 0.923326, 0.934507, 0.959354, 1.004078, 1.098496", \
             "0.914576, 0.918303, 0.924267, 0.935448, 0.960295, 1.005019, 1.099437", \
             "0.916490, 0.920217, 0.926180, 0.937362, 0.962208, 1.006933, 1.101351", \
             "0.922135, 0.925862, 0.931825, 0.943006, 0.967853, 1.012577, 1.106996", \
             "0.931542, 0.935269, 0.941233, 0.952414, 0.977261, 1.021985, 1.116403", \
             "0.943902, 0.947629, 0.953592, 0.964773, 0.989620, 1.034345, 1.128763" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_sp_hdc_svt_rvt_hvt_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.323190, 0.329863, 0.340540, 0.360560, 0.405047, 0.485125, 0.654178", \
              "0.325756, 0.332430, 0.343107, 0.363126, 0.407614, 0.487691, 0.656744", \
              "0.328619, 0.335292, 0.345969, 0.365988, 0.410476, 0.490554, 0.659607", \
              "0.334442, 0.341115, 0.351792, 0.371812, 0.416299, 0.496377, 0.665430", \
              "0.351616, 0.358289, 0.368966, 0.388985, 0.433473, 0.513551, 0.682604", \
              "0.380239, 0.386912, 0.397589, 0.417608, 0.462096, 0.542174, 0.711227", \
              "0.417844, 0.424517, 0.435194, 0.455213, 0.499701, 0.579778, 0.748831" \
            );
          }
          fall_transition(sram_sp_hdc_svt_rvt_hvt_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.033002, 0.041590, 0.053396, 0.072303, 0.114829, 0.197420, 0.378898", \
              "0.032946, 0.041595, 0.053477, 0.072323, 0.114693, 0.197573, 0.378828", \
              "0.032766, 0.041570, 0.053731, 0.072222, 0.114739, 0.197538, 0.378900", \
              "0.032875, 0.041679, 0.053489, 0.072353, 0.114569, 0.197593, 0.378889", \
              "0.032871, 0.041720, 0.053752, 0.072111, 0.114699, 0.198156, 0.378632", \
              "0.032782, 0.041698, 0.053310, 0.072779, 0.114841, 0.197503, 0.378645", \
              "0.032974, 0.041557, 0.053041, 0.072741, 0.114844, 0.198013, 0.379186" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.029131, 0.047281, 0.076322, 0.130772, 0.251773, 0.469576, 0.929380");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.035589, 0.035589, 0.035589, 0.035589, 0.035589, 0.035589, 0.035589");
        }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.030904;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.030;
      min_pulse_width_low : 0.066;
      min_period : 1.114;
      minimum_period() {
        constraint : 0.950;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.007;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.088;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.114;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("10.021667, 10.021667, 10.021667, 10.021667, 10.021667, 10.021667, 10.021667");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("10.473818, 10.473818, 10.473818, 10.473818, 10.473818, 10.473818, 10.473818");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("10.821771, 10.821771, 10.821771, 10.821771, 10.821771, 10.821771, 10.821771");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("10.861058, 10.861058, 10.861058, 10.861058, 10.861058, 10.861058, 10.861058");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760, 0.088760");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("11.375852, 11.375852, 11.375852, 11.375852, 11.375852, 11.375852, 11.375852");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088281, 0.088281, 0.088281, 0.088281, 0.088281, 0.088281, 0.088281");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("11.431821, 11.431821, 11.431821, 11.431821, 11.431821, 11.431821, 11.431821");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088394, 0.088394, 0.088394, 0.088394, 0.088394, 0.088394, 0.088394");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("11.501389, 11.501389, 11.501389, 11.501389, 11.501389, 11.501389, 11.501389");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088417, 0.088417, 0.088417, 0.088417, 0.088417, 0.088417, 0.088417");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & ! \
                  (WEN) \
                   ) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("11.494772, 11.494772, 11.494772, 11.494772, 11.494772, 11.494772, 11.494772");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088484, 0.088484, 0.088484, 0.088484, 0.088484, 0.088484, 0.088484");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.811933, 13.811933, 13.811933, 13.811933, 13.811933, 13.811933, 13.811933");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.203012, 14.203012, 14.203012, 14.203012, 14.203012, 14.203012, 14.203012");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.757213, 14.757213, 14.757213, 14.757213, 14.757213, 14.757213, 14.757213");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.810505, 14.810505, 14.810505, 14.810505, 14.810505, 14.810505, 14.810505");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245, 0.089245");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.604676, 15.604676, 15.604676, 15.604676, 15.604676, 15.604676, 15.604676");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088723, 0.088723, 0.088723, 0.088723, 0.088723, 0.088723, 0.088723");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.670080, 15.670080, 15.670080, 15.670080, 15.670080, 15.670080, 15.670080");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088618, 0.088618, 0.088618, 0.088618, 0.088618, 0.088618, 0.088618");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.726290, 15.726290, 15.726290, 15.726290, 15.726290, 15.726290, 15.726290");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089302, 0.089302, 0.089302, 0.089302, 0.089302, 0.089302, 0.089302");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & \
                 (WEN) \
                  ) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.826046, 15.826046, 15.826046, 15.826046, 15.826046, 15.826046, 15.826046");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088317, 0.088317, 0.088317, 0.088317, 0.088317, 0.088317, 0.088317");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & (CEN)";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.006773, 0.006773, 0.006773, 0.006773, 0.006773, 0.006773, 0.006773");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.069585, 0.069585, 0.069585, 0.069585, 0.069585, 0.069585, 0.069585");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001737;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120931, 0.121732, 0.122624, 0.124441, 0.129797, 0.138725, 0.150454", \
          "0.122121, 0.122940, 0.123853, 0.125711, 0.131191, 0.140323, 0.152322", \
          "0.123448, 0.124288, 0.125224, 0.127128, 0.132745, 0.142106, 0.154405", \
          "0.126149, 0.127030, 0.128012, 0.130011, 0.135907, 0.145734, 0.158643", \
          "0.134112, 0.135116, 0.136236, 0.138514, 0.145233, 0.156431, 0.171143", \
          "0.147384, 0.148593, 0.149942, 0.152685, 0.160775, 0.174260, 0.191975", \
          "0.164821, 0.166300, 0.167948, 0.171303, 0.181195, 0.197683, 0.219344" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141638, 0.145069, 0.148896, 0.156681, 0.179640, 0.217905, 0.268178", \
          "0.142828, 0.146277, 0.150124, 0.157951, 0.181033, 0.219504, 0.270046", \
          "0.144155, 0.147625, 0.151495, 0.159368, 0.182588, 0.221287, 0.272129", \
          "0.146856, 0.150367, 0.154283, 0.162251, 0.185750, 0.224914, 0.276368", \
          "0.154819, 0.158453, 0.162507, 0.170754, 0.195075, 0.235611, 0.288867", \
          "0.168091, 0.171931, 0.176213, 0.184925, 0.210618, 0.253440, 0.309699", \
          "0.185528, 0.189637, 0.194219, 0.203542, 0.231038, 0.276863, 0.337068" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.099943, 0.096513, 0.092686, 0.084901, 0.061942, 0.023676, 0.000000", \
          "0.100787, 0.097356, 0.093530, 0.085745, 0.062785, 0.024520, 0.000000", \
          "0.101728, 0.098297, 0.094470, 0.086685, 0.063726, 0.025460, 0.000000", \
          "0.103642, 0.100211, 0.096384, 0.088599, 0.065640, 0.027374, 0.000000", \
          "0.109286, 0.105855, 0.102029, 0.094244, 0.071284, 0.033019, 0.000000", \
          "0.118694, 0.115263, 0.111436, 0.103651, 0.080692, 0.042427, 0.000000", \
          "0.131053, 0.127623, 0.123796, 0.116011, 0.093052, 0.054786, 0.004513" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120650, 0.119850, 0.118957, 0.117141, 0.111784, 0.102857, 0.091128", \
          "0.121494, 0.120693, 0.119801, 0.117984, 0.112628, 0.103700, 0.091971", \
          "0.122435, 0.121634, 0.120741, 0.118925, 0.113568, 0.104641, 0.092912", \
          "0.124349, 0.123548, 0.122655, 0.120839, 0.115482, 0.106555, 0.094826", \
          "0.129993, 0.129193, 0.128300, 0.126484, 0.121127, 0.112199, 0.100470", \
          "0.139401, 0.138600, 0.137708, 0.135891, 0.130535, 0.121607, 0.109878", \
          "0.151760, 0.150960, 0.150067, 0.148251, 0.142894, 0.133967, 0.122238" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804", \
          "0.251405, 0.253666, 0.256188, 0.261319, 0.276451, 0.301671, 0.334804" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027832, 0.027874, 0.027921, 0.028015, 0.028295, 0.028761, 0.029372");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.019401, 0.019451, 0.019508, 0.019624, 0.019964, 0.020531, 0.021276");
        }
      }
    }
    pin(WEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006155;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.100832, 0.100442, 0.100006, 0.099120, 0.096506, 0.092151, 0.086428", \
          "0.099989, 0.099598, 0.099163, 0.098276, 0.095663, 0.091307, 0.085584", \
          "0.099048, 0.098657, 0.098222, 0.097336, 0.094722, 0.090366, 0.084644", \
          "0.097134, 0.096743, 0.096308, 0.095422, 0.092808, 0.088452, 0.082730", \
          "0.091489, 0.091099, 0.090663, 0.089777, 0.087164, 0.082808, 0.077085", \
          "0.082082, 0.081691, 0.081256, 0.080369, 0.077756, 0.073400, 0.067678", \
          "0.069722, 0.069332, 0.068896, 0.068010, 0.065396, 0.061041, 0.055318" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116206, 0.118477, 0.121009, 0.126162, 0.141358, 0.166686, 0.199960", \
          "0.115363, 0.117633, 0.120166, 0.125319, 0.140515, 0.165842, 0.199117", \
          "0.114422, 0.116692, 0.119225, 0.124378, 0.139574, 0.164901, 0.198176", \
          "0.112508, 0.114779, 0.117311, 0.122464, 0.137660, 0.162987, 0.196262", \
          "0.106863, 0.109134, 0.111667, 0.116819, 0.132016, 0.157343, 0.190618", \
          "0.097456, 0.099726, 0.102259, 0.107412, 0.122608, 0.147935, 0.181210", \
          "0.085096, 0.087367, 0.089899, 0.095052, 0.110248, 0.135576, 0.168850" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.144120, 0.143155, 0.142078, 0.139888, 0.133430, 0.122666, 0.108524", \
          "0.145641, 0.144676, 0.143599, 0.141409, 0.134951, 0.124187, 0.110045", \
          "0.147338, 0.146373, 0.145296, 0.143106, 0.136648, 0.125884, 0.111742", \
          "0.150790, 0.149825, 0.148748, 0.146558, 0.140100, 0.129336, 0.115194", \
          "0.160970, 0.160005, 0.158929, 0.156739, 0.150280, 0.139516, 0.125374", \
          "0.177938, 0.176973, 0.175896, 0.173706, 0.167248, 0.156484, 0.142342", \
          "0.200230, 0.199265, 0.198188, 0.195998, 0.189540, 0.178776, 0.164634" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164351, 0.160724, 0.156680, 0.148451, 0.124183, 0.083736, 0.030596", \
          "0.165872, 0.162246, 0.158201, 0.149972, 0.125704, 0.085257, 0.032118", \
          "0.167569, 0.163942, 0.159898, 0.151669, 0.127401, 0.086953, 0.033814", \
          "0.171021, 0.167394, 0.163350, 0.155121, 0.130853, 0.090406, 0.037266", \
          "0.181201, 0.177575, 0.173530, 0.165301, 0.141033, 0.100586, 0.047447", \
          "0.198169, 0.194543, 0.190498, 0.182269, 0.158001, 0.117554, 0.064415", \
          "0.220461, 0.216834, 0.212790, 0.204561, 0.180293, 0.139845, 0.086706" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.451348, 3.451760, 3.452221, 3.453157, 3.455919, 3.460522, 3.466570");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.484467, 3.485120, 3.485850, 3.487333, 3.491709, 3.499002, 3.508583");
        }
      }
    }
    bus(A) {
      bus_type : sram_sp_hdc_svt_rvt_hvt_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005546;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.207516, 0.208482, 0.209560, 0.211752, 0.218218, 0.228994, 0.243152", \
          "0.206672, 0.207639, 0.208716, 0.210909, 0.217375, 0.228151, 0.242309", \
          "0.205732, 0.206698, 0.207775, 0.209968, 0.216434, 0.227210, 0.241368", \
          "0.203818, 0.204784, 0.205862, 0.208054, 0.214520, 0.225296, 0.239454", \
          "0.198173, 0.199139, 0.200217, 0.202409, 0.208875, 0.219652, 0.233810", \
          "0.188766, 0.189732, 0.190809, 0.193002, 0.199468, 0.210244, 0.224402", \
          "0.176406, 0.177372, 0.178450, 0.180642, 0.187108, 0.197884, 0.212042" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.226652, 0.228660, 0.230899, 0.235456, 0.248894, 0.271291, 0.300715", \
          "0.225808, 0.227816, 0.230056, 0.234612, 0.248050, 0.270447, 0.299872", \
          "0.224867, 0.226875, 0.229115, 0.233672, 0.247110, 0.269506, 0.298931", \
          "0.222953, 0.224961, 0.227201, 0.231758, 0.245196, 0.267592, 0.297017", \
          "0.217309, 0.219317, 0.221557, 0.226113, 0.239551, 0.261948, 0.291373", \
          "0.207901, 0.209909, 0.212149, 0.216706, 0.230144, 0.252540, 0.281965", \
          "0.195542, 0.197550, 0.199789, 0.204346, 0.217784, 0.240181, 0.269605" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.090978, 0.090012, 0.088934, 0.086742, 0.080276, 0.069500, 0.055342", \
          "0.092499, 0.091533, 0.090456, 0.088263, 0.081797, 0.071021, 0.056863", \
          "0.094196, 0.093230, 0.092152, 0.089960, 0.083494, 0.072718, 0.058560", \
          "0.097648, 0.096682, 0.095604, 0.093412, 0.086946, 0.076170, 0.062012", \
          "0.107829, 0.106863, 0.105785, 0.103593, 0.097127, 0.086350, 0.072192", \
          "0.124796, 0.123830, 0.122753, 0.120560, 0.114094, 0.103318, 0.089160", \
          "0.147088, 0.146122, 0.145044, 0.142852, 0.136386, 0.125610, 0.111452" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138158, 0.136150, 0.133910, 0.129354, 0.115916, 0.093519, 0.064095", \
          "0.139679, 0.137671, 0.135432, 0.130875, 0.117437, 0.095040, 0.065616", \
          "0.141376, 0.139368, 0.137128, 0.132572, 0.119134, 0.096737, 0.067312", \
          "0.144828, 0.142820, 0.140580, 0.136024, 0.122586, 0.100189, 0.070765", \
          "0.155009, 0.153001, 0.150761, 0.146204, 0.132766, 0.110370, 0.080945", \
          "0.171976, 0.169968, 0.167729, 0.163172, 0.149734, 0.127337, 0.097913", \
          "0.194268, 0.192260, 0.190020, 0.185464, 0.172026, 0.149629, 0.120204" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.224254, 0.224636, 0.225061, 0.225927, 0.228481, 0.232738, 0.238330");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.243012, 0.243688, 0.244443, 0.245979, 0.250509, 0.258058, 0.267976");
        }
      }
    }
    bus(D) {
      bus_type : sram_sp_hdc_svt_rvt_hvt_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.001537;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.096247, 0.097861, 0.099660, 0.103321, 0.114118, 0.132112, 0.155753", \
          "0.095404, 0.097017, 0.098817, 0.102478, 0.113274, 0.131269, 0.154910", \
          "0.094463, 0.096076, 0.097876, 0.101537, 0.112334, 0.130328, 0.153969", \
          "0.092549, 0.094162, 0.095962, 0.099623, 0.110420, 0.128414, 0.152055", \
          "0.086905, 0.088518, 0.090317, 0.093978, 0.104775, 0.122770, 0.146411", \
          "0.077497, 0.079110, 0.080910, 0.084571, 0.095367, 0.113362, 0.137003", \
          "0.065137, 0.066751, 0.068550, 0.072211, 0.083008, 0.101002, 0.124643" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.102959, 0.106520, 0.110491, 0.118571, 0.142401, 0.182116, 0.234294", \
          "0.102116, 0.105676, 0.109648, 0.117728, 0.141557, 0.181273, 0.233451", \
          "0.101175, 0.104736, 0.108707, 0.116787, 0.140617, 0.180332, 0.232510", \
          "0.099261, 0.102822, 0.106793, 0.114873, 0.138703, 0.178418, 0.230596", \
          "0.093616, 0.097177, 0.101149, 0.109229, 0.133058, 0.172774, 0.224951", \
          "0.084209, 0.087770, 0.091741, 0.099821, 0.123650, 0.163366, 0.215544", \
          "0.071849, 0.075410, 0.079381, 0.087461, 0.111291, 0.151006, 0.203184" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.121338, 0.119725, 0.117925, 0.114265, 0.103468, 0.085473, 0.061832", \
          "0.122859, 0.121228, 0.119408, 0.115705, 0.104786, 0.086586, 0.062676", \
          "0.124556, 0.122904, 0.121061, 0.117312, 0.106255, 0.087827, 0.063616", \
          "0.128008, 0.126314, 0.124425, 0.120581, 0.109245, 0.090352, 0.065530", \
          "0.138189, 0.136372, 0.134345, 0.130223, 0.118064, 0.097799, 0.071175", \
          "0.155156, 0.153135, 0.150879, 0.146291, 0.132761, 0.110210, 0.080583", \
          "0.177448, 0.175157, 0.172602, 0.167403, 0.152070, 0.126516, 0.092942" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.089291, 0.085730, 0.081759, 0.073679, 0.049849, 0.010134, 0.000000", \
          "0.090812, 0.087233, 0.083241, 0.075119, 0.051167, 0.011246, 0.000000", \
          "0.092509, 0.088909, 0.084894, 0.076726, 0.052637, 0.012488, 0.000000", \
          "0.095961, 0.092320, 0.088258, 0.079995, 0.055627, 0.015013, 0.000000", \
          "0.106141, 0.102377, 0.098179, 0.089637, 0.064445, 0.022459, 0.000000", \
          "0.123109, 0.119140, 0.114712, 0.105705, 0.079142, 0.034870, 0.000000", \
          "0.145401, 0.141162, 0.136435, 0.126817, 0.098451, 0.051176, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (! \
                   (WEN) \
                   )";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.138287, 0.138254, 0.138218, 0.138145, 0.137928, 0.137567, 0.137093");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.133225, 0.133254, 0.133286, 0.133353, 0.133548, 0.133873, 0.134300");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ( \
                   (WEN) \
                   )";
        rise_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027509, 0.027477, 0.027441, 0.027367, 0.027151, 0.026790, 0.026316");
        }
        fall_power(sram_sp_hdc_svt_rvt_hvt_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.029946, 0.029975, 0.030008, 0.030074, 0.030269, 0.030594, 0.031022");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_sp_hdc_svt_rvt_hvt_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003545;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.943648, 0.947209, 0.951180, 0.959260, 0.983090, 1.022805, 1.074983", \
          "0.942805, 0.946365, 0.950337, 0.958417, 0.982246, 1.021962, 1.074140", \
          "0.941864, 0.945425, 0.949396, 0.957476, 0.981305, 1.021021, 1.073199", \
          "0.939950, 0.943511, 0.947482, 0.955562, 0.979391, 1.019107, 1.071285", \
          "0.934305, 0.937866, 0.941838, 0.949918, 0.973747, 1.013462, 1.065640", \
          "0.924898, 0.928458, 0.932430, 0.940510, 0.964339, 1.004055, 1.056233", \
          "0.912538, 0.916099, 0.920070, 0.928150, 0.951980, 0.991695, 1.043873" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.943648, 0.947209, 0.951180, 0.959260, 0.983090, 1.022805, 1.074983", \
          "0.942805, 0.946365, 0.950337, 0.958417, 0.982246, 1.021962, 1.074140", \
          "0.941864, 0.945425, 0.949396, 0.957476, 0.981305, 1.021021, 1.073199", \
          "0.939950, 0.943511, 0.947482, 0.955562, 0.979391, 1.019107, 1.071285", \
          "0.934305, 0.937866, 0.941838, 0.949918, 0.973747, 1.013462, 1.065640", \
          "0.924898, 0.928458, 0.932430, 0.940510, 0.964339, 1.004055, 1.056233", \
          "0.912538, 0.916099, 0.920070, 0.928150, 0.951980, 0.991695, 1.043873" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.107756, 1.111316, 1.115288, 1.123368, 1.147197, 1.186913, 1.239091", \
          "1.106912, 1.110473, 1.114444, 1.122524, 1.146354, 1.186069, 1.238247", \
          "1.105971, 1.109532, 1.113504, 1.121584, 1.145413, 1.185129, 1.237306", \
          "1.104057, 1.107618, 1.111590, 1.119670, 1.143499, 1.183215, 1.235393", \
          "1.098413, 1.101974, 1.105945, 1.114025, 1.137855, 1.177570, 1.229748", \
          "1.089005, 1.092566, 1.096538, 1.104618, 1.128447, 1.168162, 1.220340", \
          "1.076646, 1.080206, 1.084178, 1.092258, 1.116087, 1.155803, 1.207981" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.107756, 1.111316, 1.115288, 1.123368, 1.147197, 1.186913, 1.239091", \
          "1.106912, 1.110473, 1.114444, 1.122524, 1.146354, 1.186069, 1.238247", \
          "1.105971, 1.109532, 1.113504, 1.121584, 1.145413, 1.185129, 1.237306", \
          "1.104057, 1.107618, 1.111590, 1.119670, 1.143499, 1.183215, 1.235393", \
          "1.098413, 1.101974, 1.105945, 1.114025, 1.137855, 1.177570, 1.229748", \
          "1.089005, 1.092566, 1.096538, 1.104618, 1.128447, 1.168162, 1.220340", \
          "1.076646, 1.080206, 1.084178, 1.092258, 1.116087, 1.155803, 1.207981" \
        );
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.003620;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116104, 0.119965, 0.124273, 0.133037, 0.158882, 0.201957, 0.258549", \
          "0.117293, 0.121174, 0.125502, 0.134307, 0.160275, 0.203555, 0.260416", \
          "0.118621, 0.122522, 0.126872, 0.135724, 0.161829, 0.205338, 0.262500", \
          "0.121321, 0.125263, 0.129661, 0.138607, 0.164992, 0.208965, 0.266738", \
          "0.129284, 0.133350, 0.137884, 0.147110, 0.174317, 0.219663, 0.279237", \
          "0.142557, 0.146827, 0.151590, 0.161281, 0.189860, 0.237491, 0.300069", \
          "0.159994, 0.164533, 0.169597, 0.179898, 0.210280, 0.260915, 0.327439" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.137592, 0.143589, 0.150277, 0.163886, 0.204019, 0.270907, 0.358785", \
          "0.138782, 0.144797, 0.151506, 0.165156, 0.205412, 0.272506, 0.360653", \
          "0.140109, 0.146145, 0.152877, 0.166573, 0.206967, 0.274289, 0.362736", \
          "0.142809, 0.148886, 0.155665, 0.169456, 0.210129, 0.277916, 0.366974", \
          "0.150772, 0.156973, 0.163889, 0.177959, 0.219454, 0.288613, 0.379474", \
          "0.164045, 0.170450, 0.177595, 0.192130, 0.234997, 0.306442, 0.400306", \
          "0.181482, 0.188156, 0.195601, 0.210748, 0.255417, 0.329865, 0.427675" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095116, 0.094746, 0.094335, 0.093497, 0.091026, 0.086908, 0.108094", \
          "0.095959, 0.095590, 0.095178, 0.094340, 0.091869, 0.087751, 0.108094", \
          "0.096900, 0.096531, 0.096119, 0.095281, 0.092810, 0.088692, 0.108094", \
          "0.098814, 0.098445, 0.098033, 0.097195, 0.094724, 0.090606, 0.108094", \
          "0.104458, 0.104089, 0.103677, 0.102840, 0.100369, 0.096251, 0.108094", \
          "0.113866, 0.113497, 0.113085, 0.112247, 0.109776, 0.105658, 0.108094", \
          "0.126226, 0.125856, 0.125445, 0.124607, 0.122136, 0.118018, 0.112608" \
        );
        }
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116604, 0.118369, 0.120339, 0.124346, 0.136163, 0.155859, 0.181734", \
          "0.117447, 0.119213, 0.121182, 0.125189, 0.137007, 0.156702, 0.182578", \
          "0.118388, 0.120154, 0.122123, 0.126130, 0.137947, 0.157643, 0.183518", \
          "0.120302, 0.122068, 0.124037, 0.128044, 0.139861, 0.159557, 0.185432", \
          "0.125946, 0.127712, 0.129682, 0.133689, 0.145506, 0.165201, 0.191077", \
          "0.135354, 0.137120, 0.139089, 0.143096, 0.154914, 0.174609, 0.200484", \
          "0.147714, 0.149479, 0.151449, 0.155456, 0.167273, 0.186968, 0.212844" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_sp_hdc_svt_rvt_hvt_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.107756, 1.111316, 1.115288, 1.123368, 1.147197, 1.186913, 1.239091", \
          "1.106912, 1.110473, 1.114444, 1.122524, 1.146354, 1.186069, 1.238247", \
          "1.105971, 1.109532, 1.113504, 1.121584, 1.145413, 1.185129, 1.237306", \
          "1.104057, 1.107618, 1.111590, 1.119670, 1.143499, 1.183215, 1.235393", \
          "1.098413, 1.101974, 1.105945, 1.114025, 1.137855, 1.177570, 1.229748", \
          "1.089005, 1.092566, 1.096538, 1.104618, 1.128447, 1.168162, 1.220340", \
          "1.076646, 1.080206, 1.084178, 1.092258, 1.116087, 1.155803, 1.207981" \
        );
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.237524;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.106;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.234708;
    }
  }
}
