// Seed: 754691131
module module_0 (
    input tri id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5
    , id_15,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    output uwire id_9,
    input wand id_10,
    output tri0 id_11,
    input supply1 id_12
    , id_16,
    input wor id_13
);
  final $clog2(39);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_4 = 32'd27
) (
    output supply1 id_0,
    input wire _id_1,
    input wand id_2,
    input supply0 id_3,
    input wor _id_4,
    output tri id_5,
    input wand id_6,
    input supply1 id_7
);
  assign id_5 = id_6;
  logic [(  id_4  ) : id_1] id_9;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_0,
      id_7,
      id_3,
      id_2,
      id_2,
      id_0,
      id_5,
      id_3,
      id_0,
      id_6,
      id_3
  );
  assign modCall_1.id_13 = 0;
  wire id_10;
  assign id_9 = 1'd0;
endmodule
