Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Thu Feb 10 19:10:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt DDS_simple_DDS_simple.tw1 DDS_simple_DDS_simple.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c
        2.2  Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c"
=======================
create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|             Target |          83.333 ns |         12.000 MHz 
                                                    | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c|   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE                                                              
                                                    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------------------

2.2 Clock "raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
=======================
create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|             Target |          20.833 ns |         48.001 MHz 
                                                             | Actual (all paths) |          25.329 ns |         39.480 MHz 
----------------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------------------------
Clock raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------------------------
 From raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c         |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 81.5436%

3.1.2  Timing Errors
---------------------
Timing Errors: 15 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 22.613 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {raw_DDS_inst/pll_sy                                                                                                    
s_inst/lscc_pll_inst/iclk_c} -period 83                                                                                                    
.3333333333333 [get_nets iclk_c]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {raw_DDS_i                                                                                                    
nst.pll_sys_inst.lscc_pll_inst.u_PLL_B/                                                                                                    
OUTCORE} -source [get_pins {raw_DDS_ins                                                                                                    
t/pll_sys_inst/lscc_pll_inst/u_PLL_B/RE                                                                                                    
FERENCECLK}] -multiply_by 4 [get_pins {                                                                                                    
raw_DDS_inst/pll_sys_inst/lscc_pll_inst                                                                                                    
/u_PLL_B/OUTCORE }]                     |   20.833 ns |   -4.496 ns |   26   |   25.330 ns |  39.479 MHz |       818      |       15       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
raw_DDS_inst/acculator_inst/odac_reg_Z[23].ff_inst/D              
                                         |   -4.497 ns 
raw_DDS_inst/acculator_inst/odac_reg_Z[22].ff_inst/D              
                                         |   -3.581 ns 
raw_DDS_inst/acculator_inst/odac_reg_Z[21].ff_inst/D              
                                         |   -2.665 ns 
OLED12864_inst/state_Z[1].ff_inst/D      |   -1.753 ns 
raw_DDS_inst/acculator_inst/odac_reg_Z[20].ff_inst/D              
                                         |   -1.749 ns 
OLED12864_inst/state_6_rep1_Z.ff_inst/D  |   -0.915 ns 
OLED12864_inst/state_fast_Z[6].ff_inst/D |   -0.915 ns 
OLED12864_inst/state_Z[6].ff_inst/D      |   -0.915 ns 
OLED12864_inst/state_Z[3].ff_inst/D      |   -0.915 ns 
raw_DDS_inst/keysel_filter_inst_sel/cnt_Z[19].ff_inst/D              
                                         |   -0.914 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          15 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {raw_DDS_inst/pll_sy                                                                                                    
s_inst/lscc_pll_inst/iclk_c} -period 83                                                                                                    
.3333333333333 [get_nets iclk_c]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {raw_DDS_i                                                                                                    
nst.pll_sys_inst.lscc_pll_inst.u_PLL_B/                                                                                                    
OUTCORE} -source [get_pins {raw_DDS_ins                                                                                                    
t/pll_sys_inst/lscc_pll_inst/u_PLL_B/RE                                                                                                    
FERENCECLK}] -multiply_by 4 [get_pins {                                                                                                    
raw_DDS_inst/pll_sys_inst/lscc_pll_inst                                                                                                    
/u_PLL_B/OUTCORE }]                     |    0.000 ns |    2.457 ns |    1   |        ---- |        ---- |       818      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[11].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[10].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[7].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[6].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[3].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[2].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[2].ff_inst/SP              
                                         |    2.457 ns 
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[15].ff_inst/SP              
                                         |    2.469 ns 
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[14].ff_inst/SP              
                                         |    2.469 ns 
OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[11].ff_inst/SP              
                                         |    2.469 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
OLED12864_inst/oled_dat_Z.ff_inst/Q     |          No required time
OLED12864_inst/char_Z[8].ff_inst/Q      |    No arrival or required
OLED12864_inst/char_Z[11].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[101].ff_inst/Q    |    No arrival or required
OLED12864_inst/oled_dcn_Z.ff_inst/Q     |          No required time
OLED12864_inst/char_Z[53].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[52].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[51].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[50].ff_inst/Q     |    No arrival or required
OLED12864_inst/char_Z[49].ff_inst/Q     |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        51
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[7].ff_inst/SR                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[5].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[6].ff_inst/SR}                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[3].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[4].ff_inst/SR}                           
                                        |           No arrival time
{raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[1].ff_inst/SR   raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[2].ff_inst/SR}                           
                                        |           No arrival time
raw_DDS_inst/pwm_adc_inst/pwm_adder_Z[0].ff_inst/SR                           
                                        |           No arrival time
OLED12864_inst/state_6_rep1_Z.ff_inst/SR|           No arrival time
OLED12864_inst/state_fast_Z[6].ff_inst/SR                           
                                        |           No arrival time
OLED12864_inst/cnt_chinese_0_rep2_Z.ff_inst/SR                           
                                        |           No arrival time
OLED12864_inst/cnt_chinese_0_rep1_Z.ff_inst/SR                           
                                        |           No arrival time
OLED12864_inst/cnt_chinese_fast_Z[0].ff_inst/SR                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       485
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pwm_adc_in                              |                     input
ikey_fov_n                              |                     input
ikey_sel_n                              |                     input
irstn                                   |                     input
iclk                                    |                     input
oled_dat                                |                    output
oled_clk                                |                    output
oled_dcn                                |                    output
oled_rst                                |                    output
oled_csn                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
818 endpoints scored, 15 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
Path End         : raw_DDS_inst/acculator_inst/odac_reg_Z[23].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 26
Delay Ratio      : 64.9% (route), 35.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -4.496 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           25.131
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              27.311

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/CK->raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
freq_byte[2]                                              NET DELAY            0.638         4.209  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/B1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.567  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0
                                                          NET DELAY            0.638         5.205  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.483  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.CO0
                                                          NET DELAY            0.638         6.121  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.399  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_2
                                                          NET DELAY            0.638         7.037  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.315  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.CO0
                                                          NET DELAY            0.638         7.953  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.231  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_4
                                                          NET DELAY            0.638         8.869  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.147  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.CO0
                                                          NET DELAY            0.638         9.785  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.063  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_6
                                                          NET DELAY            0.638        10.701  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.979  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.CO0
                                                          NET DELAY            0.638        11.617  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.895  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_8
                                                          NET DELAY            0.638        12.533  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.811  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.CO0
                                                          NET DELAY            0.638        13.449  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.727  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_10
                                                          NET DELAY            0.638        14.365  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.643  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.CO0
                                                          NET DELAY            0.638        15.281  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.559  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_12
                                                          NET DELAY            0.638        16.197  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.475  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.CO0
                                                          NET DELAY            0.638        17.113  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.391  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_14
                                                          NET DELAY            0.638        18.029  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.307  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.CO0
                                                          NET DELAY            0.638        18.945  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.223  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_16
                                                          NET DELAY            0.638        19.861  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.139  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.CO0
                                                          NET DELAY            0.638        20.777  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.055  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_18
                                                          NET DELAY            0.638        21.693  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.971  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.CO0
                                                          NET DELAY            0.638        22.609  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.887  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_20
                                                          NET DELAY            0.638        23.525  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.803  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.CO0
                                                          NET DELAY            0.638        24.441  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.719  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_22
                                                          NET DELAY            0.638        25.357  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_s_23_0.fa22_inst/D0->raw_DDS_inst/acculator_inst/un3_odac_reg_s_23_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.834  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_s_23_0_S0
                                                          NET DELAY            0.500        26.334  1       
raw_DDS_inst/acculator_inst/odac_reg_RNO[23]/C->raw_DDS_inst/acculator_inst/odac_reg_RNO[23]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        26.811  1       
raw_DDS_inst/acculator_inst/odac_reg_3[23]
                                                          NET DELAY            0.500        27.311  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
Path End         : raw_DDS_inst/acculator_inst/odac_reg_Z[22].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 25
Delay Ratio      : 64.7% (route), 35.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -3.580 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           24.215
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              26.395

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/CK->raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
freq_byte[2]                                              NET DELAY            0.638         4.209  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/B1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.567  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0
                                                          NET DELAY            0.638         5.205  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.483  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.CO0
                                                          NET DELAY            0.638         6.121  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.399  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_2
                                                          NET DELAY            0.638         7.037  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.315  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.CO0
                                                          NET DELAY            0.638         7.953  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.231  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_4
                                                          NET DELAY            0.638         8.869  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.147  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.CO0
                                                          NET DELAY            0.638         9.785  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.063  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_6
                                                          NET DELAY            0.638        10.701  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.979  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.CO0
                                                          NET DELAY            0.638        11.617  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.895  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_8
                                                          NET DELAY            0.638        12.533  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.811  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.CO0
                                                          NET DELAY            0.638        13.449  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.727  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_10
                                                          NET DELAY            0.638        14.365  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.643  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.CO0
                                                          NET DELAY            0.638        15.281  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.559  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_12
                                                          NET DELAY            0.638        16.197  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.475  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.CO0
                                                          NET DELAY            0.638        17.113  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.391  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_14
                                                          NET DELAY            0.638        18.029  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.307  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.CO0
                                                          NET DELAY            0.638        18.945  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.223  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_16
                                                          NET DELAY            0.638        19.861  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.139  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.CO0
                                                          NET DELAY            0.638        20.777  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.055  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_18
                                                          NET DELAY            0.638        21.693  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.971  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.CO0
                                                          NET DELAY            0.638        22.609  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.887  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_20
                                                          NET DELAY            0.638        23.525  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.803  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.CO0
                                                          NET DELAY            0.638        24.441  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/D1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        24.918  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0_S1
                                                          NET DELAY            0.500        25.418  1       
raw_DDS_inst/acculator_inst/odac_reg_RNO[22]/C->raw_DDS_inst/acculator_inst/odac_reg_RNO[22]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        25.895  1       
raw_DDS_inst/acculator_inst/odac_reg_3[22]
                                                          NET DELAY            0.500        26.395  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
Path End         : raw_DDS_inst/acculator_inst/odac_reg_Z[21].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 24
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -2.664 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           23.299
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              25.479

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/CK->raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
freq_byte[2]                                              NET DELAY            0.638         4.209  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/B1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.567  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0
                                                          NET DELAY            0.638         5.205  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.483  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.CO0
                                                          NET DELAY            0.638         6.121  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.399  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_2
                                                          NET DELAY            0.638         7.037  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.315  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.CO0
                                                          NET DELAY            0.638         7.953  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.231  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_4
                                                          NET DELAY            0.638         8.869  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.147  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.CO0
                                                          NET DELAY            0.638         9.785  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.063  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_6
                                                          NET DELAY            0.638        10.701  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.979  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.CO0
                                                          NET DELAY            0.638        11.617  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.895  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_8
                                                          NET DELAY            0.638        12.533  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.811  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.CO0
                                                          NET DELAY            0.638        13.449  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.727  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_10
                                                          NET DELAY            0.638        14.365  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.643  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.CO0
                                                          NET DELAY            0.638        15.281  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.559  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_12
                                                          NET DELAY            0.638        16.197  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.475  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.CO0
                                                          NET DELAY            0.638        17.113  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.391  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_14
                                                          NET DELAY            0.638        18.029  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.307  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.CO0
                                                          NET DELAY            0.638        18.945  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.223  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_16
                                                          NET DELAY            0.638        19.861  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.139  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.CO0
                                                          NET DELAY            0.638        20.777  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.055  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_18
                                                          NET DELAY            0.638        21.693  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.971  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.CO0
                                                          NET DELAY            0.638        22.609  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.887  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_20
                                                          NET DELAY            0.638        23.525  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/D0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.002  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_21_0_S0
                                                          NET DELAY            0.500        24.502  1       
raw_DDS_inst/acculator_inst/odac_reg_RNO[21]/C->raw_DDS_inst/acculator_inst/odac_reg_RNO[21]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        24.979  1       
raw_DDS_inst/acculator_inst/odac_reg_3[21]
                                                          NET DELAY            0.500        25.479  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
Path End         : OLED12864_inst/state_Z[1].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 22
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.752 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           22.387
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              24.567

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
OLED12864_inst/cnt_delay_Z[0].ff_inst/CK->OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
OLED12864_inst/cnt_delay[0]                               NET DELAY            0.638         4.209  1       
OLED12864_inst/cnt_delay_sbtinv[0]/A->OLED12864_inst/cnt_delay_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.686  1       
OLED12864_inst/cnt_delay_i[0]                             NET DELAY            0.500         5.186  1       
OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         5.544  2       
OLED12864_inst/un1_cnt_delay_cry_0                        NET DELAY            0.638         6.182  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.460  2       
OLED12864_inst/un1_cnt_delay_cry_1_0.CO0                  NET DELAY            0.638         7.098  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.376  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.638         8.014  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.292  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.638         8.930  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.208  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.638         9.846  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.124  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.638        10.762  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.040  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.638        11.678  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.956  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.638        12.594  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.872  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.638        13.510  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.788  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.638        14.426  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.704  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.638        15.342  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.620  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.638        16.258  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.536  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.638        17.174  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.452  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.638        18.090  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.368  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.638        19.006  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.284  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.638        19.922  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.399  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            1.099        21.498  1       
OLED12864_inst/state_back_RNIDO6E1[0]/D->OLED12864_inst/state_back_RNIDO6E1[0]/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.975  2       
OLED12864_inst/N_670_1                                    NET DELAY            0.638        22.613  1       
OLED12864_inst/state_RNO_1[1]/A->OLED12864_inst/state_RNO_1[1]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.090  1       
OLED12864_inst/N_670                                      NET DELAY            0.500        23.590  1       
OLED12864_inst/state_RNO[1]/C->OLED12864_inst/state_RNO[1]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        24.067  1       
OLED12864_inst/state_ns_0_i[1]                            NET DELAY            0.500        24.567  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
Path End         : raw_DDS_inst/acculator_inst/odac_reg_Z[20].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 23
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.748 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           22.383
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              24.563

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/CK->raw_DDS_inst/acculator_inst/freq_byte_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
freq_byte[2]                                              NET DELAY            0.638         4.209  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/B1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.567  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_0
                                                          NET DELAY            0.638         5.205  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.483  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.CO0
                                                          NET DELAY            0.638         6.121  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.399  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_2
                                                          NET DELAY            0.638         7.037  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.315  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.CO0
                                                          NET DELAY            0.638         7.953  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.231  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_4
                                                          NET DELAY            0.638         8.869  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.147  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.CO0
                                                          NET DELAY            0.638         9.785  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.063  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_6
                                                          NET DELAY            0.638        10.701  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.979  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.CO0
                                                          NET DELAY            0.638        11.617  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.895  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_8
                                                          NET DELAY            0.638        12.533  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.811  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.CO0
                                                          NET DELAY            0.638        13.449  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.727  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_10
                                                          NET DELAY            0.638        14.365  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.643  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.CO0
                                                          NET DELAY            0.638        15.281  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.559  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_12
                                                          NET DELAY            0.638        16.197  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.475  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.CO0
                                                          NET DELAY            0.638        17.113  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.391  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_14
                                                          NET DELAY            0.638        18.029  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.307  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.CO0
                                                          NET DELAY            0.638        18.945  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_15_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.223  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_16
                                                          NET DELAY            0.638        19.861  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.139  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.CO0
                                                          NET DELAY            0.638        20.777  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CI1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_17_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.055  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_18
                                                          NET DELAY            0.638        21.693  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CI0->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.971  2       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.CO0
                                                          NET DELAY            0.638        22.609  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/D1->raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        23.086  1       
raw_DDS_inst/acculator_inst/un3_odac_reg_cry_19_0_S1
                                                          NET DELAY            0.500        23.586  1       
raw_DDS_inst/acculator_inst/odac_reg_RNO[20]/C->raw_DDS_inst/acculator_inst/odac_reg_RNO[20]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        24.063  1       
raw_DDS_inst/acculator_inst/odac_reg_3[20]
                                                          NET DELAY            0.500        24.563  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
Path End         : OLED12864_inst/state_6_rep1_Z.ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 21
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.914 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           21.549
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              23.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
OLED12864_inst/cnt_delay_Z[0].ff_inst/CK->OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
OLED12864_inst/cnt_delay[0]                               NET DELAY            0.638         4.209  1       
OLED12864_inst/cnt_delay_sbtinv[0]/A->OLED12864_inst/cnt_delay_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.686  1       
OLED12864_inst/cnt_delay_i[0]                             NET DELAY            0.500         5.186  1       
OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         5.544  2       
OLED12864_inst/un1_cnt_delay_cry_0                        NET DELAY            0.638         6.182  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.460  2       
OLED12864_inst/un1_cnt_delay_cry_1_0.CO0                  NET DELAY            0.638         7.098  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.376  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.638         8.014  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.292  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.638         8.930  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.208  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.638         9.846  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.124  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.638        10.762  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.040  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.638        11.678  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.956  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.638        12.594  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.872  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.638        13.510  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.788  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.638        14.426  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.704  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.638        15.342  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.620  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.638        16.258  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.536  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.638        17.174  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.452  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.638        18.090  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.368  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.638        19.006  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.284  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.638        19.922  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.399  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            1.099        21.498  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.975  4       
OLED12864_inst/N_674_1                                    NET DELAY            0.777        22.752  1       
OLED12864_inst/state_6_rep1_RNO/A->OLED12864_inst/state_6_rep1_RNO/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.229  1       
OLED12864_inst/state_ns_0_i_rep1[6]                       NET DELAY            0.500        23.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
Path End         : OLED12864_inst/state_fast_Z[6].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 21
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.914 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           21.549
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              23.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
OLED12864_inst/cnt_delay_Z[0].ff_inst/CK->OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
OLED12864_inst/cnt_delay[0]                               NET DELAY            0.638         4.209  1       
OLED12864_inst/cnt_delay_sbtinv[0]/A->OLED12864_inst/cnt_delay_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.686  1       
OLED12864_inst/cnt_delay_i[0]                             NET DELAY            0.500         5.186  1       
OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         5.544  2       
OLED12864_inst/un1_cnt_delay_cry_0                        NET DELAY            0.638         6.182  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.460  2       
OLED12864_inst/un1_cnt_delay_cry_1_0.CO0                  NET DELAY            0.638         7.098  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.376  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.638         8.014  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.292  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.638         8.930  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.208  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.638         9.846  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.124  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.638        10.762  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.040  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.638        11.678  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.956  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.638        12.594  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.872  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.638        13.510  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.788  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.638        14.426  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.704  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.638        15.342  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.620  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.638        16.258  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.536  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.638        17.174  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.452  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.638        18.090  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.368  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.638        19.006  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.284  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.638        19.922  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.399  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            1.099        21.498  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.975  4       
OLED12864_inst/N_674_1                                    NET DELAY            0.777        22.752  1       
OLED12864_inst/state_fast_RNO[6]/A->OLED12864_inst/state_fast_RNO[6]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.229  1       
OLED12864_inst/state_ns_0_i_fast[6]                       NET DELAY            0.500        23.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
Path End         : OLED12864_inst/state_Z[6].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 21
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.914 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           21.549
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              23.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
OLED12864_inst/cnt_delay_Z[0].ff_inst/CK->OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
OLED12864_inst/cnt_delay[0]                               NET DELAY            0.638         4.209  1       
OLED12864_inst/cnt_delay_sbtinv[0]/A->OLED12864_inst/cnt_delay_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.686  1       
OLED12864_inst/cnt_delay_i[0]                             NET DELAY            0.500         5.186  1       
OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         5.544  2       
OLED12864_inst/un1_cnt_delay_cry_0                        NET DELAY            0.638         6.182  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.460  2       
OLED12864_inst/un1_cnt_delay_cry_1_0.CO0                  NET DELAY            0.638         7.098  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.376  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.638         8.014  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.292  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.638         8.930  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.208  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.638         9.846  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.124  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.638        10.762  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.040  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.638        11.678  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.956  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.638        12.594  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.872  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.638        13.510  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.788  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.638        14.426  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.704  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.638        15.342  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.620  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.638        16.258  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.536  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.638        17.174  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.452  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.638        18.090  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.368  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.638        19.006  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.284  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.638        19.922  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.399  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            1.099        21.498  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.975  4       
OLED12864_inst/N_674_1                                    NET DELAY            0.777        22.752  1       
OLED12864_inst/state_RNO[6]/A->OLED12864_inst/state_RNO[6]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.229  1       
OLED12864_inst/state_ns_0_i[6]                            NET DELAY            0.500        23.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
Path End         : OLED12864_inst/state_Z[3].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 21
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.914 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           21.549
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              23.729

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
OLED12864_inst/cnt_delay_Z[0].ff_inst/CK->OLED12864_inst/cnt_delay_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  2       
OLED12864_inst/cnt_delay[0]                               NET DELAY            0.638         4.209  1       
OLED12864_inst/cnt_delay_sbtinv[0]/A->OLED12864_inst/cnt_delay_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.686  1       
OLED12864_inst/cnt_delay_i[0]                             NET DELAY            0.500         5.186  1       
OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/B1->OLED12864_inst/un1_cnt_delay_cry_0_0.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         5.544  2       
OLED12864_inst/un1_cnt_delay_cry_0                        NET DELAY            0.638         6.182  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.460  2       
OLED12864_inst/un1_cnt_delay_cry_1_0.CO0                  NET DELAY            0.638         7.098  1       
OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_1_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.376  2       
OLED12864_inst/un1_cnt_delay_cry_2                        NET DELAY            0.638         8.014  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.292  2       
OLED12864_inst/un1_cnt_delay_cry_3_0.CO0                  NET DELAY            0.638         8.930  1       
OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_3_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.208  2       
OLED12864_inst/un1_cnt_delay_cry_4                        NET DELAY            0.638         9.846  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.124  2       
OLED12864_inst/un1_cnt_delay_cry_5_0.CO0                  NET DELAY            0.638        10.762  1       
OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_5_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.040  2       
OLED12864_inst/un1_cnt_delay_cry_6                        NET DELAY            0.638        11.678  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.956  2       
OLED12864_inst/un1_cnt_delay_cry_7_0.CO0                  NET DELAY            0.638        12.594  1       
OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_7_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.872  2       
OLED12864_inst/un1_cnt_delay_cry_8                        NET DELAY            0.638        13.510  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.788  2       
OLED12864_inst/un1_cnt_delay_cry_9_0.CO0                  NET DELAY            0.638        14.426  1       
OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_9_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.704  2       
OLED12864_inst/un1_cnt_delay_cry_10                       NET DELAY            0.638        15.342  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.620  2       
OLED12864_inst/un1_cnt_delay_cry_11_0.CO0
                                                          NET DELAY            0.638        16.258  1       
OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_11_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.536  2       
OLED12864_inst/un1_cnt_delay_cry_12                       NET DELAY            0.638        17.174  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.452  2       
OLED12864_inst/un1_cnt_delay_cry_13_0.CO0
                                                          NET DELAY            0.638        18.090  1       
OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CI1->OLED12864_inst/un1_cnt_delay_cry_13_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.368  2       
OLED12864_inst/un1_cnt_delay_cry_14                       NET DELAY            0.638        19.006  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CI0->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.284  2       
OLED12864_inst/un1_cnt_delay_cry_15_0.CO0
                                                          NET DELAY            0.638        19.922  1       
OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/D1->OLED12864_inst/un1_cnt_delay_cry_15_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.399  20      
OLED12864_inst/un1_cnt_delay_cry_15                       NET DELAY            1.099        21.498  1       
OLED12864_inst/state_back_RNI7I6E1[0]/D->OLED12864_inst/state_back_RNI7I6E1[0]/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        21.975  4       
OLED12864_inst/N_674_1                                    NET DELAY            0.777        22.752  1       
OLED12864_inst/state_RNO[3]/C->OLED12864_inst/state_RNO[3]/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        23.229  1       
OLED12864_inst/state_ns_0_i[3]                            NET DELAY            0.500        23.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : raw_DDS_inst/keyfreq_filter_inst_fov/cnt_Z[0].ff_inst/Q
Path End         : raw_DDS_inst/keyfreq_filter_inst_fov/cnt_Z[19].ff_inst/D
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 22
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.913 ns  (Failed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#2)    20.833
+ Master Clock Source Latency                                                                      0.000
- Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
- Setup Time                                                                                       0.199
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                   22.814

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)    0.000
+ Master Clock Source Latency                                                                0.000
+ Source Clock Path Delay                                                                    2.180
+ Data Path Delay                                                                           21.548
-----------------------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                              23.728

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_Z[0].ff_inst/CK->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.571  3       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt[0]
                                                          NET DELAY            0.719         4.290  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[0].fa22_inst/B1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.648  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[0]
                                                          NET DELAY            0.638         5.286  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[1].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.564  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[1].CO0
                                                          NET DELAY            0.638         6.202  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[1].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.480  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[2]
                                                          NET DELAY            0.638         7.118  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[3].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[3].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.396  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[3].CO0
                                                          NET DELAY            0.638         8.034  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[3].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[3].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.312  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[4]
                                                          NET DELAY            0.638         8.950  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[5].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[5].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.228  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[5].CO0
                                                          NET DELAY            0.638         9.866  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[5].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[5].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.144  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[6]
                                                          NET DELAY            0.638        10.782  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[7].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[7].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.060  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[7].CO0
                                                          NET DELAY            0.638        11.698  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[7].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[7].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.976  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[8]
                                                          NET DELAY            0.638        12.614  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[9].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[9].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.892  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[9].CO0
                                                          NET DELAY            0.638        13.530  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[9].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[9].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.808  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[10]
                                                          NET DELAY            0.638        14.446  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[11].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[11].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.724  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[11].CO0
                                                          NET DELAY            0.638        15.362  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[11].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[11].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.640  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[12]
                                                          NET DELAY            0.638        16.278  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[13].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[13].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.556  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[13].CO0
                                                          NET DELAY            0.638        17.194  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[13].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[13].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.472  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[14]
                                                          NET DELAY            0.638        18.110  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[15].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[15].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.388  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[15].CO0
                                                          NET DELAY            0.638        19.026  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[15].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[15].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.304  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[16]
                                                          NET DELAY            0.638        19.942  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[17].fa22_inst/CI0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[17].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.220  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[17].CO0
                                                          NET DELAY            0.638        20.858  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[17].fa22_inst/CI1->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry_0[17].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.136  2       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_cry[18]
                                                          NET DELAY            0.638        21.774  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_s_0[19].fa22_inst/D0->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_s_0[19].fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        22.251  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_s[19]
                                                          NET DELAY            0.500        22.751  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_RNO[19]/A->raw_DDS_inst/keyfreq_filter_inst_fov/cnt_RNO[19]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.228  1       
raw_DDS_inst/keyfreq_filter_inst_fov/cnt_lm[19]
                                                          NET DELAY            0.500        23.728  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/iclk_c} -period 83.3333333333333 [get_nets iclk_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
818 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[11].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[10].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[7].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[6].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[3].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_0_OLD_e_Z[2].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[2].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.457 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.457
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.637

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  17      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_fast
                                                          NET DELAY        1.066         4.637  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[15].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.7% (route), 56.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.469 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.469
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  18      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1
                                                          NET DELAY        1.078         4.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[14].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.7% (route), 56.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.469 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.469
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  18      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1
                                                          NET DELAY        1.078         4.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
Path End         : OLED12864_inst/un177_char_reg_cnst_0_1_OLD_e_Z[11].ff_inst/SP
Source Clock     : raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Destination Clock: raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE
Logic Level      : 1
Delay Ratio      : 43.7% (route), 56.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.469 ns  (Passed)

  Destination Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)     0.000
+ Master Clock Source Latency                                                                      0.000
+ Destination Clock Uncertainty                                                                    0.000
+ Destination Clock Path Delay                                                                     2.180
+ Hold Time                                                                                       -0.000
----------------------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                                    2.180

  Source Clock Arrival Time (raw_DDS_inst.pll_sys_inst.lscc_pll_inst.u_PLL_B/OUTCORE:R#1)   0.000
+ Master Clock Source Latency                                                               0.000
+ Source Clock Path Delay                                                                   2.180
+ Data Path Delay                                                                           2.469
-----------------------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                              4.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/CK->OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.571  18      
OLED12864_inst/un177_char_reg_cnst_0_0_sr_en_rep1
                                                          NET DELAY        1.078         4.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
iclk_ibuf.bb_inst/O                       PIO             CLOCK LATENCY  0.000         0.000  1       
iclk_c                                                    NET DELAY      0.500         0.500  1       
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         0.500  519     
raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->raw_DDS_inst/pll_sys_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  519     
wpll_sys_clk                                              NET DELAY      1.530         2.180  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

