0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sim_1/imports/Sim/uart_alu_top_tb.vhd,1759964531,vhdl,,,,uart_alu_top_tb,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/ALU.vhd,1759965856,vhdl,C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd,,,alu,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/meta_harden.vhd,1759964414,vhdl,,,,meta_harden,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd,1759965878,vhdl,C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sim_1/imports/Sim/uart_alu_top_tb.vhd,,,uart_alu_top,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_baud_gen.vhd,1759964429,vhdl,,,,uart_baud_gen,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx.vhd,1759964384,vhdl,C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_alu_top.vhd,,,uart_rx,,,,,,,,
C:/Users/ASUS/Documents/CESE/CLP/Practicas/ALU_4b/ALU_4b.srcs/sources_1/imports/Design/uart_rx_ctl.vhd,1759964442,vhdl,,,,uart_rx_ctl,,,,,,,,
