Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit bridge is vhdl ...
INFO:MDT - Create temparary xst project file:
   C:\ML505\Tutorials\AEBridge\pcores/bridge.prj
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/physi
cal/rocketio_wrapper_gtp_tile.vhd" in Library bridge_v1_00_a.
Entity <ROCKETIO_WRAPPER_GTP_TILE> compiled.
Entity <ROCKETIO_WRAPPER_GTP_TILE> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/physi
cal/rocketio_wrapper_gtp.vhd" in Library bridge_v1_00_a.
Entity <ROCKETIO_WRAPPER_GTP> compiled.
Entity <ROCKETIO_WRAPPER_GTP> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/physi
cal/rx_elastic_buffer.vhd" in Library bridge_v1_00_a.
Entity <rx_elastic_buffer> compiled.
Entity <rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_aurora_pkg.vhd" in Library bridge_v1_00_a.
Package <AURORA_PKG> compiled.
Package body <AURORA_PKG> compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
family_support.vhd" in Library proc_common_v2_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/clien
t/fifo/tx_client_fifo_8.vhd" in Library bridge_v1_00_a.
Entity <tx_client_fifo_8> compiled.
Entity <tx_client_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/clien
t/fifo/rx_client_fifo_8.vhd" in Library bridge_v1_00_a.
Entity <rx_client_fifo_8> compiled.
Entity <rx_client_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/physi
cal/gtp_dual_1000X.vhd" in Library bridge_v1_00_a.
Entity <GTP_dual_1000X> compiled.
Entity <GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/v5_em
ac_v1_5.vhd" in Library bridge_v1_00_a.
Entity <v5_emac_v1_5> compiled.
Entity <v5_emac_v1_5> (Architecture <WRAPPER>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_rx_ll_pdu_datapath.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_RX_LL_PDU_DATAPATH> compiled.
Entity <aurora_201_RX_LL_PDU_DATAPATH> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_tx_ll_datapath.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_TX_LL_DATAPATH> compiled.
Entity <aurora_201_TX_LL_DATAPATH> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_tx_ll_control.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_TX_LL_CONTROL> compiled.
Entity <aurora_201_TX_LL_CONTROL> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_channel_init_sm.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_CHANNEL_INIT_SM> compiled.
Entity <aurora_201_CHANNEL_INIT_SM> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_idle_and_ver_gen.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_IDLE_AND_VER_GEN> compiled.
Entity <aurora_201_IDLE_AND_VER_GEN> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_channel_error_detect.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_CHANNEL_ERROR_DETECT> compiled.
Entity <aurora_201_CHANNEL_ERROR_DETECT> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_lane_init_sm.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_LANE_INIT_SM> compiled.
Entity <aurora_201_LANE_INIT_SM> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_chbond_count_dec.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_CHBOND_COUNT_DEC> compiled.
Entity <aurora_201_CHBOND_COUNT_DEC> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_sym_gen.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_SYM_GEN> compiled.
Entity <aurora_201_SYM_GEN> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_sym_dec.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_SYM_DEC> compiled.
Entity <aurora_201_SYM_DEC> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_error_detect.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_ERROR_DETECT> compiled.
Entity <aurora_201_ERROR_DETECT> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
counter_f.vhd" in Library proc_common_v2_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
pselect_f.vhd" in Library proc_common_v2_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
or_gate128.vhd" in Library proc_common_v2_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/
ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/v5_em
ac_v1_5_block.vhd" in Library bridge_v1_00_a.
Entity <v5_emac_v1_5_block> compiled.
Entity <v5_emac_v1_5_block> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/clien
t/fifo/eth_fifo_8.vhd" in Library bridge_v1_00_a.
Entity <eth_fifo_8> compiled.
Entity <eth_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_aurora_lane.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_AURORA_LANE> compiled.
Entity <aurora_201_AURORA_LANE> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_gtp_wrapper.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_GTP_WRAPPER> compiled.
Entity <aurora_201_GTP_WRAPPER> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_global_logic.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_GLOBAL_LOGIC> compiled.
Entity <aurora_201_GLOBAL_LOGIC> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_tx_ll.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_TX_LL> compiled.
Entity <aurora_201_TX_LL> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201_rx_ll.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_RX_LL> compiled.
Entity <aurora_201_RX_LL> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/clock_mod
ule/aurora_201_clock_module.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_CLOCK_MODULE> compiled.
Entity <aurora_201_CLOCK_MODULE> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/src/auror
a_201.vhd" in Library bridge_v1_00_a.
Entity <aurora_201> compiled.
Entity <aurora_201> (Architecture <MAPPED>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/aurora_201/cc_manage
r/aurora_201_standard_cc_module.vhd" in Library bridge_v1_00_a.
Entity <aurora_201_STANDARD_CC_MODULE> compiled.
Entity <aurora_201_STANDARD_CC_MODULE> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/v5_em
ac_v1_5_locallink.vhd" in Library bridge_v1_00_a.
Entity <v5_emac_v1_5_locallink> compiled.
Entity <v5_emac_v1_5_locallink> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/h
dl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/user_logic.vhd" in
Library bridge_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/bridge.vhd" in
Library bridge_v1_00_a.
Entity <bridge> compiled.
Entity <bridge> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/example_design/clien
t/address_swap_module_8.vhd" in Library bridge_v1_00_a.
Entity <address_swap_module_8> compiled.
Entity <address_swap_module_8> (Architecture <arch1>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   C:\ML505\Tutorials\AEBridge\pcores\bridge.prj : 13
INFO:MDT - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
Copying file aurora_201_aurora_lane.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_aurora_pkg.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_channel_error_detect.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_channel_init_sm.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_chbond_count_dec.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_error_detect.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_global_logic.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_gtp_wrapper.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_idle_and_ver_gen.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_lane_init_sm.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_rx_ll.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_rx_ll_pdu_datapath.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_sym_dec.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_sym_gen.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_tx_ll.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_tx_ll_control.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_tx_ll_datapath.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_standard_cc_module.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201_clock_module.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file aurora_201.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file v5_emac_v1_5.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file rx_elastic_buffer.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file gtp_dual_1000X.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file rocketio_wrapper_gtp.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file rocketio_wrapper_gtp_tile.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file v5_emac_v1_5_block.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file tx_client_fifo_8.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file rx_client_fifo_8.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file eth_fifo_8.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file v5_emac_v1_5_locallink.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file address_swap_module_8.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file user_logic.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...
Copying file bridge.vhd to
C:\ML505\Tutorials\AEBridge\pcores/bridge_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\ML505\Tutorials\AEBridge\pcores\bridge_v1_00_a.

Summary:

  Logical library     : bridge_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - bridge_v1_00_a\data
  - bridge_v1_00_a\hdl
  - bridge_v1_00_a\hdl\vhdl
  - bridge_v1_00_a\netlist


The following HDL source files will be copied into the bridge_v1_00_a\hdl\vhdl
directory:

  - aurora_201_aurora_lane.vhd
  - aurora_201_aurora_pkg.vhd
  - aurora_201_channel_error_detect.vhd
  - aurora_201_channel_init_sm.vhd
  - aurora_201_chbond_count_dec.vhd
  - aurora_201_error_detect.vhd
  - aurora_201_global_logic.vhd
  - aurora_201_gtp_wrapper.vhd
  - aurora_201_idle_and_ver_gen.vhd
  - aurora_201_lane_init_sm.vhd
  - aurora_201_rx_ll.vhd
  - aurora_201_rx_ll_pdu_datapath.vhd
  - aurora_201_sym_dec.vhd
  - aurora_201_sym_gen.vhd
  - aurora_201_tx_ll.vhd
  - aurora_201_tx_ll_control.vhd
  - aurora_201_tx_ll_datapath.vhd
  - aurora_201_standard_cc_module.vhd
  - aurora_201_clock_module.vhd
  - aurora_201.vhd
  - v5_emac_v1_5.vhd
  - rx_elastic_buffer.vhd
  - gtp_dual_1000X.vhd
  - rocketio_wrapper_gtp.vhd
  - rocketio_wrapper_gtp_tile.vhd
  - v5_emac_v1_5_block.vhd
  - tx_client_fifo_8.vhd
  - rx_client_fifo_8.vhd
  - eth_fifo_8.vhd
  - v5_emac_v1_5_locallink.vhd
  - address_swap_module_8.vhd
  - user_logic.vhd
  - bridge.vhd

The following files will be created under the bridge_v1_00_a\data directory:

  - bridge_v2_1_0.mpd
  - bridge_v2_1_0.pao

  - bridge_v2_1_0.bbd

The following netlist file(s) will be copied into the bridge_v1_00_a\netlist
directory:

  - fifo_16b_to_32b.ngc
  - fifo_32b_to_16b.ngc


