

================================================================
== Vitis HLS Report for 'test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5'
================================================================
* Date:           Mon Oct  7 12:26:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1320027|  1320027|  4.396 ms|  4.396 ms|  1320027|  1320027|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5  |  1320025|  1320025|        27|          1|          1|  1320000|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      236|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    40|     3688|     2208|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|     1780|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    42|     5468|     2808|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  40| 3688| 2208|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_14_4_1_U28  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_7ns_7ns_14_4_1_U29  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln66_1_fu_392_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln66_fu_440_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln67_1_fu_407_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln67_fu_477_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln68_fu_504_p2       |         +|   0|  0|  14|           7|           1|
    |empty_10_fu_552_p2       |         +|   0|  0|  16|          14|          14|
    |empty_fu_546_p2          |         -|   0|  0|  16|          14|          14|
    |and_ln66_fu_464_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_386_p2      |      icmp|   0|  0|  28|          21|          21|
    |icmp_ln67_fu_401_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln68_fu_458_p2      |      icmp|   0|  0|  14|           7|           6|
    |or_ln67_fu_483_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln66_1_fu_470_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln66_fu_446_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln67_1_fu_496_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln67_2_fu_413_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln67_fu_488_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_453_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 236|         135|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten19_fu_96   |   9|          2|   21|         42|
    |indvar_flatten6_fu_88    |   9|          2|   14|         28|
    |v15_fu_92                |   9|          2|    7|         14|
    |v16_fu_84                |   9|          2|    7|         14|
    |v17_fu_80                |   9|          2|    7|         14|
    |v4_0_0_WEN_A             |   9|          2|    4|          8|
    |v4_0_1_WEN_A             |   9|          2|    4|          8|
    |v4_1_0_WEN_A             |   9|          2|    4|          8|
    |v4_1_1_WEN_A             |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln74_reg_806                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |icmp_ln67_reg_713                    |   1|   0|    1|          0|
    |indvar_flatten19_fu_96               |  21|   0|   21|          0|
    |indvar_flatten6_fu_88                |  14|   0|   14|          0|
    |p_cast_reg_743                       |  14|   0|   64|         50|
    |select_ln66_1_reg_721                |   7|   0|    7|          0|
    |select_ln67_1_reg_731                |   7|   0|    7|          0|
    |select_ln67_1_reg_731_pp0_iter3_reg  |   7|   0|    7|          0|
    |select_ln67_reg_726                  |   7|   0|    7|          0|
    |tmp1_reg_1028                        |  32|   0|   32|          0|
    |tmp2_reg_1033                        |  32|   0|   32|          0|
    |tmp3_reg_1038                        |  32|   0|   32|          0|
    |tmp_reg_1023                         |  32|   0|   32|          0|
    |v15_fu_92                            |   7|   0|    7|          0|
    |v16_fu_84                            |   7|   0|    7|          0|
    |v17_fu_80                            |   7|   0|    7|          0|
    |v19_reg_969                          |  32|   0|   32|          0|
    |v21_reg_1003                         |  32|   0|   32|          0|
    |v25_reg_1008                         |  32|   0|   32|          0|
    |v29_reg_975                          |  32|   0|   32|          0|
    |v2_0_0_load_reg_855                  |  32|   0|   32|          0|
    |v2_0_1_load_reg_764                  |  32|   0|   32|          0|
    |v2_1_0_load_reg_860                  |  32|   0|   32|          0|
    |v2_1_1_load_reg_769                  |  32|   0|   32|          0|
    |v30_reg_1013                         |  32|   0|   32|          0|
    |v33_reg_1018                         |  32|   0|   32|          0|
    |v37_reg_811                          |  32|   0|   32|          0|
    |v39_reg_919                          |  32|   0|   32|          0|
    |v3_0_0_load_reg_981                  |  32|   0|   32|          0|
    |v3_0_1_load_reg_986                  |  32|   0|   32|          0|
    |v3_1_0_load_reg_823                  |  32|   0|   32|          0|
    |v3_1_1_load_reg_828                  |  32|   0|   32|          0|
    |v41_reg_1043                         |  32|   0|   32|          0|
    |v43_reg_924                          |  32|   0|   32|          0|
    |v45_reg_1048                         |  32|   0|   32|          0|
    |v47_reg_817                          |  32|   0|   32|          0|
    |v48_reg_929                          |  32|   0|   32|          0|
    |v4_0_0_addr_reg_865                  |  14|   0|   14|          0|
    |v4_0_0_load_reg_899                  |  32|   0|   32|          0|
    |v4_0_1_addr_reg_871                  |  14|   0|   14|          0|
    |v4_0_1_load_reg_904                  |  32|   0|   32|          0|
    |v4_1_0_addr_reg_877                  |  14|   0|   14|          0|
    |v4_1_0_load_reg_909                  |  32|   0|   32|          0|
    |v4_1_1_addr_reg_883                  |  14|   0|   14|          0|
    |v4_1_1_load_reg_914                  |  32|   0|   32|          0|
    |v50_reg_1053                         |  32|   0|   32|          0|
    |v51_reg_934                          |  32|   0|   32|          0|
    |v53_reg_1058                         |  32|   0|   32|          0|
    |zext_ln72_2_reg_790                  |  14|   0|   64|         50|
    |zext_ln72_reg_738                    |   7|   0|   14|          7|
    |add_ln74_reg_806                     |  64|  32|   14|          0|
    |p_cast_reg_743                       |  64|  32|   64|         50|
    |select_ln67_reg_726                  |  64|  32|    7|          0|
    |v4_0_0_addr_reg_865                  |  64|  32|   14|          0|
    |v4_0_1_addr_reg_871                  |  64|  32|   14|          0|
    |v4_1_0_addr_reg_877                  |  64|  32|   14|          0|
    |v4_1_1_addr_reg_883                  |  64|  32|   14|          0|
    |zext_ln72_2_reg_790                  |  64|  32|   64|         50|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1780| 256| 1580|        207|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_125_p_din0   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_125_p_din1   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_125_p_dout0  |   in|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_125_p_ce     |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_129_p_din0   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_129_p_din1   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_129_p_dout0  |   in|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_129_p_ce     |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_133_p_din0   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_133_p_din1   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_133_p_dout0  |   in|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_133_p_ce     |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_137_p_din0   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_137_p_din1   |  out|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_137_p_dout0  |   in|   32|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|grp_fu_137_p_ce     |  out|    1|  ap_ctrl_hs|  test_gemm_Pipeline_VITIS_LOOP_66_3_VITIS_LOOP_67_4_VITIS_LOOP_68_5|  return value|
|v2_0_0_Addr_A       |  out|   32|        bram|                                                              v2_0_0|         array|
|v2_0_0_EN_A         |  out|    1|        bram|                                                              v2_0_0|         array|
|v2_0_0_WEN_A        |  out|    4|        bram|                                                              v2_0_0|         array|
|v2_0_0_Din_A        |  out|   32|        bram|                                                              v2_0_0|         array|
|v2_0_0_Dout_A       |   in|   32|        bram|                                                              v2_0_0|         array|
|v2_0_1_Addr_A       |  out|   32|        bram|                                                              v2_0_1|         array|
|v2_0_1_EN_A         |  out|    1|        bram|                                                              v2_0_1|         array|
|v2_0_1_WEN_A        |  out|    4|        bram|                                                              v2_0_1|         array|
|v2_0_1_Din_A        |  out|   32|        bram|                                                              v2_0_1|         array|
|v2_0_1_Dout_A       |   in|   32|        bram|                                                              v2_0_1|         array|
|v2_1_0_Addr_A       |  out|   32|        bram|                                                              v2_1_0|         array|
|v2_1_0_EN_A         |  out|    1|        bram|                                                              v2_1_0|         array|
|v2_1_0_WEN_A        |  out|    4|        bram|                                                              v2_1_0|         array|
|v2_1_0_Din_A        |  out|   32|        bram|                                                              v2_1_0|         array|
|v2_1_0_Dout_A       |   in|   32|        bram|                                                              v2_1_0|         array|
|v2_1_1_Addr_A       |  out|   32|        bram|                                                              v2_1_1|         array|
|v2_1_1_EN_A         |  out|    1|        bram|                                                              v2_1_1|         array|
|v2_1_1_WEN_A        |  out|    4|        bram|                                                              v2_1_1|         array|
|v2_1_1_Din_A        |  out|   32|        bram|                                                              v2_1_1|         array|
|v2_1_1_Dout_A       |   in|   32|        bram|                                                              v2_1_1|         array|
|v0                  |   in|   32|     ap_none|                                                                  v0|        scalar|
|v3_0_0_Addr_A       |  out|   32|        bram|                                                              v3_0_0|         array|
|v3_0_0_EN_A         |  out|    1|        bram|                                                              v3_0_0|         array|
|v3_0_0_WEN_A        |  out|    4|        bram|                                                              v3_0_0|         array|
|v3_0_0_Din_A        |  out|   32|        bram|                                                              v3_0_0|         array|
|v3_0_0_Dout_A       |   in|   32|        bram|                                                              v3_0_0|         array|
|v3_0_1_Addr_A       |  out|   32|        bram|                                                              v3_0_1|         array|
|v3_0_1_EN_A         |  out|    1|        bram|                                                              v3_0_1|         array|
|v3_0_1_WEN_A        |  out|    4|        bram|                                                              v3_0_1|         array|
|v3_0_1_Din_A        |  out|   32|        bram|                                                              v3_0_1|         array|
|v3_0_1_Dout_A       |   in|   32|        bram|                                                              v3_0_1|         array|
|v3_1_0_Addr_A       |  out|   32|        bram|                                                              v3_1_0|         array|
|v3_1_0_EN_A         |  out|    1|        bram|                                                              v3_1_0|         array|
|v3_1_0_WEN_A        |  out|    4|        bram|                                                              v3_1_0|         array|
|v3_1_0_Din_A        |  out|   32|        bram|                                                              v3_1_0|         array|
|v3_1_0_Dout_A       |   in|   32|        bram|                                                              v3_1_0|         array|
|v3_1_1_Addr_A       |  out|   32|        bram|                                                              v3_1_1|         array|
|v3_1_1_EN_A         |  out|    1|        bram|                                                              v3_1_1|         array|
|v3_1_1_WEN_A        |  out|    4|        bram|                                                              v3_1_1|         array|
|v3_1_1_Din_A        |  out|   32|        bram|                                                              v3_1_1|         array|
|v3_1_1_Dout_A       |   in|   32|        bram|                                                              v3_1_1|         array|
|v4_0_0_Addr_A       |  out|   32|        bram|                                                              v4_0_0|         array|
|v4_0_0_EN_A         |  out|    1|        bram|                                                              v4_0_0|         array|
|v4_0_0_WEN_A        |  out|    4|        bram|                                                              v4_0_0|         array|
|v4_0_0_Din_A        |  out|   32|        bram|                                                              v4_0_0|         array|
|v4_0_0_Dout_A       |   in|   32|        bram|                                                              v4_0_0|         array|
|v4_0_0_Addr_B       |  out|   32|        bram|                                                              v4_0_0|         array|
|v4_0_0_EN_B         |  out|    1|        bram|                                                              v4_0_0|         array|
|v4_0_0_WEN_B        |  out|    4|        bram|                                                              v4_0_0|         array|
|v4_0_0_Din_B        |  out|   32|        bram|                                                              v4_0_0|         array|
|v4_0_0_Dout_B       |   in|   32|        bram|                                                              v4_0_0|         array|
|v4_0_1_Addr_A       |  out|   32|        bram|                                                              v4_0_1|         array|
|v4_0_1_EN_A         |  out|    1|        bram|                                                              v4_0_1|         array|
|v4_0_1_WEN_A        |  out|    4|        bram|                                                              v4_0_1|         array|
|v4_0_1_Din_A        |  out|   32|        bram|                                                              v4_0_1|         array|
|v4_0_1_Dout_A       |   in|   32|        bram|                                                              v4_0_1|         array|
|v4_0_1_Addr_B       |  out|   32|        bram|                                                              v4_0_1|         array|
|v4_0_1_EN_B         |  out|    1|        bram|                                                              v4_0_1|         array|
|v4_0_1_WEN_B        |  out|    4|        bram|                                                              v4_0_1|         array|
|v4_0_1_Din_B        |  out|   32|        bram|                                                              v4_0_1|         array|
|v4_0_1_Dout_B       |   in|   32|        bram|                                                              v4_0_1|         array|
|v4_1_0_Addr_A       |  out|   32|        bram|                                                              v4_1_0|         array|
|v4_1_0_EN_A         |  out|    1|        bram|                                                              v4_1_0|         array|
|v4_1_0_WEN_A        |  out|    4|        bram|                                                              v4_1_0|         array|
|v4_1_0_Din_A        |  out|   32|        bram|                                                              v4_1_0|         array|
|v4_1_0_Dout_A       |   in|   32|        bram|                                                              v4_1_0|         array|
|v4_1_0_Addr_B       |  out|   32|        bram|                                                              v4_1_0|         array|
|v4_1_0_EN_B         |  out|    1|        bram|                                                              v4_1_0|         array|
|v4_1_0_WEN_B        |  out|    4|        bram|                                                              v4_1_0|         array|
|v4_1_0_Din_B        |  out|   32|        bram|                                                              v4_1_0|         array|
|v4_1_0_Dout_B       |   in|   32|        bram|                                                              v4_1_0|         array|
|v4_1_1_Addr_A       |  out|   32|        bram|                                                              v4_1_1|         array|
|v4_1_1_EN_A         |  out|    1|        bram|                                                              v4_1_1|         array|
|v4_1_1_WEN_A        |  out|    4|        bram|                                                              v4_1_1|         array|
|v4_1_1_Din_A        |  out|   32|        bram|                                                              v4_1_1|         array|
|v4_1_1_Dout_A       |   in|   32|        bram|                                                              v4_1_1|         array|
|v4_1_1_Addr_B       |  out|   32|        bram|                                                              v4_1_1|         array|
|v4_1_1_EN_B         |  out|    1|        bram|                                                              v4_1_1|         array|
|v4_1_1_WEN_B        |  out|    4|        bram|                                                              v4_1_1|         array|
|v4_1_1_Din_B        |  out|   32|        bram|                                                              v4_1_1|         array|
|v4_1_1_Dout_B       |   in|   32|        bram|                                                              v4_1_1|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

