// Seed: 167883111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  assign module_1.id_3 = 0;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : -1 'b0] id_15 = id_15 >= -1'b0;
  assign id_11 = id_6;
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd91
);
  tri  id_1;
  wire _id_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire _id_3;
  parameter id_4 = 1 && 1;
  logic [1 : id_2] id_5 = id_1 & id_1 - id_4[id_3+:1], id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_1,
      id_1,
      id_1,
      id_6,
      id_6
  );
endmodule
