(S (PP (IN In) (NP (JJ modern) (NNS systems))) (, ,) (NP (ADJP (NNP DRAM) (HYPH -) (VBN based)) (JJ main) (NN memory)) (VP (VBZ is) (ADJP (ADJP (RB significantly) (JJR slower)) (PP (IN than) (NP (DT the) (NN processor))))) (. .))
(S (ADVP (RB Consequently)) (, ,) (NP (NNS processors)) (VP (VBP spend) (NP (NP (DT a) (JJ long) (NN time)) (VP (VBG waiting) (S (VP (TO to) (VP (VB access) (NP (NNS data)) (PP (IN from) (NP (JJ main) (NN memory))) (, ,) (S (VP (VBG making) (NP (NP (DT the) (NML (JJ long) (JJ main) (NN memory) (NN access)) (NN latency) (CD one)) (PP (IN of) (NP (DT the) (ADJP (RBS most) (JJ critical)) (NNS bottlenecks)))) (PP (IN to) (S (VP (VBG achieving) (NP (JJ high) (NN system) (NN performance))))))))))))) (. .))
(S (ADVP (RB Unfortunately)) (, ,) (NP (NP (DT the) (NN latency)) (PP (IN of) (NP (NNP DRAM)))) (VP (VBZ has) (VP (VBN remained) (S (ADJP (RB almost) (JJ constant))) (PP (IN in) (NP (DT the) (JJ past) (NN decade))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADVP (RB mainly)) (SBAR (IN because) (S (NP (NNP DRAM)) (VP (VBZ has) (VP (VBN been) (VP (VBN optimized) (PP (IN for) (NP (NML (NML (NML (NN cost)) (HYPH -) (PP (IN per) (HYPH -) (NP (NN bit)))) (, ,) (CONJP (RB rather) (IN than)) (NML (NN access))) (NN latency))))))))) (. .))
(S (PP (IN As) (NP (DT a) (NN result))) (, ,) (NP (NNP DRAM) (NN latency)) (VP (VP (VBZ is) (RB not) (VP (VBG reducing) (PP (IN with) (NP (NN technology) (NN scaling))))) (, ,) (CC and) (VP (VBZ continues) (S (VP (TO to) (VP (VB be) (NP (NP (DT an) (JJ important) (NN performance) (NN bottleneck)) (PP (IN in) (NP (NP (JJ modern)) (CC and) (NP (JJ future) (NNS systems)))))))))) (. .))
(S (NP (DT This) (NN dissertation)) (VP (VBZ seeks) (S (VP (TO to) (VP (VB achieve) (NP (JJ low) (NN latency) (NML (ADJP (NNP DRAM) (HYPH -) (VBN based)) (NN memory) (NNS systems))) (PP (IN at) (NP (NP (JJ low) (NN cost)) (PP (IN in) (NP (CD three) (JJ major) (NNS directions))))))))) (. .))
(S (ADVP (RB First)) (, ,) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (NN observation)) (SBAR (IN that) (S (NP (NP (JJ long) (NNS bitlines)) (PP (IN in) (NP (NNP DRAM)))) (VP (VBP are) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (JJ dominant) (NNS sources)) (PP (IN of) (NP (NNP DRAM) (NN latency)))))))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (S (NP (NP (DT a) (JJ new) (NNP DRAM) (NN architecture)) (, ,) (NP (NP (NP (VBN Tiered) (HYPH -) (NN Latency)) (NP (NP (NNP DRAM)) (-LRB- -LRB-) (NP (NNP TL) (HYPH -) (NNP DRAM)) (-RRB- -RRB-))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ divides) (NP (DT the) (JJ long) (NN bitline)) (PP (IN into) (NP (NP (CD two) (JJR shorter) (NNS segments)) (VP (VBG using) (NP (DT an) (NN isolation) (NN transistor))))))))) (, ,)) (VP (VBG allowing) (NP (CD one) (NN segment)) (S (VP (TO to) (VP (VB be) (VP (VBN accessed) (PP (IN with) (NP (VBN reduced) (NN latency)))))))))) (. .))
(S (ADVP (RB Second)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (NP (DT a) (ADJP (JJ fine) (HYPH -) (JJ grained)) (NNP DRAM) (NN latency)) (NP (NML (NML (NN reduction) (NN mechanism)) (, ,) (NP (JJ Adaptive) (HYPH -) (NN Latency))) (NNP DRAM))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ optimizes) (NP (NP (NNP DRAM) (NN latency)) (PP (IN for) (NP (NP (DT the) (JJ common) (NN operating) (NNS conditions)) (PP (IN for) (NP (JJ individual) (NNP DRAM) (NN module))))))))))) (. .))
(S (ADVP (JJ Third)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (NP (NP (DT a) (JJ new) (NN technique)) (, ,) (ADJP (NP (JJ Architectural) (HYPH -) (NN Variation)) (HYPH -) (JJ Aware))) (NP (NNP DRAM)) (PRN (-LRB- -LRB-) (NP (NNP AVA) (HYPH -) (NNP DRAM)) (-RRB- -RRB-))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ reduces) (NP (NP (NNP DRAM) (NN latency)) (PP (PP (IN at) (NP (JJ low) (NN cost))) (, ,) (PP (IN by) (NP (NN profiling))) (CC and) (S (VP (VBG identifying) (NP (NP (RB only) (DT the) (ADJP (RB inherently) (JJR slower)) (NNS regions)) (PP (IN in) (NP (NNP DRAM)))) (PP (IN to) (S (ADVP (RB dynamically)) (VP (VB determine) (NP (NP (DT the) (JJS lowest) (NN latency)) (SBAR (S (NP (NNP DRAM)) (VP (MD can) (VP (VB operate) (ADVP (IN at) (PP (IN without) (S (VP (VBG causing) (NP (NNS failures))))))))))))))))))))))) (. .))
(S (NP (DT This) (NN dissertation)) (VP (VBZ provides) (NP (NP (DT a) (JJ detailed) (NN analysis)) (PP (IN of) (NP (NNP DRAM) (NN latency)))) (PP (IN by) (S (VP (VBG using) (NP (DT both) (NML (NN circuit) (HYPH -) (NN level)) (NN simulation)) (PP (IN with) (NP (NP (DT a) (ADJP (JJ detailed)) (NNP DRAM) (ADJP (NP (NN model) (CC and) (NN FPGA)) (HYPH -) (VBN based)) (NN profiling)) (PP (IN of) (NP (JJ real) (NNP DRAM) (NNS modules))))))))) (. .))
(S (NP (PRP$ Our) (NN latency) (NN analysis)) (VP (VBZ shows) (SBAR (IN that) (S (NP (NP (PRP$ our) (JJ low) (NN latency)) (NP (NNP DRAM) (NNS mechanisms))) (VP (VBP enable) (NP (JJ significant) (NN latency) (NNS reductions)) (, ,) (S (VP (VBG leading) (PP (IN to) (NP (NP (JJ large) (NN improvement)) (PP (IN in) (NP (DT both) (NN system) (NML (NN performance) (CC and) (NN energy)) (NN efficiency))))))))))) (. .))
