# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5a.gen/sources_1/ip/char_mem/sim/char_mem.v" \
"../../../../Lab5a.gen/sources_1/ip/fifo_mem/sim/fifo_mem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
