library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;
	
entity lab2_1 is 
port (
	sw : in std_logic_vector(5 downto 0);
	led1 : out std_logic;
	key_n : in std_logic_vector(1 downto 0)
);

end entity lab2_1;

architecture rtl of lab2_1 is 

	signal clk : std_logic;
	signal reset : std_logic;
	
	signal Inputs : signed (3 downto 0);
	signal switch : signed (1 downto 0);
begin 
clk <= key_n(0);
reset <= key_n(1);
inputs <= signed (sw(3 downto 0));
switch <= signed (sw(5 downto 4));