|Kamal_SingleCycleCPU
Kamal_Result[0] <= Kamal_SevenSegment[0].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[1] <= Kamal_SevenSegment[1].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[2] <= Kamal_SevenSegment[2].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[3] <= Kamal_SevenSegment[3].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[4] <= Kamal_SevenSegment[4].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[5] <= Kamal_SevenSegment[5].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[6] <= Kamal_SevenSegment[6].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[7] <= Kamal_SevenSegment[7].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[8] <= Kamal_SevenSegment[8].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[9] <= Kamal_SevenSegment[9].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[10] <= Kamal_SevenSegment[10].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[11] <= Kamal_SevenSegment[11].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[12] <= Kamal_SevenSegment[12].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[13] <= Kamal_SevenSegment[13].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[14] <= Kamal_SevenSegment[14].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[15] <= Kamal_SevenSegment[15].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[16] <= Kamal_SevenSegment[16].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[17] <= Kamal_SevenSegment[17].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[18] <= Kamal_SevenSegment[18].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[19] <= Kamal_SevenSegment[19].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[20] <= Kamal_SevenSegment[20].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[21] <= Kamal_SevenSegment[21].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[22] <= Kamal_SevenSegment[22].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[23] <= Kamal_SevenSegment[23].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[24] <= Kamal_SevenSegment[24].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[25] <= Kamal_SevenSegment[25].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[26] <= Kamal_SevenSegment[26].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[27] <= Kamal_SevenSegment[27].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[28] <= Kamal_SevenSegment[28].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[29] <= Kamal_SevenSegment[29].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[30] <= Kamal_SevenSegment[30].DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[31] <= Kamal_SevenSegment[31].DB_MAX_OUTPUT_PORT_TYPE
Kamal_LoadforCounter => Kamal_InstructionMemory:inst4.Kamal_LoadforCounter
Kamal_Clock => Kamal_InstructionMemory:inst4.Kamal_Clock
Kamal_Clock => Kamal_RegisterFile:inst5.Kamal_Clock
Kamal_Clock => Kamal_Memory:inst11.clock
Kamal_Instructions[0] => Kamal_InstructionMemory:inst4.Kamal_Instructions[0]
Kamal_Instructions[1] => Kamal_InstructionMemory:inst4.Kamal_Instructions[1]
Kamal_Instructions[2] => Kamal_InstructionMemory:inst4.Kamal_Instructions[2]
Kamal_Instructions[3] => Kamal_InstructionMemory:inst4.Kamal_Instructions[3]
Kamal_Instructions[4] => Kamal_InstructionMemory:inst4.Kamal_Instructions[4]
Kamal_Instructions[5] => Kamal_InstructionMemory:inst4.Kamal_Instructions[5]
Kamal_Instructions[6] => Kamal_InstructionMemory:inst4.Kamal_Instructions[6]
Kamal_Instructions[7] => Kamal_InstructionMemory:inst4.Kamal_Instructions[7]
Kamal_Run => Kamal_InstructionFetch:faheem.Kamal_Clock
Kamal_SevenSegmentDisplay[0] <= Kamal_SevenSegmentMux:inst14.result[0]
Kamal_SevenSegmentDisplay[1] <= Kamal_SevenSegmentMux:inst14.result[1]
Kamal_SevenSegmentDisplay[2] <= Kamal_SevenSegmentMux:inst14.result[2]
Kamal_SevenSegmentDisplay[3] <= Kamal_SevenSegmentMux:inst14.result[3]
Kamal_SevenSegmentDisplay[4] <= Kamal_SevenSegmentMux:inst14.result[4]
Kamal_SevenSegmentDisplay[5] <= Kamal_SevenSegmentMux:inst14.result[5]
Kamal_SevenSegmentDisplay[6] <= Kamal_SevenSegmentMux:inst14.result[6]
Kamal_Display => Kamal_SevenSegmentMux:inst14.sel
KamalDisplay1[0] <= <VCC>
KamalDisplay1[1] <= <VCC>
KamalDisplay1[2] <= <VCC>
KamalDisplay1[3] <= <VCC>
KamalDisplay1[4] <= <VCC>
KamalDisplay1[5] <= <VCC>
KamalDisplay1[6] <= <VCC>
KamalDisplay2[0] <= <VCC>
KamalDisplay2[1] <= <VCC>
KamalDisplay2[2] <= <VCC>
KamalDisplay2[3] <= <VCC>
KamalDisplay2[4] <= <VCC>
KamalDisplay2[5] <= <VCC>
KamalDisplay2[6] <= <VCC>
KamalDisplay3[0] <= <VCC>
KamalDisplay3[1] <= <VCC>
KamalDisplay3[2] <= <VCC>
KamalDisplay3[3] <= <VCC>
KamalDisplay3[4] <= <VCC>
KamalDisplay3[5] <= <VCC>
KamalDisplay3[6] <= <VCC>


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst12
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst12|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst12|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_ControlSignal:inst3
Kamal_opcode[0] => Mux0.IN69
Kamal_opcode[0] => Mux1.IN69
Kamal_opcode[0] => Mux2.IN36
Kamal_opcode[0] => Mux3.IN69
Kamal_opcode[0] => Mux4.IN69
Kamal_opcode[0] => Mux5.IN69
Kamal_opcode[0] => Mux6.IN69
Kamal_opcode[0] => Mux7.IN69
Kamal_opcode[1] => Mux0.IN68
Kamal_opcode[1] => Mux1.IN68
Kamal_opcode[1] => Mux2.IN35
Kamal_opcode[1] => Mux3.IN68
Kamal_opcode[1] => Mux4.IN68
Kamal_opcode[1] => Mux5.IN68
Kamal_opcode[1] => Mux6.IN68
Kamal_opcode[1] => Mux7.IN68
Kamal_opcode[2] => Mux0.IN67
Kamal_opcode[2] => Mux1.IN67
Kamal_opcode[2] => Mux2.IN34
Kamal_opcode[2] => Mux3.IN67
Kamal_opcode[2] => Mux4.IN67
Kamal_opcode[2] => Mux5.IN67
Kamal_opcode[2] => Mux6.IN67
Kamal_opcode[2] => Mux7.IN67
Kamal_opcode[3] => Mux0.IN66
Kamal_opcode[3] => Mux1.IN66
Kamal_opcode[3] => Mux3.IN66
Kamal_opcode[3] => Mux4.IN66
Kamal_opcode[3] => Mux5.IN66
Kamal_opcode[3] => Mux6.IN66
Kamal_opcode[3] => Mux7.IN66
Kamal_opcode[4] => Mux0.IN65
Kamal_opcode[4] => Mux1.IN65
Kamal_opcode[4] => Mux2.IN33
Kamal_opcode[4] => Mux3.IN65
Kamal_opcode[4] => Mux4.IN65
Kamal_opcode[4] => Mux5.IN65
Kamal_opcode[4] => Mux6.IN65
Kamal_opcode[4] => Mux7.IN65
Kamal_opcode[5] => Mux0.IN64
Kamal_opcode[5] => Mux1.IN64
Kamal_opcode[5] => Mux2.IN32
Kamal_opcode[5] => Mux3.IN64
Kamal_opcode[5] => Mux4.IN64
Kamal_opcode[5] => Mux5.IN64
Kamal_opcode[5] => Mux6.IN64
Kamal_opcode[5] => Mux7.IN64
Kamal_func[0] => ~NO_FANOUT~
Kamal_func[1] => ~NO_FANOUT~
Kamal_func[2] => ~NO_FANOUT~
Kamal_func[3] => ~NO_FANOUT~
Kamal_func[4] => ~NO_FANOUT~
Kamal_func[5] => ~NO_FANOUT~
Kamal_RegDst <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Kamal_ALUSrc <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Kamal_MemtoReg <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Kamal_RegWr <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Kamal_MemWr <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Kamal_PCSrc <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Kamal_ExtOp <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Kamal_ALUctr[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Kamal_ALUctr[1] <= <GND>


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4
Kamal_ReadOutput[0] <= Kamal_Load32bit:inst1.q[0]
Kamal_ReadOutput[1] <= Kamal_Load32bit:inst1.q[1]
Kamal_ReadOutput[2] <= Kamal_Load32bit:inst1.q[2]
Kamal_ReadOutput[3] <= Kamal_Load32bit:inst1.q[3]
Kamal_ReadOutput[4] <= Kamal_Load32bit:inst1.q[4]
Kamal_ReadOutput[5] <= Kamal_Load32bit:inst1.q[5]
Kamal_ReadOutput[6] <= Kamal_Load32bit:inst1.q[6]
Kamal_ReadOutput[7] <= Kamal_Load32bit:inst1.q[7]
Kamal_ReadOutput[8] <= Kamal_Load32bit:inst1.q[8]
Kamal_ReadOutput[9] <= Kamal_Load32bit:inst1.q[9]
Kamal_ReadOutput[10] <= Kamal_Load32bit:inst1.q[10]
Kamal_ReadOutput[11] <= Kamal_Load32bit:inst1.q[11]
Kamal_ReadOutput[12] <= Kamal_Load32bit:inst1.q[12]
Kamal_ReadOutput[13] <= Kamal_Load32bit:inst1.q[13]
Kamal_ReadOutput[14] <= Kamal_Load32bit:inst1.q[14]
Kamal_ReadOutput[15] <= Kamal_Load32bit:inst1.q[15]
Kamal_ReadOutput[16] <= Kamal_Load32bit:inst1.q[16]
Kamal_ReadOutput[17] <= Kamal_Load32bit:inst1.q[17]
Kamal_ReadOutput[18] <= Kamal_Load32bit:inst1.q[18]
Kamal_ReadOutput[19] <= Kamal_Load32bit:inst1.q[19]
Kamal_ReadOutput[20] <= Kamal_Load32bit:inst1.q[20]
Kamal_ReadOutput[21] <= Kamal_Load32bit:inst1.q[21]
Kamal_ReadOutput[22] <= Kamal_Load32bit:inst1.q[22]
Kamal_ReadOutput[23] <= Kamal_Load32bit:inst1.q[23]
Kamal_ReadOutput[24] <= Kamal_Load32bit:inst1.q[24]
Kamal_ReadOutput[25] <= Kamal_Load32bit:inst1.q[25]
Kamal_ReadOutput[26] <= Kamal_Load32bit:inst1.q[26]
Kamal_ReadOutput[27] <= Kamal_Load32bit:inst1.q[27]
Kamal_ReadOutput[28] <= Kamal_Load32bit:inst1.q[28]
Kamal_ReadOutput[29] <= Kamal_Load32bit:inst1.q[29]
Kamal_ReadOutput[30] <= Kamal_Load32bit:inst1.q[30]
Kamal_ReadOutput[31] <= Kamal_Load32bit:inst1.q[31]
Kamal_Clock => Kamal_Load32bit:inst1.clock
Kamal_Instructions[0] => Kamal_Load32bit:inst1.data[0]
Kamal_Instructions[1] => Kamal_Load32bit:inst1.data[1]
Kamal_Instructions[2] => Kamal_Load32bit:inst1.data[2]
Kamal_Instructions[3] => Kamal_Load32bit:inst1.data[3]
Kamal_Instructions[4] => Kamal_Load32bit:inst1.data[4]
Kamal_Instructions[5] => Kamal_Load32bit:inst1.data[5]
Kamal_Instructions[6] => Kamal_Load32bit:inst1.data[6]
Kamal_Instructions[7] => Kamal_Load32bit:inst1.data[7]
Kamal_RdAddress[0] => Kamal_Load32bit:inst1.rdaddress[0]
Kamal_RdAddress[1] => Kamal_Load32bit:inst1.rdaddress[1]
Kamal_RdAddress[2] => Kamal_Load32bit:inst1.rdaddress[2]
Kamal_RdAddress[3] => Kamal_Load32bit:inst1.rdaddress[3]
Kamal_RdAddress[4] => Kamal_Load32bit:inst1.rdaddress[4]
Kamal_RdAddress[5] => Kamal_Load32bit:inst1.rdaddress[5]
Kamal_RdAddress[6] => Kamal_Load32bit:inst1.rdaddress[6]
Kamal_RdAddress[7] => Kamal_Load32bit:inst1.rdaddress[7]
Kamal_LoadforCounter => Kamal_Counter:inst.clock


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_ujn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujn1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujn1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujn1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujn1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujn1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujn1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujn1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ujn1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujn1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujn1:auto_generated.address_a[2]
address_a[3] => altsyncram_ujn1:auto_generated.address_a[3]
address_a[4] => altsyncram_ujn1:auto_generated.address_a[4]
address_a[5] => altsyncram_ujn1:auto_generated.address_a[5]
address_a[6] => altsyncram_ujn1:auto_generated.address_a[6]
address_a[7] => altsyncram_ujn1:auto_generated.address_a[7]
address_a[8] => altsyncram_ujn1:auto_generated.address_a[8]
address_a[9] => altsyncram_ujn1:auto_generated.address_a[9]
address_b[0] => altsyncram_ujn1:auto_generated.address_b[0]
address_b[1] => altsyncram_ujn1:auto_generated.address_b[1]
address_b[2] => altsyncram_ujn1:auto_generated.address_b[2]
address_b[3] => altsyncram_ujn1:auto_generated.address_b[3]
address_b[4] => altsyncram_ujn1:auto_generated.address_b[4]
address_b[5] => altsyncram_ujn1:auto_generated.address_b[5]
address_b[6] => altsyncram_ujn1:auto_generated.address_b[6]
address_b[7] => altsyncram_ujn1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ujn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ujn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ujn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ujn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ujn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ujn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ujn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ujn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ujn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ujn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ujn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ujn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ujn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ujn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ujn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ujn1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ujn1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ujn1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ujn1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ujn1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ujn1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ujn1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ujn1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ujn1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ujn1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ujn1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ujn1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ujn1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ujn1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ujn1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ujn1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ujn1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
q_b[16] <= ram_block1a0.PORTBDATAOUT2
q_b[17] <= ram_block1a1.PORTBDATAOUT2
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a3.PORTBDATAOUT2
q_b[20] <= ram_block1a4.PORTBDATAOUT2
q_b[21] <= ram_block1a5.PORTBDATAOUT2
q_b[22] <= ram_block1a6.PORTBDATAOUT2
q_b[23] <= ram_block1a7.PORTBDATAOUT2
q_b[24] <= ram_block1a0.PORTBDATAOUT3
q_b[25] <= ram_block1a1.PORTBDATAOUT3
q_b[26] <= ram_block1a2.PORTBDATAOUT3
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a4.PORTBDATAOUT3
q_b[29] <= ram_block1a5.PORTBDATAOUT3
q_b[30] <= ram_block1a6.PORTBDATAOUT3
q_b[31] <= ram_block1a7.PORTBDATAOUT3
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Counter:inst
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_nqh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_nqh:auto_generated.q[0]
q[1] <= cntr_nqh:auto_generated.q[1]
q[2] <= cntr_nqh:auto_generated.q[2]
q[3] <= cntr_nqh:auto_generated.q[3]
q[4] <= cntr_nqh:auto_generated.q[4]
q[5] <= cntr_nqh:auto_generated.q[5]
q[6] <= cntr_nqh:auto_generated.q[6]
q[7] <= cntr_nqh:auto_generated.q[7]
q[8] <= cntr_nqh:auto_generated.q[8]
q[9] <= cntr_nqh:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Kamal_SingleCycleCPU|Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem
InstructionAddress[0] <= Kamal_InstructionRegister:inst7.q[0]
InstructionAddress[1] <= Kamal_InstructionRegister:inst7.q[1]
InstructionAddress[2] <= Kamal_InstructionRegister:inst7.q[2]
InstructionAddress[3] <= Kamal_InstructionRegister:inst7.q[3]
InstructionAddress[4] <= Kamal_InstructionRegister:inst7.q[4]
InstructionAddress[5] <= Kamal_InstructionRegister:inst7.q[5]
InstructionAddress[6] <= Kamal_InstructionRegister:inst7.q[6]
InstructionAddress[7] <= Kamal_InstructionRegister:inst7.q[7]
InstructionAddress[8] <= Kamal_InstructionRegister:inst7.q[8]
InstructionAddress[9] <= Kamal_InstructionRegister:inst7.q[9]
InstructionAddress[10] <= Kamal_InstructionRegister:inst7.q[10]
InstructionAddress[11] <= Kamal_InstructionRegister:inst7.q[11]
InstructionAddress[12] <= Kamal_InstructionRegister:inst7.q[12]
InstructionAddress[13] <= Kamal_InstructionRegister:inst7.q[13]
InstructionAddress[14] <= Kamal_InstructionRegister:inst7.q[14]
InstructionAddress[15] <= Kamal_InstructionRegister:inst7.q[15]
InstructionAddress[16] <= Kamal_InstructionRegister:inst7.q[16]
InstructionAddress[17] <= Kamal_InstructionRegister:inst7.q[17]
InstructionAddress[18] <= Kamal_InstructionRegister:inst7.q[18]
InstructionAddress[19] <= Kamal_InstructionRegister:inst7.q[19]
InstructionAddress[20] <= Kamal_InstructionRegister:inst7.q[20]
InstructionAddress[21] <= Kamal_InstructionRegister:inst7.q[21]
InstructionAddress[22] <= Kamal_InstructionRegister:inst7.q[22]
InstructionAddress[23] <= Kamal_InstructionRegister:inst7.q[23]
InstructionAddress[24] <= Kamal_InstructionRegister:inst7.q[24]
InstructionAddress[25] <= Kamal_InstructionRegister:inst7.q[25]
InstructionAddress[26] <= Kamal_InstructionRegister:inst7.q[26]
InstructionAddress[27] <= Kamal_InstructionRegister:inst7.q[27]
InstructionAddress[28] <= Kamal_InstructionRegister:inst7.q[28]
InstructionAddress[29] <= Kamal_InstructionRegister:inst7.q[29]
InstructionAddress[30] <= Kamal_InstructionRegister:inst7.q[30]
InstructionAddress[31] <= Kamal_InstructionRegister:inst7.q[31]
Kamal_Clock => Kamal_InstructionRegister:inst7.clock
Kamal_PCSrc => Kamal_32bitMux:inst6.sel
Kamal_imm16[0] => Kamal_ext:inst2.Kamal_imm16[0]
Kamal_imm16[1] => Kamal_ext:inst2.Kamal_imm16[1]
Kamal_imm16[2] => Kamal_ext:inst2.Kamal_imm16[2]
Kamal_imm16[3] => Kamal_ext:inst2.Kamal_imm16[3]
Kamal_imm16[4] => Kamal_ext:inst2.Kamal_imm16[4]
Kamal_imm16[5] => Kamal_ext:inst2.Kamal_imm16[5]
Kamal_imm16[6] => Kamal_ext:inst2.Kamal_imm16[6]
Kamal_imm16[7] => Kamal_ext:inst2.Kamal_imm16[7]
Kamal_imm16[8] => Kamal_ext:inst2.Kamal_imm16[8]
Kamal_imm16[9] => Kamal_ext:inst2.Kamal_imm16[9]
Kamal_imm16[10] => Kamal_ext:inst2.Kamal_imm16[10]
Kamal_imm16[11] => Kamal_ext:inst2.Kamal_imm16[11]
Kamal_imm16[12] => Kamal_ext:inst2.Kamal_imm16[12]
Kamal_imm16[13] => Kamal_ext:inst2.Kamal_imm16[13]
Kamal_imm16[14] => Kamal_ext:inst2.Kamal_imm16[14]
Kamal_imm16[15] => Kamal_ext:inst2.Kamal_imm16[15]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32bitMux:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32bitMux:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32bitMux:inst6|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdderwith1input:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdderwith1input:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vth:auto_generated.dataa[0]
dataa[1] => add_sub_vth:auto_generated.dataa[1]
dataa[2] => add_sub_vth:auto_generated.dataa[2]
dataa[3] => add_sub_vth:auto_generated.dataa[3]
dataa[4] => add_sub_vth:auto_generated.dataa[4]
dataa[5] => add_sub_vth:auto_generated.dataa[5]
dataa[6] => add_sub_vth:auto_generated.dataa[6]
dataa[7] => add_sub_vth:auto_generated.dataa[7]
dataa[8] => add_sub_vth:auto_generated.dataa[8]
dataa[9] => add_sub_vth:auto_generated.dataa[9]
dataa[10] => add_sub_vth:auto_generated.dataa[10]
dataa[11] => add_sub_vth:auto_generated.dataa[11]
dataa[12] => add_sub_vth:auto_generated.dataa[12]
dataa[13] => add_sub_vth:auto_generated.dataa[13]
dataa[14] => add_sub_vth:auto_generated.dataa[14]
dataa[15] => add_sub_vth:auto_generated.dataa[15]
dataa[16] => add_sub_vth:auto_generated.dataa[16]
dataa[17] => add_sub_vth:auto_generated.dataa[17]
dataa[18] => add_sub_vth:auto_generated.dataa[18]
dataa[19] => add_sub_vth:auto_generated.dataa[19]
dataa[20] => add_sub_vth:auto_generated.dataa[20]
dataa[21] => add_sub_vth:auto_generated.dataa[21]
dataa[22] => add_sub_vth:auto_generated.dataa[22]
dataa[23] => add_sub_vth:auto_generated.dataa[23]
dataa[24] => add_sub_vth:auto_generated.dataa[24]
dataa[25] => add_sub_vth:auto_generated.dataa[25]
dataa[26] => add_sub_vth:auto_generated.dataa[26]
dataa[27] => add_sub_vth:auto_generated.dataa[27]
dataa[28] => add_sub_vth:auto_generated.dataa[28]
dataa[29] => add_sub_vth:auto_generated.dataa[29]
dataa[30] => add_sub_vth:auto_generated.dataa[30]
dataa[31] => add_sub_vth:auto_generated.dataa[31]
datab[0] => add_sub_vth:auto_generated.datab[0]
datab[1] => add_sub_vth:auto_generated.datab[1]
datab[2] => add_sub_vth:auto_generated.datab[2]
datab[3] => add_sub_vth:auto_generated.datab[3]
datab[4] => add_sub_vth:auto_generated.datab[4]
datab[5] => add_sub_vth:auto_generated.datab[5]
datab[6] => add_sub_vth:auto_generated.datab[6]
datab[7] => add_sub_vth:auto_generated.datab[7]
datab[8] => add_sub_vth:auto_generated.datab[8]
datab[9] => add_sub_vth:auto_generated.datab[9]
datab[10] => add_sub_vth:auto_generated.datab[10]
datab[11] => add_sub_vth:auto_generated.datab[11]
datab[12] => add_sub_vth:auto_generated.datab[12]
datab[13] => add_sub_vth:auto_generated.datab[13]
datab[14] => add_sub_vth:auto_generated.datab[14]
datab[15] => add_sub_vth:auto_generated.datab[15]
datab[16] => add_sub_vth:auto_generated.datab[16]
datab[17] => add_sub_vth:auto_generated.datab[17]
datab[18] => add_sub_vth:auto_generated.datab[18]
datab[19] => add_sub_vth:auto_generated.datab[19]
datab[20] => add_sub_vth:auto_generated.datab[20]
datab[21] => add_sub_vth:auto_generated.datab[21]
datab[22] => add_sub_vth:auto_generated.datab[22]
datab[23] => add_sub_vth:auto_generated.datab[23]
datab[24] => add_sub_vth:auto_generated.datab[24]
datab[25] => add_sub_vth:auto_generated.datab[25]
datab[26] => add_sub_vth:auto_generated.datab[26]
datab[27] => add_sub_vth:auto_generated.datab[27]
datab[28] => add_sub_vth:auto_generated.datab[28]
datab[29] => add_sub_vth:auto_generated.datab[29]
datab[30] => add_sub_vth:auto_generated.datab[30]
datab[31] => add_sub_vth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vth:auto_generated.result[0]
result[1] <= add_sub_vth:auto_generated.result[1]
result[2] <= add_sub_vth:auto_generated.result[2]
result[3] <= add_sub_vth:auto_generated.result[3]
result[4] <= add_sub_vth:auto_generated.result[4]
result[5] <= add_sub_vth:auto_generated.result[5]
result[6] <= add_sub_vth:auto_generated.result[6]
result[7] <= add_sub_vth:auto_generated.result[7]
result[8] <= add_sub_vth:auto_generated.result[8]
result[9] <= add_sub_vth:auto_generated.result[9]
result[10] <= add_sub_vth:auto_generated.result[10]
result[11] <= add_sub_vth:auto_generated.result[11]
result[12] <= add_sub_vth:auto_generated.result[12]
result[13] <= add_sub_vth:auto_generated.result[13]
result[14] <= add_sub_vth:auto_generated.result[14]
result[15] <= add_sub_vth:auto_generated.result[15]
result[16] <= add_sub_vth:auto_generated.result[16]
result[17] <= add_sub_vth:auto_generated.result[17]
result[18] <= add_sub_vth:auto_generated.result[18]
result[19] <= add_sub_vth:auto_generated.result[19]
result[20] <= add_sub_vth:auto_generated.result[20]
result[21] <= add_sub_vth:auto_generated.result[21]
result[22] <= add_sub_vth:auto_generated.result[22]
result[23] <= add_sub_vth:auto_generated.result[23]
result[24] <= add_sub_vth:auto_generated.result[24]
result[25] <= add_sub_vth:auto_generated.result[25]
result[26] <= add_sub_vth:auto_generated.result[26]
result[27] <= add_sub_vth:auto_generated.result[27]
result[28] <= add_sub_vth:auto_generated.result[28]
result[29] <= add_sub_vth:auto_generated.result[29]
result[30] <= add_sub_vth:auto_generated.result[30]
result[31] <= add_sub_vth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdderwith1input:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vth:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdder:inst1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdder:inst1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_bqh:auto_generated.dataa[0]
dataa[1] => add_sub_bqh:auto_generated.dataa[1]
dataa[2] => add_sub_bqh:auto_generated.dataa[2]
dataa[3] => add_sub_bqh:auto_generated.dataa[3]
dataa[4] => add_sub_bqh:auto_generated.dataa[4]
dataa[5] => add_sub_bqh:auto_generated.dataa[5]
dataa[6] => add_sub_bqh:auto_generated.dataa[6]
dataa[7] => add_sub_bqh:auto_generated.dataa[7]
dataa[8] => add_sub_bqh:auto_generated.dataa[8]
dataa[9] => add_sub_bqh:auto_generated.dataa[9]
dataa[10] => add_sub_bqh:auto_generated.dataa[10]
dataa[11] => add_sub_bqh:auto_generated.dataa[11]
dataa[12] => add_sub_bqh:auto_generated.dataa[12]
dataa[13] => add_sub_bqh:auto_generated.dataa[13]
dataa[14] => add_sub_bqh:auto_generated.dataa[14]
dataa[15] => add_sub_bqh:auto_generated.dataa[15]
dataa[16] => add_sub_bqh:auto_generated.dataa[16]
dataa[17] => add_sub_bqh:auto_generated.dataa[17]
dataa[18] => add_sub_bqh:auto_generated.dataa[18]
dataa[19] => add_sub_bqh:auto_generated.dataa[19]
dataa[20] => add_sub_bqh:auto_generated.dataa[20]
dataa[21] => add_sub_bqh:auto_generated.dataa[21]
dataa[22] => add_sub_bqh:auto_generated.dataa[22]
dataa[23] => add_sub_bqh:auto_generated.dataa[23]
dataa[24] => add_sub_bqh:auto_generated.dataa[24]
dataa[25] => add_sub_bqh:auto_generated.dataa[25]
dataa[26] => add_sub_bqh:auto_generated.dataa[26]
dataa[27] => add_sub_bqh:auto_generated.dataa[27]
dataa[28] => add_sub_bqh:auto_generated.dataa[28]
dataa[29] => add_sub_bqh:auto_generated.dataa[29]
dataa[30] => add_sub_bqh:auto_generated.dataa[30]
dataa[31] => add_sub_bqh:auto_generated.dataa[31]
datab[0] => add_sub_bqh:auto_generated.datab[0]
datab[1] => add_sub_bqh:auto_generated.datab[1]
datab[2] => add_sub_bqh:auto_generated.datab[2]
datab[3] => add_sub_bqh:auto_generated.datab[3]
datab[4] => add_sub_bqh:auto_generated.datab[4]
datab[5] => add_sub_bqh:auto_generated.datab[5]
datab[6] => add_sub_bqh:auto_generated.datab[6]
datab[7] => add_sub_bqh:auto_generated.datab[7]
datab[8] => add_sub_bqh:auto_generated.datab[8]
datab[9] => add_sub_bqh:auto_generated.datab[9]
datab[10] => add_sub_bqh:auto_generated.datab[10]
datab[11] => add_sub_bqh:auto_generated.datab[11]
datab[12] => add_sub_bqh:auto_generated.datab[12]
datab[13] => add_sub_bqh:auto_generated.datab[13]
datab[14] => add_sub_bqh:auto_generated.datab[14]
datab[15] => add_sub_bqh:auto_generated.datab[15]
datab[16] => add_sub_bqh:auto_generated.datab[16]
datab[17] => add_sub_bqh:auto_generated.datab[17]
datab[18] => add_sub_bqh:auto_generated.datab[18]
datab[19] => add_sub_bqh:auto_generated.datab[19]
datab[20] => add_sub_bqh:auto_generated.datab[20]
datab[21] => add_sub_bqh:auto_generated.datab[21]
datab[22] => add_sub_bqh:auto_generated.datab[22]
datab[23] => add_sub_bqh:auto_generated.datab[23]
datab[24] => add_sub_bqh:auto_generated.datab[24]
datab[25] => add_sub_bqh:auto_generated.datab[25]
datab[26] => add_sub_bqh:auto_generated.datab[26]
datab[27] => add_sub_bqh:auto_generated.datab[27]
datab[28] => add_sub_bqh:auto_generated.datab[28]
datab[29] => add_sub_bqh:auto_generated.datab[29]
datab[30] => add_sub_bqh:auto_generated.datab[30]
datab[31] => add_sub_bqh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bqh:auto_generated.result[0]
result[1] <= add_sub_bqh:auto_generated.result[1]
result[2] <= add_sub_bqh:auto_generated.result[2]
result[3] <= add_sub_bqh:auto_generated.result[3]
result[4] <= add_sub_bqh:auto_generated.result[4]
result[5] <= add_sub_bqh:auto_generated.result[5]
result[6] <= add_sub_bqh:auto_generated.result[6]
result[7] <= add_sub_bqh:auto_generated.result[7]
result[8] <= add_sub_bqh:auto_generated.result[8]
result[9] <= add_sub_bqh:auto_generated.result[9]
result[10] <= add_sub_bqh:auto_generated.result[10]
result[11] <= add_sub_bqh:auto_generated.result[11]
result[12] <= add_sub_bqh:auto_generated.result[12]
result[13] <= add_sub_bqh:auto_generated.result[13]
result[14] <= add_sub_bqh:auto_generated.result[14]
result[15] <= add_sub_bqh:auto_generated.result[15]
result[16] <= add_sub_bqh:auto_generated.result[16]
result[17] <= add_sub_bqh:auto_generated.result[17]
result[18] <= add_sub_bqh:auto_generated.result[18]
result[19] <= add_sub_bqh:auto_generated.result[19]
result[20] <= add_sub_bqh:auto_generated.result[20]
result[21] <= add_sub_bqh:auto_generated.result[21]
result[22] <= add_sub_bqh:auto_generated.result[22]
result[23] <= add_sub_bqh:auto_generated.result[23]
result[24] <= add_sub_bqh:auto_generated.result[24]
result[25] <= add_sub_bqh:auto_generated.result[25]
result[26] <= add_sub_bqh:auto_generated.result[26]
result[27] <= add_sub_bqh:auto_generated.result[27]
result[28] <= add_sub_bqh:auto_generated.result[28]
result[29] <= add_sub_bqh:auto_generated.result[29]
result[30] <= add_sub_bqh:auto_generated.result[30]
result[31] <= add_sub_bqh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_32BitAdder:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_bqh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_InstructionFetch:faheem|Kamal_ext:inst2
Kamal_opcode => Kamal_imm32.IN0
Kamal_imm16[0] => Kamal_imm32[0].DATAIN
Kamal_imm16[1] => Kamal_imm32[1].DATAIN
Kamal_imm16[2] => Kamal_imm32[2].DATAIN
Kamal_imm16[3] => Kamal_imm32[3].DATAIN
Kamal_imm16[4] => Kamal_imm32[4].DATAIN
Kamal_imm16[5] => Kamal_imm32[5].DATAIN
Kamal_imm16[6] => Kamal_imm32[6].DATAIN
Kamal_imm16[7] => Kamal_imm32[7].DATAIN
Kamal_imm16[8] => Kamal_imm32[8].DATAIN
Kamal_imm16[9] => Kamal_imm32[9].DATAIN
Kamal_imm16[10] => Kamal_imm32[10].DATAIN
Kamal_imm16[11] => Kamal_imm32[11].DATAIN
Kamal_imm16[12] => Kamal_imm32[12].DATAIN
Kamal_imm16[13] => Kamal_imm32[13].DATAIN
Kamal_imm16[14] => Kamal_imm32[14].DATAIN
Kamal_imm16[15] => Kamal_imm32.IN1
Kamal_imm16[15] => Kamal_imm32[15].DATAIN
Kamal_imm32[0] <= Kamal_imm16[0].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[1] <= Kamal_imm16[1].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[2] <= Kamal_imm16[2].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[3] <= Kamal_imm16[3].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[4] <= Kamal_imm16[4].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[5] <= Kamal_imm16[5].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[6] <= Kamal_imm16[6].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[7] <= Kamal_imm16[7].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[8] <= Kamal_imm16[8].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[9] <= Kamal_imm16[9].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[10] <= Kamal_imm16[10].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[11] <= Kamal_imm16[11].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[12] <= Kamal_imm16[12].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[13] <= Kamal_imm16[13].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[14] <= Kamal_imm16[14].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[15] <= Kamal_imm16[15].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[16] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[17] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[18] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[19] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[20] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[21] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[22] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[23] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[24] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[25] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[26] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[27] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[28] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[29] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[30] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[31] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_Equal:inst7
Kamal_inputA[0] => Equal0.IN31
Kamal_inputA[1] => Equal0.IN30
Kamal_inputA[2] => Equal0.IN29
Kamal_inputA[3] => Equal0.IN28
Kamal_inputA[4] => Equal0.IN27
Kamal_inputA[5] => Equal0.IN26
Kamal_inputA[6] => Equal0.IN25
Kamal_inputA[7] => Equal0.IN24
Kamal_inputA[8] => Equal0.IN23
Kamal_inputA[9] => Equal0.IN22
Kamal_inputA[10] => Equal0.IN21
Kamal_inputA[11] => Equal0.IN20
Kamal_inputA[12] => Equal0.IN19
Kamal_inputA[13] => Equal0.IN18
Kamal_inputA[14] => Equal0.IN17
Kamal_inputA[15] => Equal0.IN16
Kamal_inputA[16] => Equal0.IN15
Kamal_inputA[17] => Equal0.IN14
Kamal_inputA[18] => Equal0.IN13
Kamal_inputA[19] => Equal0.IN12
Kamal_inputA[20] => Equal0.IN11
Kamal_inputA[21] => Equal0.IN10
Kamal_inputA[22] => Equal0.IN9
Kamal_inputA[23] => Equal0.IN8
Kamal_inputA[24] => Equal0.IN7
Kamal_inputA[25] => Equal0.IN6
Kamal_inputA[26] => Equal0.IN5
Kamal_inputA[27] => Equal0.IN4
Kamal_inputA[28] => Equal0.IN3
Kamal_inputA[29] => Equal0.IN2
Kamal_inputA[30] => Equal0.IN1
Kamal_inputA[31] => Equal0.IN0
Kamal_inputB[0] => Equal0.IN63
Kamal_inputB[1] => Equal0.IN62
Kamal_inputB[2] => Equal0.IN61
Kamal_inputB[3] => Equal0.IN60
Kamal_inputB[4] => Equal0.IN59
Kamal_inputB[5] => Equal0.IN58
Kamal_inputB[6] => Equal0.IN57
Kamal_inputB[7] => Equal0.IN56
Kamal_inputB[8] => Equal0.IN55
Kamal_inputB[9] => Equal0.IN54
Kamal_inputB[10] => Equal0.IN53
Kamal_inputB[11] => Equal0.IN52
Kamal_inputB[12] => Equal0.IN51
Kamal_inputB[13] => Equal0.IN50
Kamal_inputB[14] => Equal0.IN49
Kamal_inputB[15] => Equal0.IN48
Kamal_inputB[16] => Equal0.IN47
Kamal_inputB[17] => Equal0.IN46
Kamal_inputB[18] => Equal0.IN45
Kamal_inputB[19] => Equal0.IN44
Kamal_inputB[20] => Equal0.IN43
Kamal_inputB[21] => Equal0.IN42
Kamal_inputB[22] => Equal0.IN41
Kamal_inputB[23] => Equal0.IN40
Kamal_inputB[24] => Equal0.IN39
Kamal_inputB[25] => Equal0.IN38
Kamal_inputB[26] => Equal0.IN37
Kamal_inputB[27] => Equal0.IN36
Kamal_inputB[28] => Equal0.IN35
Kamal_inputB[29] => Equal0.IN34
Kamal_inputB[30] => Equal0.IN33
Kamal_inputB[31] => Equal0.IN32
Kamal_PCSrc => Kamal_Condition.IN1
Kamal_Condition <= Kamal_Condition.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5
Kamal_busA[0] <= Kamal_SRAM:inst.q_b[0]
Kamal_busA[1] <= Kamal_SRAM:inst.q_b[1]
Kamal_busA[2] <= Kamal_SRAM:inst.q_b[2]
Kamal_busA[3] <= Kamal_SRAM:inst.q_b[3]
Kamal_busA[4] <= Kamal_SRAM:inst.q_b[4]
Kamal_busA[5] <= Kamal_SRAM:inst.q_b[5]
Kamal_busA[6] <= Kamal_SRAM:inst.q_b[6]
Kamal_busA[7] <= Kamal_SRAM:inst.q_b[7]
Kamal_busA[8] <= Kamal_SRAM:inst.q_b[8]
Kamal_busA[9] <= Kamal_SRAM:inst.q_b[9]
Kamal_busA[10] <= Kamal_SRAM:inst.q_b[10]
Kamal_busA[11] <= Kamal_SRAM:inst.q_b[11]
Kamal_busA[12] <= Kamal_SRAM:inst.q_b[12]
Kamal_busA[13] <= Kamal_SRAM:inst.q_b[13]
Kamal_busA[14] <= Kamal_SRAM:inst.q_b[14]
Kamal_busA[15] <= Kamal_SRAM:inst.q_b[15]
Kamal_busA[16] <= Kamal_SRAM:inst.q_b[16]
Kamal_busA[17] <= Kamal_SRAM:inst.q_b[17]
Kamal_busA[18] <= Kamal_SRAM:inst.q_b[18]
Kamal_busA[19] <= Kamal_SRAM:inst.q_b[19]
Kamal_busA[20] <= Kamal_SRAM:inst.q_b[20]
Kamal_busA[21] <= Kamal_SRAM:inst.q_b[21]
Kamal_busA[22] <= Kamal_SRAM:inst.q_b[22]
Kamal_busA[23] <= Kamal_SRAM:inst.q_b[23]
Kamal_busA[24] <= Kamal_SRAM:inst.q_b[24]
Kamal_busA[25] <= Kamal_SRAM:inst.q_b[25]
Kamal_busA[26] <= Kamal_SRAM:inst.q_b[26]
Kamal_busA[27] <= Kamal_SRAM:inst.q_b[27]
Kamal_busA[28] <= Kamal_SRAM:inst.q_b[28]
Kamal_busA[29] <= Kamal_SRAM:inst.q_b[29]
Kamal_busA[30] <= Kamal_SRAM:inst.q_b[30]
Kamal_busA[31] <= Kamal_SRAM:inst.q_b[31]
Kamal_Clock => Kamal_SRAM:inst.clock
Kamal_Clock => Kamal_SRAM:inst1.clock
Kamal_WriteEnable => Kamal_SRAM:inst.wren_a
Kamal_WriteEnable => Kamal_SRAM:inst1.wren_a
Kamal_Rw[0] => Kamal_SRAM:inst.address_a[0]
Kamal_Rw[0] => Kamal_SRAM:inst1.address_a[0]
Kamal_Rw[1] => Kamal_SRAM:inst.address_a[1]
Kamal_Rw[1] => Kamal_SRAM:inst1.address_a[1]
Kamal_Rw[2] => Kamal_SRAM:inst.address_a[2]
Kamal_Rw[2] => Kamal_SRAM:inst1.address_a[2]
Kamal_Rw[3] => Kamal_SRAM:inst.address_a[3]
Kamal_Rw[3] => Kamal_SRAM:inst1.address_a[3]
Kamal_Rw[4] => Kamal_SRAM:inst.address_a[4]
Kamal_Rw[4] => Kamal_SRAM:inst1.address_a[4]
Kamal_Ra[0] => Kamal_SRAM:inst.address_b[0]
Kamal_Ra[1] => Kamal_SRAM:inst.address_b[1]
Kamal_Ra[2] => Kamal_SRAM:inst.address_b[2]
Kamal_Ra[3] => Kamal_SRAM:inst.address_b[3]
Kamal_Ra[4] => Kamal_SRAM:inst.address_b[4]
Kamal_Bus[0] => Kamal_SRAM:inst.data_a[0]
Kamal_Bus[0] => Kamal_SRAM:inst1.data_a[0]
Kamal_Bus[1] => Kamal_SRAM:inst.data_a[1]
Kamal_Bus[1] => Kamal_SRAM:inst1.data_a[1]
Kamal_Bus[2] => Kamal_SRAM:inst.data_a[2]
Kamal_Bus[2] => Kamal_SRAM:inst1.data_a[2]
Kamal_Bus[3] => Kamal_SRAM:inst.data_a[3]
Kamal_Bus[3] => Kamal_SRAM:inst1.data_a[3]
Kamal_Bus[4] => Kamal_SRAM:inst.data_a[4]
Kamal_Bus[4] => Kamal_SRAM:inst1.data_a[4]
Kamal_Bus[5] => Kamal_SRAM:inst.data_a[5]
Kamal_Bus[5] => Kamal_SRAM:inst1.data_a[5]
Kamal_Bus[6] => Kamal_SRAM:inst.data_a[6]
Kamal_Bus[6] => Kamal_SRAM:inst1.data_a[6]
Kamal_Bus[7] => Kamal_SRAM:inst.data_a[7]
Kamal_Bus[7] => Kamal_SRAM:inst1.data_a[7]
Kamal_Bus[8] => Kamal_SRAM:inst.data_a[8]
Kamal_Bus[8] => Kamal_SRAM:inst1.data_a[8]
Kamal_Bus[9] => Kamal_SRAM:inst.data_a[9]
Kamal_Bus[9] => Kamal_SRAM:inst1.data_a[9]
Kamal_Bus[10] => Kamal_SRAM:inst.data_a[10]
Kamal_Bus[10] => Kamal_SRAM:inst1.data_a[10]
Kamal_Bus[11] => Kamal_SRAM:inst.data_a[11]
Kamal_Bus[11] => Kamal_SRAM:inst1.data_a[11]
Kamal_Bus[12] => Kamal_SRAM:inst.data_a[12]
Kamal_Bus[12] => Kamal_SRAM:inst1.data_a[12]
Kamal_Bus[13] => Kamal_SRAM:inst.data_a[13]
Kamal_Bus[13] => Kamal_SRAM:inst1.data_a[13]
Kamal_Bus[14] => Kamal_SRAM:inst.data_a[14]
Kamal_Bus[14] => Kamal_SRAM:inst1.data_a[14]
Kamal_Bus[15] => Kamal_SRAM:inst.data_a[15]
Kamal_Bus[15] => Kamal_SRAM:inst1.data_a[15]
Kamal_Bus[16] => Kamal_SRAM:inst.data_a[16]
Kamal_Bus[16] => Kamal_SRAM:inst1.data_a[16]
Kamal_Bus[17] => Kamal_SRAM:inst.data_a[17]
Kamal_Bus[17] => Kamal_SRAM:inst1.data_a[17]
Kamal_Bus[18] => Kamal_SRAM:inst.data_a[18]
Kamal_Bus[18] => Kamal_SRAM:inst1.data_a[18]
Kamal_Bus[19] => Kamal_SRAM:inst.data_a[19]
Kamal_Bus[19] => Kamal_SRAM:inst1.data_a[19]
Kamal_Bus[20] => Kamal_SRAM:inst.data_a[20]
Kamal_Bus[20] => Kamal_SRAM:inst1.data_a[20]
Kamal_Bus[21] => Kamal_SRAM:inst.data_a[21]
Kamal_Bus[21] => Kamal_SRAM:inst1.data_a[21]
Kamal_Bus[22] => Kamal_SRAM:inst.data_a[22]
Kamal_Bus[22] => Kamal_SRAM:inst1.data_a[22]
Kamal_Bus[23] => Kamal_SRAM:inst.data_a[23]
Kamal_Bus[23] => Kamal_SRAM:inst1.data_a[23]
Kamal_Bus[24] => Kamal_SRAM:inst.data_a[24]
Kamal_Bus[24] => Kamal_SRAM:inst1.data_a[24]
Kamal_Bus[25] => Kamal_SRAM:inst.data_a[25]
Kamal_Bus[25] => Kamal_SRAM:inst1.data_a[25]
Kamal_Bus[26] => Kamal_SRAM:inst.data_a[26]
Kamal_Bus[26] => Kamal_SRAM:inst1.data_a[26]
Kamal_Bus[27] => Kamal_SRAM:inst.data_a[27]
Kamal_Bus[27] => Kamal_SRAM:inst1.data_a[27]
Kamal_Bus[28] => Kamal_SRAM:inst.data_a[28]
Kamal_Bus[28] => Kamal_SRAM:inst1.data_a[28]
Kamal_Bus[29] => Kamal_SRAM:inst.data_a[29]
Kamal_Bus[29] => Kamal_SRAM:inst1.data_a[29]
Kamal_Bus[30] => Kamal_SRAM:inst.data_a[30]
Kamal_Bus[30] => Kamal_SRAM:inst1.data_a[30]
Kamal_Bus[31] => Kamal_SRAM:inst.data_a[31]
Kamal_Bus[31] => Kamal_SRAM:inst1.data_a[31]
Kamal_busB[0] <= Kamal_SRAM:inst1.q_b[0]
Kamal_busB[1] <= Kamal_SRAM:inst1.q_b[1]
Kamal_busB[2] <= Kamal_SRAM:inst1.q_b[2]
Kamal_busB[3] <= Kamal_SRAM:inst1.q_b[3]
Kamal_busB[4] <= Kamal_SRAM:inst1.q_b[4]
Kamal_busB[5] <= Kamal_SRAM:inst1.q_b[5]
Kamal_busB[6] <= Kamal_SRAM:inst1.q_b[6]
Kamal_busB[7] <= Kamal_SRAM:inst1.q_b[7]
Kamal_busB[8] <= Kamal_SRAM:inst1.q_b[8]
Kamal_busB[9] <= Kamal_SRAM:inst1.q_b[9]
Kamal_busB[10] <= Kamal_SRAM:inst1.q_b[10]
Kamal_busB[11] <= Kamal_SRAM:inst1.q_b[11]
Kamal_busB[12] <= Kamal_SRAM:inst1.q_b[12]
Kamal_busB[13] <= Kamal_SRAM:inst1.q_b[13]
Kamal_busB[14] <= Kamal_SRAM:inst1.q_b[14]
Kamal_busB[15] <= Kamal_SRAM:inst1.q_b[15]
Kamal_busB[16] <= Kamal_SRAM:inst1.q_b[16]
Kamal_busB[17] <= Kamal_SRAM:inst1.q_b[17]
Kamal_busB[18] <= Kamal_SRAM:inst1.q_b[18]
Kamal_busB[19] <= Kamal_SRAM:inst1.q_b[19]
Kamal_busB[20] <= Kamal_SRAM:inst1.q_b[20]
Kamal_busB[21] <= Kamal_SRAM:inst1.q_b[21]
Kamal_busB[22] <= Kamal_SRAM:inst1.q_b[22]
Kamal_busB[23] <= Kamal_SRAM:inst1.q_b[23]
Kamal_busB[24] <= Kamal_SRAM:inst1.q_b[24]
Kamal_busB[25] <= Kamal_SRAM:inst1.q_b[25]
Kamal_busB[26] <= Kamal_SRAM:inst1.q_b[26]
Kamal_busB[27] <= Kamal_SRAM:inst1.q_b[27]
Kamal_busB[28] <= Kamal_SRAM:inst1.q_b[28]
Kamal_busB[29] <= Kamal_SRAM:inst1.q_b[29]
Kamal_busB[30] <= Kamal_SRAM:inst1.q_b[30]
Kamal_busB[31] <= Kamal_SRAM:inst1.q_b[31]
Kamal_Rb[0] => Kamal_SRAM:inst1.address_b[0]
Kamal_Rb[1] => Kamal_SRAM:inst1.address_b[1]
Kamal_Rb[2] => Kamal_SRAM:inst1.address_b[2]
Kamal_Rb[3] => Kamal_SRAM:inst1.address_b[3]
Kamal_Rb[4] => Kamal_SRAM:inst1.address_b[4]


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component
wren_a => altsyncram_0uf2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0uf2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0uf2:auto_generated.data_a[0]
data_a[1] => altsyncram_0uf2:auto_generated.data_a[1]
data_a[2] => altsyncram_0uf2:auto_generated.data_a[2]
data_a[3] => altsyncram_0uf2:auto_generated.data_a[3]
data_a[4] => altsyncram_0uf2:auto_generated.data_a[4]
data_a[5] => altsyncram_0uf2:auto_generated.data_a[5]
data_a[6] => altsyncram_0uf2:auto_generated.data_a[6]
data_a[7] => altsyncram_0uf2:auto_generated.data_a[7]
data_a[8] => altsyncram_0uf2:auto_generated.data_a[8]
data_a[9] => altsyncram_0uf2:auto_generated.data_a[9]
data_a[10] => altsyncram_0uf2:auto_generated.data_a[10]
data_a[11] => altsyncram_0uf2:auto_generated.data_a[11]
data_a[12] => altsyncram_0uf2:auto_generated.data_a[12]
data_a[13] => altsyncram_0uf2:auto_generated.data_a[13]
data_a[14] => altsyncram_0uf2:auto_generated.data_a[14]
data_a[15] => altsyncram_0uf2:auto_generated.data_a[15]
data_a[16] => altsyncram_0uf2:auto_generated.data_a[16]
data_a[17] => altsyncram_0uf2:auto_generated.data_a[17]
data_a[18] => altsyncram_0uf2:auto_generated.data_a[18]
data_a[19] => altsyncram_0uf2:auto_generated.data_a[19]
data_a[20] => altsyncram_0uf2:auto_generated.data_a[20]
data_a[21] => altsyncram_0uf2:auto_generated.data_a[21]
data_a[22] => altsyncram_0uf2:auto_generated.data_a[22]
data_a[23] => altsyncram_0uf2:auto_generated.data_a[23]
data_a[24] => altsyncram_0uf2:auto_generated.data_a[24]
data_a[25] => altsyncram_0uf2:auto_generated.data_a[25]
data_a[26] => altsyncram_0uf2:auto_generated.data_a[26]
data_a[27] => altsyncram_0uf2:auto_generated.data_a[27]
data_a[28] => altsyncram_0uf2:auto_generated.data_a[28]
data_a[29] => altsyncram_0uf2:auto_generated.data_a[29]
data_a[30] => altsyncram_0uf2:auto_generated.data_a[30]
data_a[31] => altsyncram_0uf2:auto_generated.data_a[31]
data_b[0] => altsyncram_0uf2:auto_generated.data_b[0]
data_b[1] => altsyncram_0uf2:auto_generated.data_b[1]
data_b[2] => altsyncram_0uf2:auto_generated.data_b[2]
data_b[3] => altsyncram_0uf2:auto_generated.data_b[3]
data_b[4] => altsyncram_0uf2:auto_generated.data_b[4]
data_b[5] => altsyncram_0uf2:auto_generated.data_b[5]
data_b[6] => altsyncram_0uf2:auto_generated.data_b[6]
data_b[7] => altsyncram_0uf2:auto_generated.data_b[7]
data_b[8] => altsyncram_0uf2:auto_generated.data_b[8]
data_b[9] => altsyncram_0uf2:auto_generated.data_b[9]
data_b[10] => altsyncram_0uf2:auto_generated.data_b[10]
data_b[11] => altsyncram_0uf2:auto_generated.data_b[11]
data_b[12] => altsyncram_0uf2:auto_generated.data_b[12]
data_b[13] => altsyncram_0uf2:auto_generated.data_b[13]
data_b[14] => altsyncram_0uf2:auto_generated.data_b[14]
data_b[15] => altsyncram_0uf2:auto_generated.data_b[15]
data_b[16] => altsyncram_0uf2:auto_generated.data_b[16]
data_b[17] => altsyncram_0uf2:auto_generated.data_b[17]
data_b[18] => altsyncram_0uf2:auto_generated.data_b[18]
data_b[19] => altsyncram_0uf2:auto_generated.data_b[19]
data_b[20] => altsyncram_0uf2:auto_generated.data_b[20]
data_b[21] => altsyncram_0uf2:auto_generated.data_b[21]
data_b[22] => altsyncram_0uf2:auto_generated.data_b[22]
data_b[23] => altsyncram_0uf2:auto_generated.data_b[23]
data_b[24] => altsyncram_0uf2:auto_generated.data_b[24]
data_b[25] => altsyncram_0uf2:auto_generated.data_b[25]
data_b[26] => altsyncram_0uf2:auto_generated.data_b[26]
data_b[27] => altsyncram_0uf2:auto_generated.data_b[27]
data_b[28] => altsyncram_0uf2:auto_generated.data_b[28]
data_b[29] => altsyncram_0uf2:auto_generated.data_b[29]
data_b[30] => altsyncram_0uf2:auto_generated.data_b[30]
data_b[31] => altsyncram_0uf2:auto_generated.data_b[31]
address_a[0] => altsyncram_0uf2:auto_generated.address_a[0]
address_a[1] => altsyncram_0uf2:auto_generated.address_a[1]
address_a[2] => altsyncram_0uf2:auto_generated.address_a[2]
address_a[3] => altsyncram_0uf2:auto_generated.address_a[3]
address_a[4] => altsyncram_0uf2:auto_generated.address_a[4]
address_b[0] => altsyncram_0uf2:auto_generated.address_b[0]
address_b[1] => altsyncram_0uf2:auto_generated.address_b[1]
address_b[2] => altsyncram_0uf2:auto_generated.address_b[2]
address_b[3] => altsyncram_0uf2:auto_generated.address_b[3]
address_b[4] => altsyncram_0uf2:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0uf2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0uf2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0uf2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0uf2:auto_generated.q_a[2]
q_a[3] <= altsyncram_0uf2:auto_generated.q_a[3]
q_a[4] <= altsyncram_0uf2:auto_generated.q_a[4]
q_a[5] <= altsyncram_0uf2:auto_generated.q_a[5]
q_a[6] <= altsyncram_0uf2:auto_generated.q_a[6]
q_a[7] <= altsyncram_0uf2:auto_generated.q_a[7]
q_a[8] <= altsyncram_0uf2:auto_generated.q_a[8]
q_a[9] <= altsyncram_0uf2:auto_generated.q_a[9]
q_a[10] <= altsyncram_0uf2:auto_generated.q_a[10]
q_a[11] <= altsyncram_0uf2:auto_generated.q_a[11]
q_a[12] <= altsyncram_0uf2:auto_generated.q_a[12]
q_a[13] <= altsyncram_0uf2:auto_generated.q_a[13]
q_a[14] <= altsyncram_0uf2:auto_generated.q_a[14]
q_a[15] <= altsyncram_0uf2:auto_generated.q_a[15]
q_a[16] <= altsyncram_0uf2:auto_generated.q_a[16]
q_a[17] <= altsyncram_0uf2:auto_generated.q_a[17]
q_a[18] <= altsyncram_0uf2:auto_generated.q_a[18]
q_a[19] <= altsyncram_0uf2:auto_generated.q_a[19]
q_a[20] <= altsyncram_0uf2:auto_generated.q_a[20]
q_a[21] <= altsyncram_0uf2:auto_generated.q_a[21]
q_a[22] <= altsyncram_0uf2:auto_generated.q_a[22]
q_a[23] <= altsyncram_0uf2:auto_generated.q_a[23]
q_a[24] <= altsyncram_0uf2:auto_generated.q_a[24]
q_a[25] <= altsyncram_0uf2:auto_generated.q_a[25]
q_a[26] <= altsyncram_0uf2:auto_generated.q_a[26]
q_a[27] <= altsyncram_0uf2:auto_generated.q_a[27]
q_a[28] <= altsyncram_0uf2:auto_generated.q_a[28]
q_a[29] <= altsyncram_0uf2:auto_generated.q_a[29]
q_a[30] <= altsyncram_0uf2:auto_generated.q_a[30]
q_a[31] <= altsyncram_0uf2:auto_generated.q_a[31]
q_b[0] <= altsyncram_0uf2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0uf2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0uf2:auto_generated.q_b[2]
q_b[3] <= altsyncram_0uf2:auto_generated.q_b[3]
q_b[4] <= altsyncram_0uf2:auto_generated.q_b[4]
q_b[5] <= altsyncram_0uf2:auto_generated.q_b[5]
q_b[6] <= altsyncram_0uf2:auto_generated.q_b[6]
q_b[7] <= altsyncram_0uf2:auto_generated.q_b[7]
q_b[8] <= altsyncram_0uf2:auto_generated.q_b[8]
q_b[9] <= altsyncram_0uf2:auto_generated.q_b[9]
q_b[10] <= altsyncram_0uf2:auto_generated.q_b[10]
q_b[11] <= altsyncram_0uf2:auto_generated.q_b[11]
q_b[12] <= altsyncram_0uf2:auto_generated.q_b[12]
q_b[13] <= altsyncram_0uf2:auto_generated.q_b[13]
q_b[14] <= altsyncram_0uf2:auto_generated.q_b[14]
q_b[15] <= altsyncram_0uf2:auto_generated.q_b[15]
q_b[16] <= altsyncram_0uf2:auto_generated.q_b[16]
q_b[17] <= altsyncram_0uf2:auto_generated.q_b[17]
q_b[18] <= altsyncram_0uf2:auto_generated.q_b[18]
q_b[19] <= altsyncram_0uf2:auto_generated.q_b[19]
q_b[20] <= altsyncram_0uf2:auto_generated.q_b[20]
q_b[21] <= altsyncram_0uf2:auto_generated.q_b[21]
q_b[22] <= altsyncram_0uf2:auto_generated.q_b[22]
q_b[23] <= altsyncram_0uf2:auto_generated.q_b[23]
q_b[24] <= altsyncram_0uf2:auto_generated.q_b[24]
q_b[25] <= altsyncram_0uf2:auto_generated.q_b[25]
q_b[26] <= altsyncram_0uf2:auto_generated.q_b[26]
q_b[27] <= altsyncram_0uf2:auto_generated.q_b[27]
q_b[28] <= altsyncram_0uf2:auto_generated.q_b[28]
q_b[29] <= altsyncram_0uf2:auto_generated.q_b[29]
q_b[30] <= altsyncram_0uf2:auto_generated.q_b[30]
q_b[31] <= altsyncram_0uf2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_0uf2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0uf2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0uf2:auto_generated.data_a[0]
data_a[1] => altsyncram_0uf2:auto_generated.data_a[1]
data_a[2] => altsyncram_0uf2:auto_generated.data_a[2]
data_a[3] => altsyncram_0uf2:auto_generated.data_a[3]
data_a[4] => altsyncram_0uf2:auto_generated.data_a[4]
data_a[5] => altsyncram_0uf2:auto_generated.data_a[5]
data_a[6] => altsyncram_0uf2:auto_generated.data_a[6]
data_a[7] => altsyncram_0uf2:auto_generated.data_a[7]
data_a[8] => altsyncram_0uf2:auto_generated.data_a[8]
data_a[9] => altsyncram_0uf2:auto_generated.data_a[9]
data_a[10] => altsyncram_0uf2:auto_generated.data_a[10]
data_a[11] => altsyncram_0uf2:auto_generated.data_a[11]
data_a[12] => altsyncram_0uf2:auto_generated.data_a[12]
data_a[13] => altsyncram_0uf2:auto_generated.data_a[13]
data_a[14] => altsyncram_0uf2:auto_generated.data_a[14]
data_a[15] => altsyncram_0uf2:auto_generated.data_a[15]
data_a[16] => altsyncram_0uf2:auto_generated.data_a[16]
data_a[17] => altsyncram_0uf2:auto_generated.data_a[17]
data_a[18] => altsyncram_0uf2:auto_generated.data_a[18]
data_a[19] => altsyncram_0uf2:auto_generated.data_a[19]
data_a[20] => altsyncram_0uf2:auto_generated.data_a[20]
data_a[21] => altsyncram_0uf2:auto_generated.data_a[21]
data_a[22] => altsyncram_0uf2:auto_generated.data_a[22]
data_a[23] => altsyncram_0uf2:auto_generated.data_a[23]
data_a[24] => altsyncram_0uf2:auto_generated.data_a[24]
data_a[25] => altsyncram_0uf2:auto_generated.data_a[25]
data_a[26] => altsyncram_0uf2:auto_generated.data_a[26]
data_a[27] => altsyncram_0uf2:auto_generated.data_a[27]
data_a[28] => altsyncram_0uf2:auto_generated.data_a[28]
data_a[29] => altsyncram_0uf2:auto_generated.data_a[29]
data_a[30] => altsyncram_0uf2:auto_generated.data_a[30]
data_a[31] => altsyncram_0uf2:auto_generated.data_a[31]
data_b[0] => altsyncram_0uf2:auto_generated.data_b[0]
data_b[1] => altsyncram_0uf2:auto_generated.data_b[1]
data_b[2] => altsyncram_0uf2:auto_generated.data_b[2]
data_b[3] => altsyncram_0uf2:auto_generated.data_b[3]
data_b[4] => altsyncram_0uf2:auto_generated.data_b[4]
data_b[5] => altsyncram_0uf2:auto_generated.data_b[5]
data_b[6] => altsyncram_0uf2:auto_generated.data_b[6]
data_b[7] => altsyncram_0uf2:auto_generated.data_b[7]
data_b[8] => altsyncram_0uf2:auto_generated.data_b[8]
data_b[9] => altsyncram_0uf2:auto_generated.data_b[9]
data_b[10] => altsyncram_0uf2:auto_generated.data_b[10]
data_b[11] => altsyncram_0uf2:auto_generated.data_b[11]
data_b[12] => altsyncram_0uf2:auto_generated.data_b[12]
data_b[13] => altsyncram_0uf2:auto_generated.data_b[13]
data_b[14] => altsyncram_0uf2:auto_generated.data_b[14]
data_b[15] => altsyncram_0uf2:auto_generated.data_b[15]
data_b[16] => altsyncram_0uf2:auto_generated.data_b[16]
data_b[17] => altsyncram_0uf2:auto_generated.data_b[17]
data_b[18] => altsyncram_0uf2:auto_generated.data_b[18]
data_b[19] => altsyncram_0uf2:auto_generated.data_b[19]
data_b[20] => altsyncram_0uf2:auto_generated.data_b[20]
data_b[21] => altsyncram_0uf2:auto_generated.data_b[21]
data_b[22] => altsyncram_0uf2:auto_generated.data_b[22]
data_b[23] => altsyncram_0uf2:auto_generated.data_b[23]
data_b[24] => altsyncram_0uf2:auto_generated.data_b[24]
data_b[25] => altsyncram_0uf2:auto_generated.data_b[25]
data_b[26] => altsyncram_0uf2:auto_generated.data_b[26]
data_b[27] => altsyncram_0uf2:auto_generated.data_b[27]
data_b[28] => altsyncram_0uf2:auto_generated.data_b[28]
data_b[29] => altsyncram_0uf2:auto_generated.data_b[29]
data_b[30] => altsyncram_0uf2:auto_generated.data_b[30]
data_b[31] => altsyncram_0uf2:auto_generated.data_b[31]
address_a[0] => altsyncram_0uf2:auto_generated.address_a[0]
address_a[1] => altsyncram_0uf2:auto_generated.address_a[1]
address_a[2] => altsyncram_0uf2:auto_generated.address_a[2]
address_a[3] => altsyncram_0uf2:auto_generated.address_a[3]
address_a[4] => altsyncram_0uf2:auto_generated.address_a[4]
address_b[0] => altsyncram_0uf2:auto_generated.address_b[0]
address_b[1] => altsyncram_0uf2:auto_generated.address_b[1]
address_b[2] => altsyncram_0uf2:auto_generated.address_b[2]
address_b[3] => altsyncram_0uf2:auto_generated.address_b[3]
address_b[4] => altsyncram_0uf2:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0uf2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0uf2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0uf2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0uf2:auto_generated.q_a[2]
q_a[3] <= altsyncram_0uf2:auto_generated.q_a[3]
q_a[4] <= altsyncram_0uf2:auto_generated.q_a[4]
q_a[5] <= altsyncram_0uf2:auto_generated.q_a[5]
q_a[6] <= altsyncram_0uf2:auto_generated.q_a[6]
q_a[7] <= altsyncram_0uf2:auto_generated.q_a[7]
q_a[8] <= altsyncram_0uf2:auto_generated.q_a[8]
q_a[9] <= altsyncram_0uf2:auto_generated.q_a[9]
q_a[10] <= altsyncram_0uf2:auto_generated.q_a[10]
q_a[11] <= altsyncram_0uf2:auto_generated.q_a[11]
q_a[12] <= altsyncram_0uf2:auto_generated.q_a[12]
q_a[13] <= altsyncram_0uf2:auto_generated.q_a[13]
q_a[14] <= altsyncram_0uf2:auto_generated.q_a[14]
q_a[15] <= altsyncram_0uf2:auto_generated.q_a[15]
q_a[16] <= altsyncram_0uf2:auto_generated.q_a[16]
q_a[17] <= altsyncram_0uf2:auto_generated.q_a[17]
q_a[18] <= altsyncram_0uf2:auto_generated.q_a[18]
q_a[19] <= altsyncram_0uf2:auto_generated.q_a[19]
q_a[20] <= altsyncram_0uf2:auto_generated.q_a[20]
q_a[21] <= altsyncram_0uf2:auto_generated.q_a[21]
q_a[22] <= altsyncram_0uf2:auto_generated.q_a[22]
q_a[23] <= altsyncram_0uf2:auto_generated.q_a[23]
q_a[24] <= altsyncram_0uf2:auto_generated.q_a[24]
q_a[25] <= altsyncram_0uf2:auto_generated.q_a[25]
q_a[26] <= altsyncram_0uf2:auto_generated.q_a[26]
q_a[27] <= altsyncram_0uf2:auto_generated.q_a[27]
q_a[28] <= altsyncram_0uf2:auto_generated.q_a[28]
q_a[29] <= altsyncram_0uf2:auto_generated.q_a[29]
q_a[30] <= altsyncram_0uf2:auto_generated.q_a[30]
q_a[31] <= altsyncram_0uf2:auto_generated.q_a[31]
q_b[0] <= altsyncram_0uf2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0uf2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0uf2:auto_generated.q_b[2]
q_b[3] <= altsyncram_0uf2:auto_generated.q_b[3]
q_b[4] <= altsyncram_0uf2:auto_generated.q_b[4]
q_b[5] <= altsyncram_0uf2:auto_generated.q_b[5]
q_b[6] <= altsyncram_0uf2:auto_generated.q_b[6]
q_b[7] <= altsyncram_0uf2:auto_generated.q_b[7]
q_b[8] <= altsyncram_0uf2:auto_generated.q_b[8]
q_b[9] <= altsyncram_0uf2:auto_generated.q_b[9]
q_b[10] <= altsyncram_0uf2:auto_generated.q_b[10]
q_b[11] <= altsyncram_0uf2:auto_generated.q_b[11]
q_b[12] <= altsyncram_0uf2:auto_generated.q_b[12]
q_b[13] <= altsyncram_0uf2:auto_generated.q_b[13]
q_b[14] <= altsyncram_0uf2:auto_generated.q_b[14]
q_b[15] <= altsyncram_0uf2:auto_generated.q_b[15]
q_b[16] <= altsyncram_0uf2:auto_generated.q_b[16]
q_b[17] <= altsyncram_0uf2:auto_generated.q_b[17]
q_b[18] <= altsyncram_0uf2:auto_generated.q_b[18]
q_b[19] <= altsyncram_0uf2:auto_generated.q_b[19]
q_b[20] <= altsyncram_0uf2:auto_generated.q_b[20]
q_b[21] <= altsyncram_0uf2:auto_generated.q_b[21]
q_b[22] <= altsyncram_0uf2:auto_generated.q_b[22]
q_b[23] <= altsyncram_0uf2:auto_generated.q_b[23]
q_b[24] <= altsyncram_0uf2:auto_generated.q_b[24]
q_b[25] <= altsyncram_0uf2:auto_generated.q_b[25]
q_b[26] <= altsyncram_0uf2:auto_generated.q_b[26]
q_b[27] <= altsyncram_0uf2:auto_generated.q_b[27]
q_b[28] <= altsyncram_0uf2:auto_generated.q_b[28]
q_b[29] <= altsyncram_0uf2:auto_generated.q_b[29]
q_b[30] <= altsyncram_0uf2:auto_generated.q_b[30]
q_b[31] <= altsyncram_0uf2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kamal_SingleCycleCPU|Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Kamal_SingleCycleCPU|Kamal_5bitMux:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|Kamal_SingleCycleCPU|Kamal_5bitMux:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m7e:auto_generated.data[0]
data[0][1] => mux_m7e:auto_generated.data[1]
data[0][2] => mux_m7e:auto_generated.data[2]
data[0][3] => mux_m7e:auto_generated.data[3]
data[0][4] => mux_m7e:auto_generated.data[4]
data[1][0] => mux_m7e:auto_generated.data[5]
data[1][1] => mux_m7e:auto_generated.data[6]
data[1][2] => mux_m7e:auto_generated.data[7]
data[1][3] => mux_m7e:auto_generated.data[8]
data[1][4] => mux_m7e:auto_generated.data[9]
sel[0] => mux_m7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m7e:auto_generated.result[0]
result[1] <= mux_m7e:auto_generated.result[1]
result[2] <= mux_m7e:auto_generated.result[2]
result[3] <= mux_m7e:auto_generated.result[3]
result[4] <= mux_m7e:auto_generated.result[4]


|Kamal_SingleCycleCPU|Kamal_5bitMux:inst|LPM_MUX:LPM_MUX_component|mux_m7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[0].IN1
data[6] => result_node[1].IN1
data[7] => result_node[2].IN1
data[8] => result_node[3].IN1
data[9] => result_node[4].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10
Kamal_Result[0] <= Kamal_32bitMux:inst3.result[0]
Kamal_Result[1] <= Kamal_32bitMux:inst3.result[1]
Kamal_Result[2] <= Kamal_32bitMux:inst3.result[2]
Kamal_Result[3] <= Kamal_32bitMux:inst3.result[3]
Kamal_Result[4] <= Kamal_32bitMux:inst3.result[4]
Kamal_Result[5] <= Kamal_32bitMux:inst3.result[5]
Kamal_Result[6] <= Kamal_32bitMux:inst3.result[6]
Kamal_Result[7] <= Kamal_32bitMux:inst3.result[7]
Kamal_Result[8] <= Kamal_32bitMux:inst3.result[8]
Kamal_Result[9] <= Kamal_32bitMux:inst3.result[9]
Kamal_Result[10] <= Kamal_32bitMux:inst3.result[10]
Kamal_Result[11] <= Kamal_32bitMux:inst3.result[11]
Kamal_Result[12] <= Kamal_32bitMux:inst3.result[12]
Kamal_Result[13] <= Kamal_32bitMux:inst3.result[13]
Kamal_Result[14] <= Kamal_32bitMux:inst3.result[14]
Kamal_Result[15] <= Kamal_32bitMux:inst3.result[15]
Kamal_Result[16] <= Kamal_32bitMux:inst3.result[16]
Kamal_Result[17] <= Kamal_32bitMux:inst3.result[17]
Kamal_Result[18] <= Kamal_32bitMux:inst3.result[18]
Kamal_Result[19] <= Kamal_32bitMux:inst3.result[19]
Kamal_Result[20] <= Kamal_32bitMux:inst3.result[20]
Kamal_Result[21] <= Kamal_32bitMux:inst3.result[21]
Kamal_Result[22] <= Kamal_32bitMux:inst3.result[22]
Kamal_Result[23] <= Kamal_32bitMux:inst3.result[23]
Kamal_Result[24] <= Kamal_32bitMux:inst3.result[24]
Kamal_Result[25] <= Kamal_32bitMux:inst3.result[25]
Kamal_Result[26] <= Kamal_32bitMux:inst3.result[26]
Kamal_Result[27] <= Kamal_32bitMux:inst3.result[27]
Kamal_Result[28] <= Kamal_32bitMux:inst3.result[28]
Kamal_Result[29] <= Kamal_32bitMux:inst3.result[29]
Kamal_Result[30] <= Kamal_32bitMux:inst3.result[30]
Kamal_Result[31] <= Kamal_32bitMux:inst3.result[31]
Kamal_Opcode[0] => Kamal_ALU:inst.add_sub
Kamal_Opcode[1] => Kamal_32bitMux:inst3.sel
Kamal_DataA[0] => Kamal_OR:inst1.Kamal_A[0]
Kamal_DataA[0] => Kamal_ALU:inst.dataa[0]
Kamal_DataA[1] => Kamal_OR:inst1.Kamal_A[1]
Kamal_DataA[1] => Kamal_ALU:inst.dataa[1]
Kamal_DataA[2] => Kamal_OR:inst1.Kamal_A[2]
Kamal_DataA[2] => Kamal_ALU:inst.dataa[2]
Kamal_DataA[3] => Kamal_OR:inst1.Kamal_A[3]
Kamal_DataA[3] => Kamal_ALU:inst.dataa[3]
Kamal_DataA[4] => Kamal_OR:inst1.Kamal_A[4]
Kamal_DataA[4] => Kamal_ALU:inst.dataa[4]
Kamal_DataA[5] => Kamal_OR:inst1.Kamal_A[5]
Kamal_DataA[5] => Kamal_ALU:inst.dataa[5]
Kamal_DataA[6] => Kamal_OR:inst1.Kamal_A[6]
Kamal_DataA[6] => Kamal_ALU:inst.dataa[6]
Kamal_DataA[7] => Kamal_OR:inst1.Kamal_A[7]
Kamal_DataA[7] => Kamal_ALU:inst.dataa[7]
Kamal_DataA[8] => Kamal_OR:inst1.Kamal_A[8]
Kamal_DataA[8] => Kamal_ALU:inst.dataa[8]
Kamal_DataA[9] => Kamal_OR:inst1.Kamal_A[9]
Kamal_DataA[9] => Kamal_ALU:inst.dataa[9]
Kamal_DataA[10] => Kamal_OR:inst1.Kamal_A[10]
Kamal_DataA[10] => Kamal_ALU:inst.dataa[10]
Kamal_DataA[11] => Kamal_OR:inst1.Kamal_A[11]
Kamal_DataA[11] => Kamal_ALU:inst.dataa[11]
Kamal_DataA[12] => Kamal_OR:inst1.Kamal_A[12]
Kamal_DataA[12] => Kamal_ALU:inst.dataa[12]
Kamal_DataA[13] => Kamal_OR:inst1.Kamal_A[13]
Kamal_DataA[13] => Kamal_ALU:inst.dataa[13]
Kamal_DataA[14] => Kamal_OR:inst1.Kamal_A[14]
Kamal_DataA[14] => Kamal_ALU:inst.dataa[14]
Kamal_DataA[15] => Kamal_OR:inst1.Kamal_A[15]
Kamal_DataA[15] => Kamal_ALU:inst.dataa[15]
Kamal_DataA[16] => Kamal_OR:inst1.Kamal_A[16]
Kamal_DataA[16] => Kamal_ALU:inst.dataa[16]
Kamal_DataA[17] => Kamal_OR:inst1.Kamal_A[17]
Kamal_DataA[17] => Kamal_ALU:inst.dataa[17]
Kamal_DataA[18] => Kamal_OR:inst1.Kamal_A[18]
Kamal_DataA[18] => Kamal_ALU:inst.dataa[18]
Kamal_DataA[19] => Kamal_OR:inst1.Kamal_A[19]
Kamal_DataA[19] => Kamal_ALU:inst.dataa[19]
Kamal_DataA[20] => Kamal_OR:inst1.Kamal_A[20]
Kamal_DataA[20] => Kamal_ALU:inst.dataa[20]
Kamal_DataA[21] => Kamal_OR:inst1.Kamal_A[21]
Kamal_DataA[21] => Kamal_ALU:inst.dataa[21]
Kamal_DataA[22] => Kamal_OR:inst1.Kamal_A[22]
Kamal_DataA[22] => Kamal_ALU:inst.dataa[22]
Kamal_DataA[23] => Kamal_OR:inst1.Kamal_A[23]
Kamal_DataA[23] => Kamal_ALU:inst.dataa[23]
Kamal_DataA[24] => Kamal_OR:inst1.Kamal_A[24]
Kamal_DataA[24] => Kamal_ALU:inst.dataa[24]
Kamal_DataA[25] => Kamal_OR:inst1.Kamal_A[25]
Kamal_DataA[25] => Kamal_ALU:inst.dataa[25]
Kamal_DataA[26] => Kamal_OR:inst1.Kamal_A[26]
Kamal_DataA[26] => Kamal_ALU:inst.dataa[26]
Kamal_DataA[27] => Kamal_OR:inst1.Kamal_A[27]
Kamal_DataA[27] => Kamal_ALU:inst.dataa[27]
Kamal_DataA[28] => Kamal_OR:inst1.Kamal_A[28]
Kamal_DataA[28] => Kamal_ALU:inst.dataa[28]
Kamal_DataA[29] => Kamal_OR:inst1.Kamal_A[29]
Kamal_DataA[29] => Kamal_ALU:inst.dataa[29]
Kamal_DataA[30] => Kamal_OR:inst1.Kamal_A[30]
Kamal_DataA[30] => Kamal_ALU:inst.dataa[30]
Kamal_DataA[31] => Kamal_OR:inst1.Kamal_A[31]
Kamal_DataA[31] => Kamal_ALU:inst.dataa[31]
Kamal_DataB[0] => Kamal_OR:inst1.Kamal_B[0]
Kamal_DataB[0] => Kamal_ALU:inst.datab[0]
Kamal_DataB[1] => Kamal_OR:inst1.Kamal_B[1]
Kamal_DataB[1] => Kamal_ALU:inst.datab[1]
Kamal_DataB[2] => Kamal_OR:inst1.Kamal_B[2]
Kamal_DataB[2] => Kamal_ALU:inst.datab[2]
Kamal_DataB[3] => Kamal_OR:inst1.Kamal_B[3]
Kamal_DataB[3] => Kamal_ALU:inst.datab[3]
Kamal_DataB[4] => Kamal_OR:inst1.Kamal_B[4]
Kamal_DataB[4] => Kamal_ALU:inst.datab[4]
Kamal_DataB[5] => Kamal_OR:inst1.Kamal_B[5]
Kamal_DataB[5] => Kamal_ALU:inst.datab[5]
Kamal_DataB[6] => Kamal_OR:inst1.Kamal_B[6]
Kamal_DataB[6] => Kamal_ALU:inst.datab[6]
Kamal_DataB[7] => Kamal_OR:inst1.Kamal_B[7]
Kamal_DataB[7] => Kamal_ALU:inst.datab[7]
Kamal_DataB[8] => Kamal_OR:inst1.Kamal_B[8]
Kamal_DataB[8] => Kamal_ALU:inst.datab[8]
Kamal_DataB[9] => Kamal_OR:inst1.Kamal_B[9]
Kamal_DataB[9] => Kamal_ALU:inst.datab[9]
Kamal_DataB[10] => Kamal_OR:inst1.Kamal_B[10]
Kamal_DataB[10] => Kamal_ALU:inst.datab[10]
Kamal_DataB[11] => Kamal_OR:inst1.Kamal_B[11]
Kamal_DataB[11] => Kamal_ALU:inst.datab[11]
Kamal_DataB[12] => Kamal_OR:inst1.Kamal_B[12]
Kamal_DataB[12] => Kamal_ALU:inst.datab[12]
Kamal_DataB[13] => Kamal_OR:inst1.Kamal_B[13]
Kamal_DataB[13] => Kamal_ALU:inst.datab[13]
Kamal_DataB[14] => Kamal_OR:inst1.Kamal_B[14]
Kamal_DataB[14] => Kamal_ALU:inst.datab[14]
Kamal_DataB[15] => Kamal_OR:inst1.Kamal_B[15]
Kamal_DataB[15] => Kamal_ALU:inst.datab[15]
Kamal_DataB[16] => Kamal_OR:inst1.Kamal_B[16]
Kamal_DataB[16] => Kamal_ALU:inst.datab[16]
Kamal_DataB[17] => Kamal_OR:inst1.Kamal_B[17]
Kamal_DataB[17] => Kamal_ALU:inst.datab[17]
Kamal_DataB[18] => Kamal_OR:inst1.Kamal_B[18]
Kamal_DataB[18] => Kamal_ALU:inst.datab[18]
Kamal_DataB[19] => Kamal_OR:inst1.Kamal_B[19]
Kamal_DataB[19] => Kamal_ALU:inst.datab[19]
Kamal_DataB[20] => Kamal_OR:inst1.Kamal_B[20]
Kamal_DataB[20] => Kamal_ALU:inst.datab[20]
Kamal_DataB[21] => Kamal_OR:inst1.Kamal_B[21]
Kamal_DataB[21] => Kamal_ALU:inst.datab[21]
Kamal_DataB[22] => Kamal_OR:inst1.Kamal_B[22]
Kamal_DataB[22] => Kamal_ALU:inst.datab[22]
Kamal_DataB[23] => Kamal_OR:inst1.Kamal_B[23]
Kamal_DataB[23] => Kamal_ALU:inst.datab[23]
Kamal_DataB[24] => Kamal_OR:inst1.Kamal_B[24]
Kamal_DataB[24] => Kamal_ALU:inst.datab[24]
Kamal_DataB[25] => Kamal_OR:inst1.Kamal_B[25]
Kamal_DataB[25] => Kamal_ALU:inst.datab[25]
Kamal_DataB[26] => Kamal_OR:inst1.Kamal_B[26]
Kamal_DataB[26] => Kamal_ALU:inst.datab[26]
Kamal_DataB[27] => Kamal_OR:inst1.Kamal_B[27]
Kamal_DataB[27] => Kamal_ALU:inst.datab[27]
Kamal_DataB[28] => Kamal_OR:inst1.Kamal_B[28]
Kamal_DataB[28] => Kamal_ALU:inst.datab[28]
Kamal_DataB[29] => Kamal_OR:inst1.Kamal_B[29]
Kamal_DataB[29] => Kamal_ALU:inst.datab[29]
Kamal_DataB[30] => Kamal_OR:inst1.Kamal_B[30]
Kamal_DataB[30] => Kamal_ALU:inst.datab[30]
Kamal_DataB[31] => Kamal_OR:inst1.Kamal_B[31]
Kamal_DataB[31] => Kamal_ALU:inst.datab[31]


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_32bitMux:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_32bitMux:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_32bitMux:inst3|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_OR:inst1
Kamal_A[0] => Kamal_Result.IN0
Kamal_A[1] => Kamal_Result.IN0
Kamal_A[2] => Kamal_Result.IN0
Kamal_A[3] => Kamal_Result.IN0
Kamal_A[4] => Kamal_Result.IN0
Kamal_A[5] => Kamal_Result.IN0
Kamal_A[6] => Kamal_Result.IN0
Kamal_A[7] => Kamal_Result.IN0
Kamal_A[8] => Kamal_Result.IN0
Kamal_A[9] => Kamal_Result.IN0
Kamal_A[10] => Kamal_Result.IN0
Kamal_A[11] => Kamal_Result.IN0
Kamal_A[12] => Kamal_Result.IN0
Kamal_A[13] => Kamal_Result.IN0
Kamal_A[14] => Kamal_Result.IN0
Kamal_A[15] => Kamal_Result.IN0
Kamal_A[16] => Kamal_Result.IN0
Kamal_A[17] => Kamal_Result.IN0
Kamal_A[18] => Kamal_Result.IN0
Kamal_A[19] => Kamal_Result.IN0
Kamal_A[20] => Kamal_Result.IN0
Kamal_A[21] => Kamal_Result.IN0
Kamal_A[22] => Kamal_Result.IN0
Kamal_A[23] => Kamal_Result.IN0
Kamal_A[24] => Kamal_Result.IN0
Kamal_A[25] => Kamal_Result.IN0
Kamal_A[26] => Kamal_Result.IN0
Kamal_A[27] => Kamal_Result.IN0
Kamal_A[28] => Kamal_Result.IN0
Kamal_A[29] => Kamal_Result.IN0
Kamal_A[30] => Kamal_Result.IN0
Kamal_A[31] => Kamal_Result.IN0
Kamal_B[0] => Kamal_Result.IN1
Kamal_B[1] => Kamal_Result.IN1
Kamal_B[2] => Kamal_Result.IN1
Kamal_B[3] => Kamal_Result.IN1
Kamal_B[4] => Kamal_Result.IN1
Kamal_B[5] => Kamal_Result.IN1
Kamal_B[6] => Kamal_Result.IN1
Kamal_B[7] => Kamal_Result.IN1
Kamal_B[8] => Kamal_Result.IN1
Kamal_B[9] => Kamal_Result.IN1
Kamal_B[10] => Kamal_Result.IN1
Kamal_B[11] => Kamal_Result.IN1
Kamal_B[12] => Kamal_Result.IN1
Kamal_B[13] => Kamal_Result.IN1
Kamal_B[14] => Kamal_Result.IN1
Kamal_B[15] => Kamal_Result.IN1
Kamal_B[16] => Kamal_Result.IN1
Kamal_B[17] => Kamal_Result.IN1
Kamal_B[18] => Kamal_Result.IN1
Kamal_B[19] => Kamal_Result.IN1
Kamal_B[20] => Kamal_Result.IN1
Kamal_B[21] => Kamal_Result.IN1
Kamal_B[22] => Kamal_Result.IN1
Kamal_B[23] => Kamal_Result.IN1
Kamal_B[24] => Kamal_Result.IN1
Kamal_B[25] => Kamal_Result.IN1
Kamal_B[26] => Kamal_Result.IN1
Kamal_B[27] => Kamal_Result.IN1
Kamal_B[28] => Kamal_Result.IN1
Kamal_B[29] => Kamal_Result.IN1
Kamal_B[30] => Kamal_Result.IN1
Kamal_B[31] => Kamal_Result.IN1
Kamal_Result[0] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[1] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[2] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[3] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[4] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[5] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[6] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[7] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[8] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[9] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[10] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[11] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[12] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[13] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[14] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[15] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[16] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[17] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[18] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[19] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[20] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[21] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[22] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[23] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[24] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[25] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[26] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[27] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[28] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[29] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[30] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE
Kamal_Result[31] <= Kamal_Result.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_ALU:inst
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_ALU:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_aog:auto_generated.dataa[0]
dataa[1] => add_sub_aog:auto_generated.dataa[1]
dataa[2] => add_sub_aog:auto_generated.dataa[2]
dataa[3] => add_sub_aog:auto_generated.dataa[3]
dataa[4] => add_sub_aog:auto_generated.dataa[4]
dataa[5] => add_sub_aog:auto_generated.dataa[5]
dataa[6] => add_sub_aog:auto_generated.dataa[6]
dataa[7] => add_sub_aog:auto_generated.dataa[7]
dataa[8] => add_sub_aog:auto_generated.dataa[8]
dataa[9] => add_sub_aog:auto_generated.dataa[9]
dataa[10] => add_sub_aog:auto_generated.dataa[10]
dataa[11] => add_sub_aog:auto_generated.dataa[11]
dataa[12] => add_sub_aog:auto_generated.dataa[12]
dataa[13] => add_sub_aog:auto_generated.dataa[13]
dataa[14] => add_sub_aog:auto_generated.dataa[14]
dataa[15] => add_sub_aog:auto_generated.dataa[15]
dataa[16] => add_sub_aog:auto_generated.dataa[16]
dataa[17] => add_sub_aog:auto_generated.dataa[17]
dataa[18] => add_sub_aog:auto_generated.dataa[18]
dataa[19] => add_sub_aog:auto_generated.dataa[19]
dataa[20] => add_sub_aog:auto_generated.dataa[20]
dataa[21] => add_sub_aog:auto_generated.dataa[21]
dataa[22] => add_sub_aog:auto_generated.dataa[22]
dataa[23] => add_sub_aog:auto_generated.dataa[23]
dataa[24] => add_sub_aog:auto_generated.dataa[24]
dataa[25] => add_sub_aog:auto_generated.dataa[25]
dataa[26] => add_sub_aog:auto_generated.dataa[26]
dataa[27] => add_sub_aog:auto_generated.dataa[27]
dataa[28] => add_sub_aog:auto_generated.dataa[28]
dataa[29] => add_sub_aog:auto_generated.dataa[29]
dataa[30] => add_sub_aog:auto_generated.dataa[30]
dataa[31] => add_sub_aog:auto_generated.dataa[31]
datab[0] => add_sub_aog:auto_generated.datab[0]
datab[1] => add_sub_aog:auto_generated.datab[1]
datab[2] => add_sub_aog:auto_generated.datab[2]
datab[3] => add_sub_aog:auto_generated.datab[3]
datab[4] => add_sub_aog:auto_generated.datab[4]
datab[5] => add_sub_aog:auto_generated.datab[5]
datab[6] => add_sub_aog:auto_generated.datab[6]
datab[7] => add_sub_aog:auto_generated.datab[7]
datab[8] => add_sub_aog:auto_generated.datab[8]
datab[9] => add_sub_aog:auto_generated.datab[9]
datab[10] => add_sub_aog:auto_generated.datab[10]
datab[11] => add_sub_aog:auto_generated.datab[11]
datab[12] => add_sub_aog:auto_generated.datab[12]
datab[13] => add_sub_aog:auto_generated.datab[13]
datab[14] => add_sub_aog:auto_generated.datab[14]
datab[15] => add_sub_aog:auto_generated.datab[15]
datab[16] => add_sub_aog:auto_generated.datab[16]
datab[17] => add_sub_aog:auto_generated.datab[17]
datab[18] => add_sub_aog:auto_generated.datab[18]
datab[19] => add_sub_aog:auto_generated.datab[19]
datab[20] => add_sub_aog:auto_generated.datab[20]
datab[21] => add_sub_aog:auto_generated.datab[21]
datab[22] => add_sub_aog:auto_generated.datab[22]
datab[23] => add_sub_aog:auto_generated.datab[23]
datab[24] => add_sub_aog:auto_generated.datab[24]
datab[25] => add_sub_aog:auto_generated.datab[25]
datab[26] => add_sub_aog:auto_generated.datab[26]
datab[27] => add_sub_aog:auto_generated.datab[27]
datab[28] => add_sub_aog:auto_generated.datab[28]
datab[29] => add_sub_aog:auto_generated.datab[29]
datab[30] => add_sub_aog:auto_generated.datab[30]
datab[31] => add_sub_aog:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_aog:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_aog:auto_generated.result[0]
result[1] <= add_sub_aog:auto_generated.result[1]
result[2] <= add_sub_aog:auto_generated.result[2]
result[3] <= add_sub_aog:auto_generated.result[3]
result[4] <= add_sub_aog:auto_generated.result[4]
result[5] <= add_sub_aog:auto_generated.result[5]
result[6] <= add_sub_aog:auto_generated.result[6]
result[7] <= add_sub_aog:auto_generated.result[7]
result[8] <= add_sub_aog:auto_generated.result[8]
result[9] <= add_sub_aog:auto_generated.result[9]
result[10] <= add_sub_aog:auto_generated.result[10]
result[11] <= add_sub_aog:auto_generated.result[11]
result[12] <= add_sub_aog:auto_generated.result[12]
result[13] <= add_sub_aog:auto_generated.result[13]
result[14] <= add_sub_aog:auto_generated.result[14]
result[15] <= add_sub_aog:auto_generated.result[15]
result[16] <= add_sub_aog:auto_generated.result[16]
result[17] <= add_sub_aog:auto_generated.result[17]
result[18] <= add_sub_aog:auto_generated.result[18]
result[19] <= add_sub_aog:auto_generated.result[19]
result[20] <= add_sub_aog:auto_generated.result[20]
result[21] <= add_sub_aog:auto_generated.result[21]
result[22] <= add_sub_aog:auto_generated.result[22]
result[23] <= add_sub_aog:auto_generated.result[23]
result[24] <= add_sub_aog:auto_generated.result[24]
result[25] <= add_sub_aog:auto_generated.result[25]
result[26] <= add_sub_aog:auto_generated.result[26]
result[27] <= add_sub_aog:auto_generated.result[27]
result[28] <= add_sub_aog:auto_generated.result[28]
result[29] <= add_sub_aog:auto_generated.result[29]
result[30] <= add_sub_aog:auto_generated.result[30]
result[31] <= add_sub_aog:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Kamal_SingleCycleCPU|Kamal_CompleteALU:inst10|Kamal_ALU:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_aog:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
datab[27] => _.IN1
datab[28] => _.IN1
datab[29] => _.IN1
datab[30] => _.IN1
datab[31] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|Kamal_SingleCycleCPU|Kamal_32bitMux:inst8|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_ext:inst6
Kamal_opcode => Kamal_imm32.IN0
Kamal_imm16[0] => Kamal_imm32[0].DATAIN
Kamal_imm16[1] => Kamal_imm32[1].DATAIN
Kamal_imm16[2] => Kamal_imm32[2].DATAIN
Kamal_imm16[3] => Kamal_imm32[3].DATAIN
Kamal_imm16[4] => Kamal_imm32[4].DATAIN
Kamal_imm16[5] => Kamal_imm32[5].DATAIN
Kamal_imm16[6] => Kamal_imm32[6].DATAIN
Kamal_imm16[7] => Kamal_imm32[7].DATAIN
Kamal_imm16[8] => Kamal_imm32[8].DATAIN
Kamal_imm16[9] => Kamal_imm32[9].DATAIN
Kamal_imm16[10] => Kamal_imm32[10].DATAIN
Kamal_imm16[11] => Kamal_imm32[11].DATAIN
Kamal_imm16[12] => Kamal_imm32[12].DATAIN
Kamal_imm16[13] => Kamal_imm32[13].DATAIN
Kamal_imm16[14] => Kamal_imm32[14].DATAIN
Kamal_imm16[15] => Kamal_imm32.IN1
Kamal_imm16[15] => Kamal_imm32[15].DATAIN
Kamal_imm32[0] <= Kamal_imm16[0].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[1] <= Kamal_imm16[1].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[2] <= Kamal_imm16[2].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[3] <= Kamal_imm16[3].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[4] <= Kamal_imm16[4].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[5] <= Kamal_imm16[5].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[6] <= Kamal_imm16[6].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[7] <= Kamal_imm16[7].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[8] <= Kamal_imm16[8].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[9] <= Kamal_imm16[9].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[10] <= Kamal_imm16[10].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[11] <= Kamal_imm16[11].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[12] <= Kamal_imm16[12].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[13] <= Kamal_imm16[13].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[14] <= Kamal_imm16[14].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[15] <= Kamal_imm16[15].DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[16] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[17] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[18] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[19] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[20] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[21] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[22] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[23] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[24] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[25] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[26] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[27] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[28] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[29] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[30] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE
Kamal_imm32[31] <= Kamal_imm32.DB_MAX_OUTPUT_PORT_TYPE


|Kamal_SingleCycleCPU|Kamal_Memory:inst11
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|Kamal_SingleCycleCPU|Kamal_Memory:inst11|altsyncram:altsyncram_component
wren_a => altsyncram_oin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_oin1:auto_generated.data_a[0]
data_a[1] => altsyncram_oin1:auto_generated.data_a[1]
data_a[2] => altsyncram_oin1:auto_generated.data_a[2]
data_a[3] => altsyncram_oin1:auto_generated.data_a[3]
data_a[4] => altsyncram_oin1:auto_generated.data_a[4]
data_a[5] => altsyncram_oin1:auto_generated.data_a[5]
data_a[6] => altsyncram_oin1:auto_generated.data_a[6]
data_a[7] => altsyncram_oin1:auto_generated.data_a[7]
data_a[8] => altsyncram_oin1:auto_generated.data_a[8]
data_a[9] => altsyncram_oin1:auto_generated.data_a[9]
data_a[10] => altsyncram_oin1:auto_generated.data_a[10]
data_a[11] => altsyncram_oin1:auto_generated.data_a[11]
data_a[12] => altsyncram_oin1:auto_generated.data_a[12]
data_a[13] => altsyncram_oin1:auto_generated.data_a[13]
data_a[14] => altsyncram_oin1:auto_generated.data_a[14]
data_a[15] => altsyncram_oin1:auto_generated.data_a[15]
data_a[16] => altsyncram_oin1:auto_generated.data_a[16]
data_a[17] => altsyncram_oin1:auto_generated.data_a[17]
data_a[18] => altsyncram_oin1:auto_generated.data_a[18]
data_a[19] => altsyncram_oin1:auto_generated.data_a[19]
data_a[20] => altsyncram_oin1:auto_generated.data_a[20]
data_a[21] => altsyncram_oin1:auto_generated.data_a[21]
data_a[22] => altsyncram_oin1:auto_generated.data_a[22]
data_a[23] => altsyncram_oin1:auto_generated.data_a[23]
data_a[24] => altsyncram_oin1:auto_generated.data_a[24]
data_a[25] => altsyncram_oin1:auto_generated.data_a[25]
data_a[26] => altsyncram_oin1:auto_generated.data_a[26]
data_a[27] => altsyncram_oin1:auto_generated.data_a[27]
data_a[28] => altsyncram_oin1:auto_generated.data_a[28]
data_a[29] => altsyncram_oin1:auto_generated.data_a[29]
data_a[30] => altsyncram_oin1:auto_generated.data_a[30]
data_a[31] => altsyncram_oin1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_oin1:auto_generated.address_a[0]
address_a[1] => altsyncram_oin1:auto_generated.address_a[1]
address_a[2] => altsyncram_oin1:auto_generated.address_a[2]
address_a[3] => altsyncram_oin1:auto_generated.address_a[3]
address_a[4] => altsyncram_oin1:auto_generated.address_a[4]
address_a[5] => altsyncram_oin1:auto_generated.address_a[5]
address_a[6] => altsyncram_oin1:auto_generated.address_a[6]
address_a[7] => altsyncram_oin1:auto_generated.address_a[7]
address_b[0] => altsyncram_oin1:auto_generated.address_b[0]
address_b[1] => altsyncram_oin1:auto_generated.address_b[1]
address_b[2] => altsyncram_oin1:auto_generated.address_b[2]
address_b[3] => altsyncram_oin1:auto_generated.address_b[3]
address_b[4] => altsyncram_oin1:auto_generated.address_b[4]
address_b[5] => altsyncram_oin1:auto_generated.address_b[5]
address_b[6] => altsyncram_oin1:auto_generated.address_b[6]
address_b[7] => altsyncram_oin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_oin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_oin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_oin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_oin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_oin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_oin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_oin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_oin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_oin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_oin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_oin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_oin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_oin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_oin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_oin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_oin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_oin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_oin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_oin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_oin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_oin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_oin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_oin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_oin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_oin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_oin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_oin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_oin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_oin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_oin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_oin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_oin1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kamal_SingleCycleCPU|Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Kamal_SingleCycleCPU|Kamal_SevenSegmentMux:inst14
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|Kamal_SingleCycleCPU|Kamal_SevenSegmentMux:inst14|LPM_MUX:LPM_MUX_component
data[0][0] => mux_o7e:auto_generated.data[0]
data[0][1] => mux_o7e:auto_generated.data[1]
data[0][2] => mux_o7e:auto_generated.data[2]
data[0][3] => mux_o7e:auto_generated.data[3]
data[0][4] => mux_o7e:auto_generated.data[4]
data[0][5] => mux_o7e:auto_generated.data[5]
data[0][6] => mux_o7e:auto_generated.data[6]
data[1][0] => mux_o7e:auto_generated.data[7]
data[1][1] => mux_o7e:auto_generated.data[8]
data[1][2] => mux_o7e:auto_generated.data[9]
data[1][3] => mux_o7e:auto_generated.data[10]
data[1][4] => mux_o7e:auto_generated.data[11]
data[1][5] => mux_o7e:auto_generated.data[12]
data[1][6] => mux_o7e:auto_generated.data[13]
sel[0] => mux_o7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o7e:auto_generated.result[0]
result[1] <= mux_o7e:auto_generated.result[1]
result[2] <= mux_o7e:auto_generated.result[2]
result[3] <= mux_o7e:auto_generated.result[3]
result[4] <= mux_o7e:auto_generated.result[4]
result[5] <= mux_o7e:auto_generated.result[5]
result[6] <= mux_o7e:auto_generated.result[6]


|Kamal_SingleCycleCPU|Kamal_SevenSegmentMux:inst14|LPM_MUX:LPM_MUX_component|mux_o7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Kamal_SingleCycleCPU|Kamal_SevenSegmentDecoder:inst13
Kamal_result[0] => Mux0.IN19
Kamal_result[0] => Mux1.IN19
Kamal_result[0] => Mux2.IN19
Kamal_result[0] => Mux3.IN19
Kamal_result[0] => Mux4.IN19
Kamal_result[0] => Mux5.IN19
Kamal_result[0] => Mux6.IN19
Kamal_result[1] => Mux0.IN18
Kamal_result[1] => Mux1.IN18
Kamal_result[1] => Mux2.IN18
Kamal_result[1] => Mux3.IN18
Kamal_result[1] => Mux4.IN18
Kamal_result[1] => Mux5.IN18
Kamal_result[1] => Mux6.IN18
Kamal_result[2] => Mux0.IN17
Kamal_result[2] => Mux1.IN17
Kamal_result[2] => Mux2.IN17
Kamal_result[2] => Mux3.IN17
Kamal_result[2] => Mux4.IN17
Kamal_result[2] => Mux5.IN17
Kamal_result[2] => Mux6.IN17
Kamal_result[3] => Mux0.IN16
Kamal_result[3] => Mux1.IN16
Kamal_result[3] => Mux2.IN16
Kamal_result[3] => Mux3.IN16
Kamal_result[3] => Mux4.IN16
Kamal_result[3] => Mux5.IN16
Kamal_result[3] => Mux6.IN16
Kamal_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Kamal_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


