#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/XT2.bcm
1.1789297133333333E8,5.0820755E7,-1.0,5.6706815333333336E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & T2v:INT
1.2282201966666667E8,5.0657047E7,-1.0,5.7365511666666664E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & T2_readpriority:INT
4.8453880666666664E7,5.1909813333333336E7,-1.0,6.6076885E7:(T2_readpriority:NAT) & (T2_readpriority=5&T2_state=T2_PROC=>mode=DISPLAY) & ((T2_readpriority=5) & (T2_state=T2_PROC) & (mode=DISPLAY) => not((pt:INT) & (pt=3) & (T2_state=T2_WAIT)))
