<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k160tffg676-2" LaunchTime="1582057692">
  <File Type="PWROPT-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_power_routed.rpt"/>
  <File Type="PA-TCL" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_reports.tcl"/>
  <File Type="BG-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.hwdef"/>
  <File Type="OPT-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_opt.dcp"/>
  <File Type="OPT-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_placed.dcp"/>
  <File Type="PLACE-IO" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.bit"/>
  <File Type="PHYSOPT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.vdi"/>
  <File Type="ROUTE-CLK" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.nky"/>
  <File Type="BITSTR-BMM" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="TOP_NEWCitirocDesignforDT0WReadoutsoftware.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/FlashPageMemory/FlashPageMemory.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/FlashPageMemory.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0/fifo_generator_0.xci"/>
        <Attr Name="ImportTime" Val="1538159258"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0/clk_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1522317416"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/TestBram/TestBram.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/TestBram.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/FTDI_FIFOs/FTDI_FIFOs.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/FTDI_FIFOs.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/FTDI_FIFO_AW/FTDI_FIFO_AW.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/FTDI_FIFO_AW.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fast_clock/fast_clock.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fast_clock.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/DTClockGenerator/DTClockGenerator.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/DTClockGenerator.xci"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC1.v"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC_FRAME_S.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/CitirocAnalogReadout.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/CitirocAnalogReadout.vhd"/>
        <Attr Name="ImportTime" Val="1582056651"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/CitirocFrameTransfer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/CitirocFrameTransfer.vhd"/>
        <Attr Name="ImportTime" Val="1582056650"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/CitirocSlowControl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/CitirocSlowControl.vhd"/>
        <Attr Name="ImportTime" Val="1582056650"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/FlashController.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/FlashController.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/MCRateMeter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/MCRateMeter.vhd"/>
        <Attr Name="ImportTime" Val="1582056649"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/PULSE_GENERATOR.vhd"/>
        <Attr Name="ImportTime" Val="1582056656"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/TimestampGenerator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/TimestampGenerator.vhd"/>
        <Attr Name="ImportTime" Val="1582056646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/U503_custompacket.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/U503_custompacket.vhd"/>
        <Attr Name="ImportTime" Val="1582056656"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adc_interface.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adc_interface.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adc_sync.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adc_sync.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adcs_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adcs_top.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/chronoenable.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/chronoenable.vhd"/>
        <Attr Name="ImportTime" Val="1552575603"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/comparator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/comparator.vhd"/>
        <Attr Name="ImportTime" Val="1582056655"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/counter_rising.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/counter_rising.vhd"/>
        <Attr Name="ImportTime" Val="1548430387"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/d_latch.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/d_latch.vhd"/>
        <Attr Name="ImportTime" Val="1582056674"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/edge_pos.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/edge_pos.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/flash_prog.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/flash_prog.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/frequency_meter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/frequency_meter.vhd"/>
        <Attr Name="ImportTime" Val="1548430387"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ft600_fifo245_core.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ft600_fifo245_core.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ft600_fifo245_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1582056657"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/i2cmaster.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/i2cmaster.vhd"/>
        <Attr Name="ImportTime" Val="1582056641"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/init_clock_gen.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/init_clock_gen.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/security.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/security.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/spi32bit_master_write.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/spi93lc56_16bit.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/spi_timing_module.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/spi_timing_module.vhd"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_Framing.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_Framing.vhd"/>
        <Attr Name="ImportTime" Val="1582056673"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_Timer64.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_Timer64.vhd"/>
        <Attr Name="ImportTime" Val="1582056662"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_TriggerLogic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_TriggerLogic.vhd"/>
        <Attr Name="ImportTime" Val="1582056662"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_frameproc.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_frameproc.vhd"/>
        <Attr Name="ImportTime" Val="1582056674"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/top_NEWCitirocDesignforDT0WReadoutsoftware.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/top_NEWCitirocDesignforDT0WReadoutsoftware.vhd"/>
        <Attr Name="ImportTime" Val="1582056657"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_oscilloscope_sync.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_oscilloscope_sync.vhd"/>
        <Attr Name="ImportTime" Val="1582056651"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_soft_gd.vhd"/>
        <Attr Name="ImportTime" Val="1565024769"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0.xcix">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0.xcix"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0.xcix">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0.xcix"/>
        <Attr Name="ImportTime" Val="1548430386"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TOP_NEWCitirocDesignforDT0WReadoutsoftware"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/HDL/dt555w_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/dt555w_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1560617964"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
</GenRun>
