Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 14 00:36:58 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1453)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3463)
5. checking no_input_delay (7)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1453)
---------------------------
 There are 1336 register/latch pins with no clock driven by root clock pin: game/cd2/clk_d_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/b2b/num2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/sc/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: game/pg/sc/digit_select_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: game/vc/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3463)
---------------------------------------------------
 There are 3463 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.707       -9.309                     23                  800        0.080        0.000                      0                  800        4.500        0.000                       0                   398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.707       -9.309                     23                  800        0.080        0.000                      0                  800        4.500        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           23  Failing Endpoints,  Worst Slack       -0.707ns,  Total Violation       -9.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 1.572ns (15.141%)  route 8.811ns (84.859%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.656    15.462    game/pg/sl_n_30
    SLICE_X14Y28         FDRE                                         r  game/pg/rgb_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.438    14.779    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  game/pg/rgb_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.755    game/pg/rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 1.572ns (15.141%)  route 8.811ns (84.859%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.656    15.462    game/pg/sl_n_30
    SLICE_X14Y28         FDRE                                         r  game/pg/rgb_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.438    14.779    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  game/pg/rgb_reg[9]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X14Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.755    game/pg/rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.572ns (15.338%)  route 8.677ns (84.662%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.523    15.328    game/pg/sl_n_30
    SLICE_X15Y34         FDRE                                         r  game/pg/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.444    14.785    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  game/pg/rgb_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.725    game/pg/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 1.572ns (15.338%)  route 8.677ns (84.662%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.523    15.328    game/pg/sl_n_30
    SLICE_X15Y34         FDRE                                         r  game/pg/rgb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.444    14.785    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  game/pg/rgb_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.725    game/pg/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 1.696ns (16.348%)  route 8.679ns (83.652%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.662    14.760    game/pg/sl/Flop1/rgb_reg[3]
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  game/pg/sl/Flop1/rgb[2]_i_3/O
                         net (fo=2, routed)           0.446    15.329    game/pg/sl/Flop1/rgb[2]_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.453 r  game/pg/sl/Flop1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    15.453    game/pg/p_2_in__0[1]
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.031    14.956    game/pg/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[1]_rep_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.434ns  (logic 2.070ns (19.840%)  route 8.364ns (80.160%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.570     5.091    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  game/vc/v_count_reg_reg[1]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  game/vc/v_count_reg_reg[1]_rep_replica_1/Q
                         net (fo=44, routed)          0.918     6.465    game/vc/ADDRARDADDR[8]_repN_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.589 f  game/vc/rgb[11]_i_1657/O
                         net (fo=4, routed)           0.645     7.234    game/vc/rgb[11]_i_1657_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.358 f  game/vc/rgb[11]_i_881/O
                         net (fo=2, routed)           0.402     7.760    game/vc/rgb[11]_i_881_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  game/vc/rgb[11]_i_301/O
                         net (fo=36, routed)          1.130     9.015    game/vc/v_count_reg_reg[3]_4
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.150     9.165 r  game/vc/rgb[11]_i_1738/O
                         net (fo=2, routed)           0.454     9.619    game/pg/rgb[10]_i_14_1
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.348     9.967 r  game/pg/rgb[11]_i_933/O
                         net (fo=2, routed)           1.338    11.305    game/pg/gr7_3_on_reg[0]_1
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.124    11.429 r  game/pg/rgb[11]_i_735/O
                         net (fo=1, routed)           0.791    12.220    game/vc/rgb[11]_i_75_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124    12.344 r  game/vc/rgb[11]_i_242/O
                         net (fo=1, routed)           0.842    13.186    game/pg/rgb[11]_i_23_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.310 f  game/pg/rgb[11]_i_75/O
                         net (fo=1, routed)           0.906    14.216    game/pg/sl/Flop1/rgb[10]_i_3_3
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.340 f  game/pg/sl/Flop1/rgb[11]_i_23/O
                         net (fo=4, routed)           0.649    14.989    game/pg/sl/Flop1/rgb[11]_i_23_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.113 r  game/pg/sl/Flop1/rgb[11]_i_9/O
                         net (fo=1, routed)           0.288    15.401    game/pg/sl/Flop1/rgb[11]_i_9_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.525 r  game/pg/sl/Flop1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    15.525    game/pg/p_2_in__0[8]
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[8]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.029    15.048    game/pg/rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.572ns (15.483%)  route 8.581ns (84.517%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.427    15.232    game/pg/sl_n_30
    SLICE_X12Y31         FDRE                                         r  game/pg/rgb_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  game/pg/rgb_reg[11]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.757    game/pg/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.572ns (15.483%)  route 8.581ns (84.517%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.427    15.232    game/pg/sl_n_30
    SLICE_X12Y31         FDRE                                         r  game/pg/rgb_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  game/pg/rgb_reg[4]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.757    game/pg/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.572ns (15.559%)  route 8.532ns (84.441%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.377    15.183    game/pg/sl_n_30
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.720    game/pg/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 game/vc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/rgb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.572ns (15.559%)  route 8.532ns (84.441%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.558     5.079    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  game/vc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game/vc/v_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.081     6.616    game/vc/v_count_reg_reg[9]_1[0]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.740 f  game/vc/rgb[11]_i_45/O
                         net (fo=3, routed)           0.749     7.490    game/vc/rgb[11]_i_45_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.614 r  game/vc/rgb[11]_i_13/O
                         net (fo=45, routed)          1.396     9.009    game/vc/v_count_reg_reg[4]_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  game/vc/rgb[11]_i_1736/O
                         net (fo=2, routed)           0.696     9.829    game/pg/rgb[11]_i_569_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  game/pg/rgb[11]_i_1384/O
                         net (fo=1, routed)           0.764    10.718    game/pg/rgb[11]_i_1384_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.842 r  game/pg/rgb[11]_i_569/O
                         net (fo=1, routed)           0.778    11.619    game/pg/rgb[11]_i_569_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.743 r  game/pg/rgb[11]_i_137/O
                         net (fo=1, routed)           1.236    12.979    game/pg/rgb[11]_i_137_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.103 r  game/pg/rgb[11]_i_34/O
                         net (fo=2, routed)           0.870    13.973    game/pg/rgb[11]_i_34_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.097 r  game/pg/rgb[11]_i_11/O
                         net (fo=7, routed)           0.584    14.681    game/pg/sl/Flop2/rgb_reg[5]_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.805 r  game/pg/sl/Flop2/rgb[11]_i_2_comp/O
                         net (fo=12, routed)          0.377    15.183    game/pg/sl_n_30
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    game/pg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  game/pg/rgb_reg[2]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.720    game/pg/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_0_8/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.532%)  route 0.434ns (75.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.565     1.448    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  game/vc/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  game/vc/v_count_reg_reg[7]_rep/Q
                         net (fo=19, routed)          0.434     2.023    game/pg/draw/ADDRARDADDR[3]
    RAMB36_X0Y10         RAMB36E1                                     r  game/pg/draw/address_reg_0_8/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.876     2.004    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  game/pg/draw/address_reg_0_8/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.943    game/pg/draw/address_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 game/pg/b2h4/hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/test6/rom1/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.415%)  route 0.226ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.558     1.441    game/pg/b2h4/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  game/pg/b2h4/hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  game/pg/b2h4/hex_reg[3]/Q
                         net (fo=1, routed)           0.226     1.808    game/pg/test6/rom1/ADDRARDADDR[7]
    RAMB18_X0Y8          RAMB18E1                                     r  game/pg/test6/rom1/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.863     1.991    game/pg/test6/rom1/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  game/pg/test6/rom1/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.696    game/pg/test6/rom1/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[5]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_0_10/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.939%)  route 0.221ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.558     1.441    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  game/vc/v_count_reg_reg[5]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game/vc/v_count_reg_reg[5]_replica_7/Q
                         net (fo=2, routed)           0.221     1.803    game/pg/draw/v_count_reg_reg[9]_1[4]_repN_7_alias
    RAMB36_X1Y6          RAMB36E1                                     r  game/pg/draw/address_reg_0_10/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.871     1.999    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  game/pg/draw/address_reg_0_10/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.684    game/pg/draw/address_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_0_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.868%)  route 0.222ns (61.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.565     1.448    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  game/vc/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  game/vc/v_count_reg_reg[7]_rep/Q
                         net (fo=19, routed)          0.222     1.811    game/pg/draw/ADDRARDADDR[3]
    RAMB36_X0Y8          RAMB36E1                                     r  game/pg/draw/address_reg_0_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.878     2.006    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  game/pg/draw/address_reg_0_5/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.691    game/pg/draw/address_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[1]_rep_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.562     1.445    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y15         FDCE                                         r  game/vc/v_count_reg_reg[1]_rep_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game/vc/v_count_reg_reg[1]_rep_replica_3/Q
                         net (fo=2, routed)           0.219     1.805    game/pg/draw/ADDRARDADDR[8]_repN_3_alias
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.869     1.997    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.682    game/pg/draw/address_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[8]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.944%)  route 0.221ns (61.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.562     1.445    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y15         FDCE                                         r  game/vc/v_count_reg_reg[8]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game/vc/v_count_reg_reg[8]_replica_5/Q
                         net (fo=5, routed)           0.221     1.807    game/pg/draw/v_count_reg_reg[9]_1[7]_repN_5_alias
    RAMB36_X1Y2          RAMB36E1                                     r  game/pg/draw/address_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.873     2.001    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  game/pg/draw/address_reg_0_0/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.683    game/pg/draw/address_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game/pg/b2h5/hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/test6/rom1/addr_reg_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.972%)  route 0.240ns (63.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    game/pg/b2h5/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  game/pg/b2h5/hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  game/pg/b2h5/hex_reg[3]/Q
                         net (fo=1, routed)           0.240     1.823    game/pg/test6/rom1/Q[3]
    RAMB18_X0Y8          RAMB18E1                                     r  game/pg/test6/rom1/addr_reg_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.866     1.994    game/pg/test6/rom1/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  game/pg/test6/rom1/addr_reg_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.699    game/pg/test6/rom1/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[5]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.941%)  route 0.221ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.562     1.445    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y15         FDCE                                         r  game/vc/v_count_reg_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game/vc/v_count_reg_reg[5]_replica_6/Q
                         net (fo=4, routed)           0.221     1.807    game/pg/draw/v_count_reg_reg[9]_1[4]_repN_6_alias
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.869     1.997    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.682    game/pg/draw/address_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Vrx1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  Vrx1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Vrx1_reg[3]/Q
                         net (fo=3, routed)           0.076     1.660    Vrx1[3]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.705 r  left_i_1/O
                         net (fo=1, routed)           0.000     1.705    left_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.827     1.955    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  left_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.121     1.577    left_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game/vc/v_count_reg_reg[6]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/pg/draw/address_reg_1_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.562     1.445    game/vc/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y15         FDCE                                         r  game/vc/v_count_reg_reg[6]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game/vc/v_count_reg_reg[6]_replica_4/Q
                         net (fo=5, routed)           0.224     1.810    game/pg/draw/v_count_reg_reg[9]_1[5]_repN_4_alias
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.869     1.997    game/pg/draw/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  game/pg/draw/address_reg_1_0/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.682    game/pg/draw/address_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XLXI_7/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   game/pg/draw/address_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   game/pg/draw/address_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  game/pg/draw/address_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   game/pg/draw/address_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   game/pg/draw/address_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   game/pg/draw/address_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   game/pg/draw/address_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   game/pg/draw/address_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   game/pg/draw/address_reg_1_3/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  game/vc/v_count_reg_reg[1]_rep_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  game/vc/v_count_reg_reg[2]_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  game/vc/v_count_reg_reg[3]_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  game/vc/v_count_reg_reg[4]_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14   game/vc/v_count_reg_reg[4]_replica_5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  game/vc/v_count_reg_reg[6]_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14   game/vc/v_count_reg_reg[6]_replica_5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38  game/vc/v_count_reg_reg[7]_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  game/vc/h_count_reg_reg[4]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38  game/vc/h_count_reg_reg[2]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81  Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y81  Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  LED_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y75   game/pg/sq1_y_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y68   game/pg/sq1_y_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y67   game/pg/sq1_y_reg_reg[4]/C



