module led (
    input clk,  // æ—¶é’Ÿä¿¡å·
    input rst,  // å¤ä½ä¿¡å·
    input fpga_rst,  // å¤ä½ä¿¡å·
    input upg_rst,  // å¤ä½ä¿¡å·
    input [31:0]pc,
    input [2:0]led_control,
    input [23:0] ledwdata,  //  å†™åˆ°LEDæ¨¡å—çš„æ•°æ®ï¼Œæ³¨æ„æ•°æ®çº¿åªï¿????16ï¿????
    output  [7:0] ledout_w,  //  å‘æ¿å­ä¸Šè¾“å‡ºï¿????24ä½LEDä¿¡å·
    output reg [15:0] ledout  //  å‘æ¿å­ä¸Šè¾“å‡ºï¿????24ä½LEDä¿¡å·
);

    int i=0;
    assign ledout_w={fpga_rst,upg_rst,rst,clk,pc[5:2]};
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            ledout <= 24'h000000;
        end else if (led_control==3'b100) begin
            ledout[15:0] <= ledwdata;
        end else if (led_control==3'b101) begin
            ledout[15:8] <= ledwdata[7:0];
        end else if (led_control==3'b110) begin
            ledout[7:0] <= ledwdata[7:0];
        end else if (led_control==3'b111) begin
            for(i=0;i<=11;i=i+1)begin
                ledout[i] <= ledwdata[11-i];
            end
        end else begin
            ledout <= ledout;
        end
    end
endmodule
