0.7
2020.2
May  7 2023
15:24:31
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.gen/sources_1/ip/pll_clock/pll_clock.v,1696075363,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART.v,,pll_clock,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.gen/sources_1/ip/pll_clock/pll_clock_clk_wiz.v,1696075363,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.gen/sources_1/ip/pll_clock/pll_clock.v,,pll_clock_clk_wiz,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/Top_tb.v,1697357259,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_TX_tb.v,,Top_tb,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_TX_tb.v,1695657949,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_tb.v,,UART_TX_tb,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_tb.v,1696073751,verilog,,,,UART_tb,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Led_Task.v,1697347558,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/Top_tb.v,,Led_Task,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Top.v,1697200546,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Led_Task.v,,Top,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART.v,1697350412,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART_RX.v,,UART,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART_RX.v,1697357463,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART_TX.v,,UART_RX,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/UART_TX.v,1697351204,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Uart_TaskCtrl.v,,UART_TX,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Uart_TaskCtrl.v,1697212471,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sources_1/new/Top.v,,Uart_TaskCtrl,,,../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
