

================================================================
== Vitis HLS Report for 'conv2d_6to16_layer'
================================================================
* Date:           Mon Apr  7 00:43:01 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1249601|  1249601| 15.745 ms | 15.745 ms |  1249601|  1249601|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3   |  1249600|  1249600|       781|          -|          -|  1600|    no    |
        | + VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6  |      765|      765|        21|          5|          1|   150|    yes   |
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    928|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        8|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    333|    -|
|Register         |        -|    -|     604|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    6|     984|   2012|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|   ~0   |      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U80  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U82     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U81   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  711|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_4ns_10s_14_4_1_U83  |mac_muladd_10ns_4ns_10s_14_4_1  | i0 * i1 + i2 |
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv2_biases_U   |conv2d_6to16_layer_conv2_biases   |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv2_weights_U  |conv2d_6to16_layer_conv2_weights  |        8|   0|   0|    0|  2400|   32|     1|        76800|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                  |        8|  32|   8|    0|  2416|   64|     2|        77312|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_849_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln100_2_fu_854_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln100_3_fu_496_p2              |     +    |   0|  0|  17|          13|          13|
    |add_ln100_fu_377_p2                |     +    |   0|  0|  17|          13|          13|
    |add_ln83_1_fu_389_p2               |     +    |   0|  0|  13|          11|           1|
    |add_ln83_fu_395_p2                 |     +    |   0|  0|  15|           1|           5|
    |add_ln84_1_fu_884_p2               |     +    |   0|  0|  15|           1|           8|
    |add_ln84_fu_457_p2                 |     +    |   0|  0|  13|           1|           4|
    |add_ln85_fu_879_p2                 |     +    |   0|  0|  13|           1|           4|
    |add_ln89_1_fu_771_p2               |     +    |   0|  0|  64|          64|          64|
    |add_ln89_2_fu_537_p2               |     +    |   0|  0|  15|           8|           1|
    |add_ln89_fu_632_p2                 |     +    |   0|  0|  12|           1|           3|
    |add_ln90_1_fu_609_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln90_fu_582_p2                 |     +    |   0|  0|  12|           1|           3|
    |add_ln91_fu_805_p2                 |     +    |   0|  0|  12|           1|           3|
    |add_ln92_2_fu_779_p2               |     +    |   0|  0|  64|          64|          64|
    |add_ln92_fu_721_p2                 |     +    |   0|  0|  13|           4|           4|
    |add_ln93_1_fu_668_p2               |     +    |   0|  0|  64|          63|          63|
    |add_ln93_2_fu_712_p2               |     +    |   0|  0|  15|           8|           8|
    |add_ln93_3_fu_823_p2               |     +    |   0|  0|  12|          12|          12|
    |add_ln93_fu_659_p2                 |     +    |   0|  0|  64|          63|          63|
    |empty_fu_526_p2                    |     +    |   0|  0|  13|           4|           4|
    |p_mid1_fu_592_p2                   |     +    |   0|  0|  13|           4|           4|
    |sub_ln92_fu_750_p2                 |     -    |   0|  0|  14|          10|          10|
    |sub_ln93_fu_698_p2                 |     -    |   0|  0|  67|          60|          60|
    |and_ln100_fu_932_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln83_fu_451_p2                 |    and   |   0|  0|   2|           1|           1|
    |and_ln89_fu_576_p2                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter2  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state8_io                 |    and   |   0|  0|   2|           1|           1|
    |icmp_ln100_1_fu_920_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln100_fu_914_p2               |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln83_fu_383_p2                |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln84_fu_401_p2                |   icmp   |   0|  0|  11|           8|           7|
    |icmp_ln85_fu_445_p2                |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln89_fu_531_p2                |   icmp   |   0|  0|  11|           8|           8|
    |icmp_ln90_fu_543_p2                |   icmp   |   0|  0|  11|           6|           5|
    |icmp_ln91_fu_570_p2                |   icmp   |   0|  0|   9|           3|           3|
    |or_ln100_fu_926_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln84_fu_463_p2                  |    or    |   0|  0|   2|           1|           1|
    |or_ln90_fu_615_p2                  |    or    |   0|  0|   2|           1|           1|
    |select_ln100_fu_938_p3             |  select  |   0|  0|  32|           1|          32|
    |select_ln83_2_fu_407_p3            |  select  |   0|  0|   5|           1|           5|
    |select_ln83_3_fu_434_p3            |  select  |   0|  0|  13|           1|           1|
    |select_ln83_fu_424_p3              |  select  |   0|  0|   4|           1|           1|
    |select_ln84_1_fu_502_p3            |  select  |   0|  0|  13|           1|          13|
    |select_ln84_2_fu_514_p3            |  select  |   0|  0|   4|           1|           4|
    |select_ln84_3_fu_890_p3            |  select  |   0|  0|   8|           1|           1|
    |select_ln84_fu_468_p3              |  select  |   0|  0|   4|           1|           1|
    |select_ln89_1_fu_638_p3            |  select  |   0|  0|   3|           1|           3|
    |select_ln89_2_fu_557_p3            |  select  |   0|  0|   4|           1|           4|
    |select_ln89_fu_549_p3              |  select  |   0|  0|   3|           1|           1|
    |select_ln90_1_fu_627_p3            |  select  |   0|  0|   3|           1|           3|
    |select_ln90_2_fu_597_p3            |  select  |   0|  0|   4|           1|           4|
    |select_ln90_3_fu_810_p3            |  select  |   0|  0|   6|           1|           1|
    |select_ln90_fu_619_p3              |  select  |   0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |xor_ln83_fu_440_p2                 |    xor   |   0|  0|   2|           1|           2|
    |xor_ln89_fu_564_p2                 |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 928|         636|         679|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  105|         22|    1|         22|
    |ap_enable_reg_pp0_iter4                    |    9|          2|    1|          2|
    |ap_phi_mux_ic_phi_fu_289_p4                |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten26_phi_fu_278_p4  |    9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_301_p4    |    9|          2|    6|         12|
    |ap_phi_mux_ki_phi_fu_312_p4                |    9|          2|    3|          6|
    |ap_phi_mux_kj_phi_fu_323_p4                |    9|          2|    3|          6|
    |gmem_blk_n_AR                              |    9|          2|    1|          2|
    |gmem_blk_n_AW                              |    9|          2|    1|          2|
    |gmem_blk_n_B                               |    9|          2|    1|          2|
    |gmem_blk_n_R                               |    9|          2|    1|          2|
    |gmem_blk_n_W                               |    9|          2|    1|          2|
    |grp_fu_343_p0                              |   15|          3|   32|         96|
    |grp_fu_343_p1                              |   15|          3|   32|         96|
    |i_reg_250                                  |    9|          2|    4|          8|
    |ic_reg_285                                 |    9|          2|    3|          6|
    |indvar_flatten26_reg_274                   |    9|          2|    8|         16|
    |indvar_flatten33_reg_238                   |    9|          2|    8|         16|
    |indvar_flatten60_reg_216                   |    9|          2|   11|         22|
    |indvar_flatten_reg_297                     |    9|          2|    6|         12|
    |j_reg_262                                  |    9|          2|    4|          8|
    |ki_reg_308                                 |    9|          2|    3|          6|
    |kj_reg_319                                 |    9|          2|    3|          6|
    |oc_reg_227                                 |    9|          2|    5|         10|
    |sum_4_reg_331                              |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  333|         72|  181|        446|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln100_reg_965              |   6|   0|   13|          7|
    |add_ln83_1_reg_973             |  11|   0|   11|          0|
    |add_ln85_reg_1157              |   4|   0|    4|          0|
    |add_ln89_2_reg_1037            |   8|   0|    8|          0|
    |add_ln90_1_reg_1070            |   6|   0|    6|          0|
    |add_ln90_reg_1060              |   3|   0|    3|          0|
    |add_ln91_reg_1111              |   3|   0|    3|          0|
    |add_ln93_2_reg_1095            |   8|   0|    8|          0|
    |and_ln89_reg_1054              |   1|   0|    1|          0|
    |ap_CS_fsm                      |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |conv2_biases_load_reg_1008     |  32|   0|   32|          0|
    |gmem_addr_12_read_reg_1131     |  32|   0|   32|          0|
    |gmem_addr_12_reg_1105          |  64|   0|   64|          0|
    |gmem_addr_reg_1151             |  64|   0|   64|          0|
    |i_reg_250                      |   4|   0|    4|          0|
    |ic_reg_285                     |   3|   0|    3|          0|
    |icmp_ln84_reg_978              |   1|   0|    1|          0|
    |icmp_ln89_reg_1033             |   1|   0|    1|          0|
    |icmp_ln90_reg_1042             |   1|   0|    1|          0|
    |indvar_flatten26_reg_274       |   8|   0|    8|          0|
    |indvar_flatten33_reg_238       |   8|   0|    8|          0|
    |indvar_flatten60_reg_216       |  11|   0|   11|          0|
    |indvar_flatten_reg_297         |   6|   0|    6|          0|
    |j_reg_262                      |   4|   0|    4|          0|
    |ki_reg_308                     |   3|   0|    3|          0|
    |kj_reg_319                     |   3|   0|    3|          0|
    |mul_reg_1141                   |  32|   0|   32|          0|
    |oc_reg_227                     |   5|   0|    5|          0|
    |select_ln100_reg_1173          |  32|   0|   32|          0|
    |select_ln83_1_v_cast_reg_1003  |   5|   0|   12|          7|
    |select_ln83_2_reg_987          |   5|   0|    5|          0|
    |select_ln84_2_reg_1025         |   4|   0|    4|          0|
    |select_ln84_3_reg_1162         |   8|   0|    8|          0|
    |select_ln84_reg_1013           |   4|   0|    4|          0|
    |select_ln89_1_reg_1089         |   3|   0|    3|          0|
    |select_ln89_reg_1049           |   3|   0|    3|          0|
    |select_ln90_1_reg_1082         |   3|   0|    3|          0|
    |select_ln90_3_reg_1116         |   6|   0|    6|          0|
    |select_ln90_reg_1075           |   3|   0|    3|          0|
    |sum_4_reg_331                  |  32|   0|   32|          0|
    |sum_reg_1167                   |  32|   0|   32|          0|
    |trunc_ln83_reg_998             |   4|   0|    4|          0|
    |weight_reg_1126                |  32|   0|   32|          0|
    |zext_ln84_reg_1020             |   6|   0|   64|         58|
    |icmp_ln89_reg_1033             |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 604|  32|  613|         72|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | conv2d_6to16_layer | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |        gmem        |    pointer   |
|input_r              |  in |   64|   ap_none  |       input_r      |    scalar    |
|output_r             |  in |   64|   ap_none  |      output_r      |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 25 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:83]   --->   Operation 39 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:83]   --->   Operation 40 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%br_ln83 = br void" [lenet_proj/lenet_support.cpp:83]   --->   Operation 41 'br' 'br_ln83' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i11, void, i11 %add_ln83_1, void %bb37" [lenet_proj/lenet_support.cpp:83]   --->   Operation 42 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%oc = phi i5, void, i5 %select_ln83_2, void %bb37" [lenet_proj/lenet_support.cpp:83]   --->   Operation 43 'phi' 'oc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i8, void, i8 %select_ln84_3, void %bb37" [lenet_proj/lenet_support.cpp:84]   --->   Operation 44 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %select_ln84_2, void %bb37" [lenet_proj/lenet_support.cpp:84]   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i4, void, i4 %add_ln85, void %bb37" [lenet_proj/lenet_support.cpp:85]   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln100_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %i, i9" [lenet_proj/lenet_support.cpp:100]   --->   Operation 47 'bitconcatenate' 'shl_ln100_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln100_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i, i7" [lenet_proj/lenet_support.cpp:100]   --->   Operation 48 'bitconcatenate' 'shl_ln100_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i11 %shl_ln100_2" [lenet_proj/lenet_support.cpp:85]   --->   Operation 49 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln100 = add i13 %zext_ln85, i13 %shl_ln100_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 50 'add' 'add_ln100' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln83 = icmp_eq  i11 %indvar_flatten60, i11" [lenet_proj/lenet_support.cpp:83]   --->   Operation 51 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln83_1 = add i11 %indvar_flatten60, i11" [lenet_proj/lenet_support.cpp:83]   --->   Operation 52 'add' 'add_ln83_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %bb36, void" [lenet_proj/lenet_support.cpp:83]   --->   Operation 53 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln83 = add i5, i5 %oc" [lenet_proj/lenet_support.cpp:83]   --->   Operation 54 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln84 = icmp_eq  i8 %indvar_flatten33, i8" [lenet_proj/lenet_support.cpp:84]   --->   Operation 55 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.21ns)   --->   "%select_ln83_2 = select i1 %icmp_ln84, i5 %add_ln83, i5 %oc" [lenet_proj/lenet_support.cpp:83]   --->   Operation 56 'select' 'select_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 57 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64, i64 %zext_ln83" [lenet_proj/lenet_support.cpp:83]   --->   Operation 58 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%conv2_biases_load = load i4 %conv2_biases_addr" [lenet_proj/lenet_support.cpp:83]   --->   Operation 59 'load' 'conv2_biases_load' <Predicate = (!icmp_ln83)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 60 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [lenet_proj/lenet_support.cpp:104]   --->   Operation 61 'ret' 'ret_ln104' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.13>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 63 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.02ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i4, i4 %i" [lenet_proj/lenet_support.cpp:83]   --->   Operation 64 'select' 'select_ln83' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln83_1_v_cast = zext i5 %select_ln83_2" [lenet_proj/lenet_support.cpp:83]   --->   Operation 65 'zext' 'select_ln83_1_v_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%conv2_biases_load = load i4 %conv2_biases_addr" [lenet_proj/lenet_support.cpp:83]   --->   Operation 66 'load' 'conv2_biases_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%select_ln83_3 = select i1 %icmp_ln84, i13, i13 %add_ln100" [lenet_proj/lenet_support.cpp:83]   --->   Operation 67 'select' 'select_ln83_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln84, i1" [lenet_proj/lenet_support.cpp:83]   --->   Operation 68 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln85 = icmp_eq  i4 %j, i4" [lenet_proj/lenet_support.cpp:85]   --->   Operation 69 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln85, i1 %xor_ln83" [lenet_proj/lenet_support.cpp:83]   --->   Operation 70 'and' 'and_ln83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln84 = add i4, i4 %select_ln83" [lenet_proj/lenet_support.cpp:84]   --->   Operation 71 'add' 'add_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%or_ln84 = or i1 %and_ln83, i1 %icmp_ln84" [lenet_proj/lenet_support.cpp:84]   --->   Operation 73 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %or_ln84, i4, i4 %j" [lenet_proj/lenet_support.cpp:84]   --->   Operation 74 'select' 'select_ln84' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln100_1_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %add_ln84, i9" [lenet_proj/lenet_support.cpp:100]   --->   Operation 75 'bitconcatenate' 'shl_ln100_1_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln100_2_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %add_ln84, i7" [lenet_proj/lenet_support.cpp:100]   --->   Operation 76 'bitconcatenate' 'shl_ln100_2_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i11 %shl_ln100_2_mid1" [lenet_proj/lenet_support.cpp:85]   --->   Operation 77 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.67ns)   --->   "%add_ln100_3 = add i13 %shl_ln100_1_mid1, i13 %zext_ln85_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 78 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %and_ln83, i13 %add_ln100_3, i13 %select_ln83_3" [lenet_proj/lenet_support.cpp:84]   --->   Operation 79 'select' 'select_ln84_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i13 %select_ln84_1" [lenet_proj/lenet_support.cpp:84]   --->   Operation 80 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.02ns)   --->   "%select_ln84_2 = select i1 %and_ln83, i4 %add_ln84, i4 %select_ln83" [lenet_proj/lenet_support.cpp:84]   --->   Operation 81 'select' 'select_ln84_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [lenet_proj/lenet_support.cpp:87]   --->   Operation 82 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.76ns)   --->   "%br_ln89 = br void %bb" [lenet_proj/lenet_support.cpp:89]   --->   Operation 83 'br' 'br_ln89' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.86>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i8, void %bb36, i8 %add_ln89_2, void %.split3" [lenet_proj/lenet_support.cpp:89]   --->   Operation 84 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ic = phi i3, void %bb36, i3 %select_ln89_1, void %.split3" [lenet_proj/lenet_support.cpp:89]   --->   Operation 85 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6, void %bb36, i6 %select_ln90_3, void %.split3" [lenet_proj/lenet_support.cpp:90]   --->   Operation 86 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ki = phi i3, void %bb36, i3 %select_ln90_1, void %.split3" [lenet_proj/lenet_support.cpp:90]   --->   Operation 87 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%kj = phi i3, void %bb36, i3 %add_ln91, void %.split3" [lenet_proj/lenet_support.cpp:91]   --->   Operation 88 'phi' 'kj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sum_4 = phi i32, void %bb36, i32 %sum_3, void %.split3"   --->   Operation 89 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i3 %ki" [lenet_proj/lenet_support.cpp:90]   --->   Operation 90 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%empty = add i4 %zext_ln90, i4 %select_ln84_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 91 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln89 = icmp_eq  i8 %indvar_flatten26, i8" [lenet_proj/lenet_support.cpp:89]   --->   Operation 93 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.91ns)   --->   "%add_ln89_2 = add i8 %indvar_flatten26, i8" [lenet_proj/lenet_support.cpp:89]   --->   Operation 94 'add' 'add_ln89_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split3, void %bb37" [lenet_proj/lenet_support.cpp:89]   --->   Operation 95 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.42ns)   --->   "%icmp_ln90 = icmp_eq  i6 %indvar_flatten, i6" [lenet_proj/lenet_support.cpp:90]   --->   Operation 96 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.98ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i3, i3 %ki" [lenet_proj/lenet_support.cpp:89]   --->   Operation 97 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_2)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i4 %select_ln84_2, i4 %empty" [lenet_proj/lenet_support.cpp:89]   --->   Operation 98 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln90, i1" [lenet_proj/lenet_support.cpp:89]   --->   Operation 99 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %kj, i3" [lenet_proj/lenet_support.cpp:91]   --->   Operation 100 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %icmp_ln91, i1 %xor_ln89" [lenet_proj/lenet_support.cpp:89]   --->   Operation 101 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.65ns)   --->   "%add_ln90 = add i3, i3 %select_ln89" [lenet_proj/lenet_support.cpp:90]   --->   Operation 102 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i3 %add_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 103 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.73ns)   --->   "%p_mid1 = add i4 %zext_ln90_1, i4 %select_ln84_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 104 'add' 'p_mid1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln90_2 = select i1 %and_ln89, i4 %p_mid1, i4 %select_ln89_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 105 'select' 'select_ln90_2' <Predicate = (!icmp_ln89)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %select_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 106 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 107 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln90_1 = add i6, i6 %indvar_flatten" [lenet_proj/lenet_support.cpp:90]   --->   Operation 108 'add' 'add_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln90)   --->   "%or_ln90 = or i1 %and_ln89, i1 %icmp_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 109 'or' 'or_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln90 = select i1 %or_ln90, i3, i3 %kj" [lenet_proj/lenet_support.cpp:90]   --->   Operation 110 'select' 'select_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.98ns)   --->   "%select_ln90_1 = select i1 %and_ln89, i3 %add_ln90, i3 %select_ln89" [lenet_proj/lenet_support.cpp:90]   --->   Operation 111 'select' 'select_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 112 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.82>
ST_6 : Operation 113 [1/1] (1.65ns)   --->   "%add_ln89 = add i3, i3 %ic" [lenet_proj/lenet_support.cpp:89]   --->   Operation 113 'add' 'add_ln89' <Predicate = (!icmp_ln89 & icmp_ln90)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.98ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i3 %add_ln89, i3 %ic" [lenet_proj/lenet_support.cpp:89]   --->   Operation 114 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %select_ln90_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 115 'zext' 'zext_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln90_1, i2" [lenet_proj/lenet_support.cpp:93]   --->   Operation 116 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i5 %tmp" [lenet_proj/lenet_support.cpp:93]   --->   Operation 117 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93 = add i63 %zext_ln93_1, i63 %zext_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 118 'add' 'add_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%mul_ln90 = mul i13, i13 %zext_ln90_2" [lenet_proj/lenet_support.cpp:90]   --->   Operation 119 'mul' 'mul_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node add_ln92_1)   --->   "%zext_ln90_3 = zext i13 %mul_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 120 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i3 %select_ln90" [lenet_proj/lenet_support.cpp:93]   --->   Operation 121 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln93_1 = add i63 %zext_ln93_2, i63 %add_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 122 'add' 'add_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i63 %add_ln93_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 123 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i57.i3, i57 %trunc_ln93, i3" [lenet_proj/lenet_support.cpp:93]   --->   Operation 124 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i63 %add_ln93_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 125 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i59.i1, i59 %trunc_ln93_1, i1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 126 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (3.41ns)   --->   "%sub_ln93 = sub i60 %p_shl_cast, i60 %p_shl2_cast" [lenet_proj/lenet_support.cpp:93]   --->   Operation 127 'sub' 'sub_ln93' <Predicate = (!icmp_ln89)> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i60 %sub_ln93" [lenet_proj/lenet_support.cpp:93]   --->   Operation 128 'trunc' 'trunc_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i3 %select_ln89_1" [lenet_proj/lenet_support.cpp:93]   --->   Operation 129 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln93_2 = add i8 %zext_ln93_3, i8 %trunc_ln93_2" [lenet_proj/lenet_support.cpp:93]   --->   Operation 130 'add' 'add_ln93_2' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%kj_cast = zext i3 %select_ln90" [lenet_proj/lenet_support.cpp:90]   --->   Operation 131 'zext' 'kj_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln92 = add i4 %select_ln84, i4 %kj_cast" [lenet_proj/lenet_support.cpp:92]   --->   Operation 132 'add' 'add_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln92_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln92, i5" [lenet_proj/lenet_support.cpp:92]   --->   Operation 133 'bitconcatenate' 'shl_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i9 %shl_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 134 'zext' 'zext_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln92_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln92, i3" [lenet_proj/lenet_support.cpp:92]   --->   Operation 135 'bitconcatenate' 'shl_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i7 %shl_ln92_2" [lenet_proj/lenet_support.cpp:92]   --->   Operation 136 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.82ns)   --->   "%sub_ln92 = sub i10 %zext_ln92, i10 %zext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 137 'sub' 'sub_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i10 %sub_ln92" [lenet_proj/lenet_support.cpp:92]   --->   Operation 138 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln92_1 = add i14 %zext_ln90_3, i14 %sext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 139 'add' 'add_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.40>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%add_ln92_1_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln89_1, i2" [lenet_proj/lenet_support.cpp:89]   --->   Operation 140 'bitconcatenate' 'add_ln92_1_mid2_v_v' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %add_ln92_1_mid2_v_v" [lenet_proj/lenet_support.cpp:89]   --->   Operation 141 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %input_read, i64 %zext_ln89" [lenet_proj/lenet_support.cpp:89]   --->   Operation 142 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln92_1 = add i14 %zext_ln90_3, i14 %sext_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 143 'add' 'add_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i14 %add_ln92_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 144 'sext' 'sext_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln92_2 = add i64 %sext_ln92_2, i64 %add_ln89_1" [lenet_proj/lenet_support.cpp:92]   --->   Operation 145 'add' 'add_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln92_2, i32, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 146 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i62 %trunc_ln5" [lenet_proj/lenet_support.cpp:92]   --->   Operation 147 'sext' 'sext_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln92" [lenet_proj/lenet_support.cpp:92]   --->   Operation 148 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 149 [7/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [1/1] (1.65ns)   --->   "%add_ln91 = add i3, i3 %select_ln90" [lenet_proj/lenet_support.cpp:91]   --->   Operation 150 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln90_3 = select i1 %icmp_ln90, i6, i6 %add_ln90_1" [lenet_proj/lenet_support.cpp:90]   --->   Operation 151 'select' 'select_ln90_3' <Predicate = (!icmp_ln89)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 152 [6/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 153 [5/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln93_2, i4" [lenet_proj/lenet_support.cpp:93]   --->   Operation 154 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.54ns)   --->   "%add_ln93_3 = add i12 %select_ln83_1_v_cast, i12 %tmp_130_cast" [lenet_proj/lenet_support.cpp:93]   --->   Operation 155 'add' 'add_ln93_3' <Predicate = (!icmp_ln89)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i12 %add_ln93_3" [lenet_proj/lenet_support.cpp:93]   --->   Operation 156 'zext' 'zext_ln93_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64, i64 %zext_ln93_4" [lenet_proj/lenet_support.cpp:93]   --->   Operation 157 'getelementptr' 'conv2_weights_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 158 [4/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [2/2] (3.25ns)   --->   "%weight = load i12 %conv2_weights_addr" [lenet_proj/lenet_support.cpp:93]   --->   Operation 159 'load' 'weight' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 160 [3/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [1/2] (3.25ns)   --->   "%weight = load i12 %conv2_weights_addr" [lenet_proj/lenet_support.cpp:93]   --->   Operation 161 'load' 'weight' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 162 [2/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 163 [1/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32" [lenet_proj/lenet_support.cpp:92]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 164 [1/1] (9.19ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_12, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:92]   --->   Operation 164 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln89)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%pixel = bitcast i32 %gmem_addr_12_read" [lenet_proj/lenet_support.cpp:92]   --->   Operation 165 'bitcast' 'pixel' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 166 [4/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 166 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 167 [3/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 167 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 168 [2/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 169 [1/4] (5.70ns)   --->   "%mul = fmul i32 %pixel, i32 %weight" [lenet_proj/lenet_support.cpp:94]   --->   Operation 169 'fmul' 'mul' <Predicate = (!icmp_ln89)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 170 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_4, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 170 'fadd' 'sum_3' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 171 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_4, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 171 'fadd' 'sum_3' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 172 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_4, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 172 'fadd' 'sum_3' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 173 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_4, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 173 'fadd' 'sum_3' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 175 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lenet_proj/lenet_support.cpp:87]   --->   Operation 179 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 180 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_4, i32 %mul" [lenet_proj/lenet_support.cpp:94]   --->   Operation 180 'fadd' 'sum_3' <Predicate = (!icmp_ln89)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 7.25>
ST_25 : Operation 182 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 182 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln84, i4 %trunc_ln83, i2" [lenet_proj/lenet_support.cpp:100]   --->   Operation 183 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i10 %tmp4" [lenet_proj/lenet_support.cpp:100]   --->   Operation 184 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %output_read, i64 %zext_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 185 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 186 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i64 %zext_ln84, i64 %add_ln100_1" [lenet_proj/lenet_support.cpp:100]   --->   Operation 186 'add' 'add_ln100_2' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100_2, i32, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 187 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:100]   --->   Operation 188 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 189 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln85 = add i4, i4 %select_ln84" [lenet_proj/lenet_support.cpp:85]   --->   Operation 190 'add' 'add_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (1.91ns)   --->   "%add_ln84_1 = add i8, i8 %indvar_flatten33" [lenet_proj/lenet_support.cpp:84]   --->   Operation 191 'add' 'add_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (1.24ns)   --->   "%select_ln84_3 = select i1 %icmp_ln84, i8, i8 %add_ln84_1" [lenet_proj/lenet_support.cpp:84]   --->   Operation 192 'select' 'select_ln84_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 5> <Delay = 9.19>
ST_26 : Operation 193 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 193 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (9.19ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 194 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 6> <Delay = 7.25>
ST_27 : Operation 195 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 195 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 7> <Delay = 7.25>
ST_28 : Operation 196 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 196 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 8> <Delay = 7.25>
ST_29 : Operation 197 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %conv2_biases_load" [lenet_proj/lenet_support.cpp:99]   --->   Operation 197 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 9> <Delay = 5.43>
ST_30 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 198 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 6.40>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %sum" [lenet_proj/lenet_support.cpp:100]   --->   Operation 199 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln100, i32, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 200 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %bitcast_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 201 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln100 = icmp_ne  i8 %tmp_s, i8" [lenet_proj/lenet_support.cpp:100]   --->   Operation 202 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln100_1 = icmp_eq  i23 %trunc_ln100, i23" [lenet_proj/lenet_support.cpp:100]   --->   Operation 203 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln100)   --->   "%or_ln100 = or i1 %icmp_ln100_1, i1 %icmp_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 204 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp_ogt  i32 %sum, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 205 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln100)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_46" [lenet_proj/lenet_support.cpp:100]   --->   Operation 206 'and' 'and_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln100 = select i1 %and_ln100, i32 %bitcast_ln100, i32" [lenet_proj/lenet_support.cpp:100]   --->   Operation 207 'select' 'select_ln100' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 11> <Delay = 9.19>
ST_32 : Operation 208 [1/1] (9.19ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr, i32 %select_ln100, i4, i1 %gmem_addr_req" [lenet_proj/lenet_support.cpp:100]   --->   Operation 208 'write' 'write_ln100' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 9.19>
ST_33 : Operation 209 [5/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 209 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 9.19>
ST_34 : Operation 210 [4/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 210 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 9.19>
ST_35 : Operation 211 [3/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 211 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 9.19>
ST_36 : Operation 212 [2/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 212 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 9.19>
ST_37 : Operation 213 [1/5] (9.19ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr, void %write_ln100" [lenet_proj/lenet_support.cpp:100]   --->   Operation 213 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000]
output_read          (read             ) [ 00111111111111111111111111111111111111]
input_read           (read             ) [ 00111111111111111111111111111111111111]
br_ln83              (br               ) [ 01111111111111111111111111111111111111]
indvar_flatten60     (phi              ) [ 00100000000000000000000000000000000000]
oc                   (phi              ) [ 00100000000000000000000000000000000000]
indvar_flatten33     (phi              ) [ 00111111111111111111111111000000000000]
i                    (phi              ) [ 00110000000000000000000000000000000000]
j                    (phi              ) [ 00110000000000000000000000000000000000]
shl_ln100_1          (bitconcatenate   ) [ 00000000000000000000000000000000000000]
shl_ln100_2          (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln85            (zext             ) [ 00000000000000000000000000000000000000]
add_ln100            (add              ) [ 00010000000000000000000000000000000000]
icmp_ln83            (icmp             ) [ 00111111111111111111111111111111111111]
add_ln83_1           (add              ) [ 01111111111111111111111111111111111111]
br_ln83              (br               ) [ 00000000000000000000000000000000000000]
add_ln83             (add              ) [ 00000000000000000000000000000000000000]
icmp_ln84            (icmp             ) [ 00011111111111111111111111000000000000]
select_ln83_2        (select           ) [ 01111111111111111111111111111111111111]
zext_ln83            (zext             ) [ 00000000000000000000000000000000000000]
conv2_biases_addr    (getelementptr    ) [ 00010000000000000000000000000000000000]
trunc_ln83           (trunc            ) [ 00011111111111111111111111000000000000]
ret_ln104            (ret              ) [ 00000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000]
empty_55             (speclooptripcount) [ 00000000000000000000000000000000000000]
select_ln83          (select           ) [ 00000000000000000000000000000000000000]
select_ln83_1_v_cast (zext             ) [ 00001111111111111111111110000000000000]
conv2_biases_load    (load             ) [ 00001111111111111111111111111100000000]
select_ln83_3        (select           ) [ 00000000000000000000000000000000000000]
xor_ln83             (xor              ) [ 00000000000000000000000000000000000000]
icmp_ln85            (icmp             ) [ 00000000000000000000000000000000000000]
and_ln83             (and              ) [ 00000000000000000000000000000000000000]
add_ln84             (add              ) [ 00000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000]
or_ln84              (or               ) [ 00000000000000000000000000000000000000]
select_ln84          (select           ) [ 00001111111111111111111111000000000000]
shl_ln100_1_mid1     (bitconcatenate   ) [ 00000000000000000000000000000000000000]
shl_ln100_2_mid1     (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln85_1          (zext             ) [ 00000000000000000000000000000000000000]
add_ln100_3          (add              ) [ 00000000000000000000000000000000000000]
select_ln84_1        (select           ) [ 00000000000000000000000000000000000000]
zext_ln84            (zext             ) [ 00001111111111111111111111000000000000]
select_ln84_2        (select           ) [ 01101111111111111111111111111111111111]
specloopname_ln87    (specloopname     ) [ 00000000000000000000000000000000000000]
br_ln89              (br               ) [ 00111111111111111111111111111111111111]
indvar_flatten26     (phi              ) [ 00001000000000000000000000000000000000]
ic                   (phi              ) [ 00001110000000000000000000000000000000]
indvar_flatten       (phi              ) [ 00001000000000000000000000000000000000]
ki                   (phi              ) [ 00001000000000000000000000000000000000]
kj                   (phi              ) [ 00001100000000000000000000000000000000]
sum_4                (phi              ) [ 00001111111111111111111111111100000000]
zext_ln90            (zext             ) [ 00000000000000000000000000000000000000]
empty                (add              ) [ 00000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000]
icmp_ln89            (icmp             ) [ 00111111111111111111111111111111111111]
add_ln89_2           (add              ) [ 00111111111111111111111111111111111111]
br_ln89              (br               ) [ 00000000000000000000000000000000000000]
icmp_ln90            (icmp             ) [ 00000111100000000000000000000000000000]
select_ln89          (select           ) [ 00000100000000000000000000000000000000]
select_ln89_2        (select           ) [ 00000000000000000000000000000000000000]
xor_ln89             (xor              ) [ 00000000000000000000000000000000000000]
icmp_ln91            (icmp             ) [ 00000000000000000000000000000000000000]
and_ln89             (and              ) [ 00000100000000000000000000000000000000]
add_ln90             (add              ) [ 00000100000000000000000000000000000000]
zext_ln90_1          (zext             ) [ 00000000000000000000000000000000000000]
p_mid1               (add              ) [ 00000000000000000000000000000000000000]
select_ln90_2        (select           ) [ 00000000000000000000000000000000000000]
zext_ln90_2          (zext             ) [ 00000110000000000000000000000000000000]
add_ln90_1           (add              ) [ 00000111100000000000000000000000000000]
or_ln90              (or               ) [ 00000000000000000000000000000000000000]
select_ln90          (select           ) [ 00000011100000000000000000000000000000]
select_ln90_1        (select           ) [ 00111111111111111111111111111111111111]
add_ln89             (add              ) [ 00000000000000000000000000000000000000]
select_ln89_1        (select           ) [ 00111111111111111111111111111111111111]
zext_ln93            (zext             ) [ 00000000000000000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln93_1          (zext             ) [ 00000000000000000000000000000000000000]
add_ln93             (add              ) [ 00000000000000000000000000000000000000]
mul_ln90             (mul              ) [ 00000000000000000000000000000000000000]
zext_ln90_3          (zext             ) [ 00000001000000000000000000000000000000]
zext_ln93_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln93_1           (add              ) [ 00000000000000000000000000000000000000]
trunc_ln93           (trunc            ) [ 00000000000000000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000000]
trunc_ln93_1         (trunc            ) [ 00000000000000000000000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sub_ln93             (sub              ) [ 00000000000000000000000000000000000000]
trunc_ln93_2         (trunc            ) [ 00000000000000000000000000000000000000]
zext_ln93_3          (zext             ) [ 00000000000000000000000000000000000000]
add_ln93_2           (add              ) [ 00001111111100000000000000000000000000]
kj_cast              (zext             ) [ 00000000000000000000000000000000000000]
add_ln92             (add              ) [ 00000000000000000000000000000000000000]
shl_ln92_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln92            (zext             ) [ 00000000000000000000000000000000000000]
shl_ln92_2           (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln92_1          (zext             ) [ 00000000000000000000000000000000000000]
sub_ln92             (sub              ) [ 00000000000000000000000000000000000000]
sext_ln92_1          (sext             ) [ 00000001000000000000000000000000000000]
add_ln92_1_mid2_v_v  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln89            (zext             ) [ 00000000000000000000000000000000000000]
add_ln89_1           (add              ) [ 00000000000000000000000000000000000000]
add_ln92_1           (add              ) [ 00000000000000000000000000000000000000]
sext_ln92_2          (sext             ) [ 00000000000000000000000000000000000000]
add_ln92_2           (add              ) [ 00000000000000000000000000000000000000]
trunc_ln5            (partselect       ) [ 00000000000000000000000000000000000000]
sext_ln92            (sext             ) [ 00000000000000000000000000000000000000]
gmem_addr_12         (getelementptr    ) [ 00001111111111110000000000000000000000]
add_ln91             (add              ) [ 00111111111111111111111111111111111111]
select_ln90_3        (select           ) [ 00111111111111111111111111111111111111]
tmp_130_cast         (bitconcatenate   ) [ 00000000000000000000000000000000000000]
add_ln93_3           (add              ) [ 00000000000000000000000000000000000000]
zext_ln93_4          (zext             ) [ 00000000000000000000000000000000000000]
conv2_weights_addr   (getelementptr    ) [ 00000001000010000000000000000000000000]
weight               (load             ) [ 00001111100001111111000000000000000000]
gmem_load_req        (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_12_read    (read             ) [ 00000010000000001000000000000000000000]
pixel                (bitcast          ) [ 00001001100000000111000000000000000000]
mul                  (fmul             ) [ 00001111100000000000111110000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000]
empty_54             (speclooptripcount) [ 00000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000000]
specloopname_ln87    (specloopname     ) [ 00000000000000000000000000000000000000]
sum_3                (fadd             ) [ 00111111111111111111111111111111111111]
br_ln0               (br               ) [ 00111111111111111111111111111111111111]
tmp4                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln100           (zext             ) [ 00000000000000000000000000000000000000]
add_ln100_1          (add              ) [ 00000000000000000000000000000000000000]
add_ln100_2          (add              ) [ 00000000000000000000000000000000000000]
trunc_ln             (partselect       ) [ 00000000000000000000000000000000000000]
sext_ln100           (sext             ) [ 00000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 00000000000000000000000000111111111111]
add_ln85             (add              ) [ 01100000000000000000000000111111111111]
add_ln84_1           (add              ) [ 00000000000000000000000000000000000000]
select_ln84_3        (select           ) [ 01100000000000000000000000111111111111]
gmem_addr_req        (writereq         ) [ 00000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000000000000000000011000000]
bitcast_ln100        (bitcast          ) [ 00000000000000000000000000000000000000]
tmp_s                (partselect       ) [ 00000000000000000000000000000000000000]
trunc_ln100          (trunc            ) [ 00000000000000000000000000000000000000]
icmp_ln100           (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln100_1         (icmp             ) [ 00000000000000000000000000000000000000]
or_ln100             (or               ) [ 00000000000000000000000000000000000000]
tmp_46               (fcmp             ) [ 00000000000000000000000000000000000000]
and_ln100            (and              ) [ 00000000000000000000000000000000000000]
select_ln100         (select           ) [ 00000000000000000000000000000000100000]
write_ln100          (write            ) [ 00000000000000000000000000000000000000]
gmem_addr_resp       (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_84_2_VITIS_LOOP_85_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i57.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i59.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_5_VITIS_LOOP_91_6_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="output_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem_addr_12_read_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="8"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_12_read/15 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/26 gmem_addr_resp/33 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln100_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="7"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/32 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_biases_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="conv2_weights_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="12" slack="0"/>
<pin id="207" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten60_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="1"/>
<pin id="218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten60 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten60_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten60/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="oc_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="oc (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="oc_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="oc/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten33_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten33_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="8" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="4" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="4" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="indvar_flatten26_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten26 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten26_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten26/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="ic_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ic (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="ic_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="3" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ic/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvar_flatten_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="6" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="ki_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="ki_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="3" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="kj_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="1"/>
<pin id="321" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kj (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="kj_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="3" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kj/4 "/>
</bind>
</comp>

<comp id="331" class="1005" name="sum_4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="sum_4_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_4/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/20 sum/25 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="4"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/16 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_46/30 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln100_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln100_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln85_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln100_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="13" slack="0"/>
<pin id="380" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln83_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln83_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln83_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln84_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln83_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln83_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln83_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln83_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="4" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="1"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln83_1_v_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln83_1_v_cast/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln83_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="13" slack="0"/>
<pin id="437" dir="0" index="2" bw="13" slack="1"/>
<pin id="438" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln83_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln85_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln83_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln84_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln84_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln84_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="1"/>
<pin id="472" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln100_1_mid1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100_1_mid1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln100_2_mid1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100_2_mid1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln85_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln100_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="0"/>
<pin id="499" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_3/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln84_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="13" slack="0"/>
<pin id="505" dir="0" index="2" bw="13" slack="0"/>
<pin id="506" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln84_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="13" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln84_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_2/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln90_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="empty_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="1"/>
<pin id="529" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln89_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln89_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln90_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln89_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="0" index="2" bw="3" slack="0"/>
<pin id="553" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln89_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="1"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln89_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln91_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln89_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln90_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln90_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_mid1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="4" slack="1"/>
<pin id="595" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln90_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_2/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln90_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln90_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln90_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln90_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="0" index="2" bw="3" slack="1"/>
<pin id="623" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln90_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="3" slack="1"/>
<pin id="630" dir="0" index="2" bw="3" slack="1"/>
<pin id="631" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln89_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="2"/>
<pin id="635" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln89_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="2"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="0" index="2" bw="3" slack="2"/>
<pin id="642" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln93_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="1"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln93_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln93_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="3" slack="0"/>
<pin id="662" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln93_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="1"/>
<pin id="667" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln93_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln93_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_shl_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="60" slack="0"/>
<pin id="680" dir="0" index="1" bw="57" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln93_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_1/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_shl2_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="60" slack="0"/>
<pin id="692" dir="0" index="1" bw="59" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln93_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="60" slack="0"/>
<pin id="700" dir="0" index="1" bw="60" slack="0"/>
<pin id="701" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln93_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="60" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_2/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln93_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_3/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln93_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_2/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="kj_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="1"/>
<pin id="720" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kj_cast/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln92_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="3"/>
<pin id="723" dir="0" index="1" bw="3" slack="0"/>
<pin id="724" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="shl_ln92_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln92_1/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln92_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="0"/>
<pin id="736" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="shl_ln92_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="0"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln92_2/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln92_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln92_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="0" index="1" bw="7" slack="0"/>
<pin id="753" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln92_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln92_1_mid2_v_v_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="0" index="1" bw="3" slack="1"/>
<pin id="763" dir="0" index="2" bw="1" slack="0"/>
<pin id="764" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln92_1_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln89_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln89_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="6"/>
<pin id="773" dir="0" index="1" bw="5" slack="0"/>
<pin id="774" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln92_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_2/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln92_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="0"/>
<pin id="781" dir="0" index="1" bw="64" slack="0"/>
<pin id="782" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="62" slack="0"/>
<pin id="787" dir="0" index="1" bw="64" slack="0"/>
<pin id="788" dir="0" index="2" bw="3" slack="0"/>
<pin id="789" dir="0" index="3" bw="7" slack="0"/>
<pin id="790" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln92_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="62" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="gmem_addr_12_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="0" index="1" bw="64" slack="0"/>
<pin id="802" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln91_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="3" slack="3"/>
<pin id="808" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="select_ln90_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="4"/>
<pin id="812" dir="0" index="1" bw="6" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="4"/>
<pin id="814" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_3/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_130_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="5"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130_cast/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln93_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="8"/>
<pin id="825" dir="0" index="1" bw="12" slack="0"/>
<pin id="826" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_3/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln93_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_4/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="pixel_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pixel/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp4_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="2"/>
<pin id="840" dir="0" index="2" bw="4" slack="3"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/25 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln100_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/25 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln100_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="4"/>
<pin id="851" dir="0" index="1" bw="10" slack="0"/>
<pin id="852" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/25 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln100_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="13" slack="2"/>
<pin id="856" dir="0" index="1" bw="64" slack="0"/>
<pin id="857" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/25 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="62" slack="0"/>
<pin id="861" dir="0" index="1" bw="64" slack="0"/>
<pin id="862" dir="0" index="2" bw="3" slack="0"/>
<pin id="863" dir="0" index="3" bw="7" slack="0"/>
<pin id="864" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/25 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln100_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="62" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/25 "/>
</bind>
</comp>

<comp id="873" class="1004" name="gmem_addr_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="0"/>
<pin id="875" dir="0" index="1" bw="64" slack="0"/>
<pin id="876" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/25 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln85_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="4" slack="2"/>
<pin id="882" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/25 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln84_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="3"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/25 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln84_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="3"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_3/25 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln100_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln100/31 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_s_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="6" slack="0"/>
<pin id="904" dir="0" index="3" bw="6" slack="0"/>
<pin id="905" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln100_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/31 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln100_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/31 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_ln100_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="23" slack="0"/>
<pin id="922" dir="0" index="1" bw="23" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_1/31 "/>
</bind>
</comp>

<comp id="926" class="1004" name="or_ln100_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/31 "/>
</bind>
</comp>

<comp id="932" class="1004" name="and_ln100_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/31 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln100_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="0" index="2" bw="32" slack="0"/>
<pin id="942" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/31 "/>
</bind>
</comp>

<comp id="946" class="1007" name="grp_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="13" slack="0"/>
<pin id="948" dir="0" index="1" bw="4" slack="0"/>
<pin id="949" dir="0" index="2" bw="10" slack="0"/>
<pin id="950" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln90/4 zext_ln90_3/6 add_ln92_1/6 "/>
</bind>
</comp>

<comp id="955" class="1005" name="output_read_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="4"/>
<pin id="957" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="960" class="1005" name="input_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="6"/>
<pin id="962" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln100_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="13" slack="1"/>
<pin id="967" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="973" class="1005" name="add_ln83_1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="11" slack="0"/>
<pin id="975" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln84_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="987" class="1005" name="select_ln83_2_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="0"/>
<pin id="989" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_2 "/>
</bind>
</comp>

<comp id="993" class="1005" name="conv2_biases_addr_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="1"/>
<pin id="995" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="trunc_ln83_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="3"/>
<pin id="1000" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="select_ln83_1_v_cast_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="8"/>
<pin id="1005" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="select_ln83_1_v_cast "/>
</bind>
</comp>

<comp id="1008" class="1005" name="conv2_biases_load_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="2"/>
<pin id="1010" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv2_biases_load "/>
</bind>
</comp>

<comp id="1013" class="1005" name="select_ln84_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="2"/>
<pin id="1015" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="zext_ln84_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="2"/>
<pin id="1022" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln84_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="1"/>
<pin id="1027" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="icmp_ln89_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="add_ln89_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="icmp_ln90_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="select_ln89_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="1"/>
<pin id="1051" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="and_ln89_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln89 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln90_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="1"/>
<pin id="1062" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln90_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="13" slack="1"/>
<pin id="1067" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="add_ln90_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="6" slack="4"/>
<pin id="1072" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln90_1 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="select_ln90_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="3" slack="1"/>
<pin id="1077" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln90 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="select_ln90_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="1"/>
<pin id="1084" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln90_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln89_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="1"/>
<pin id="1091" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln93_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="5"/>
<pin id="1097" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_ln93_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sext_ln92_1_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="14" slack="1"/>
<pin id="1102" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92_1 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="gmem_addr_12_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln91_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="1"/>
<pin id="1113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="select_ln90_3_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="1"/>
<pin id="1118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln90_3 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="conv2_weights_addr_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="12" slack="1"/>
<pin id="1123" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_addr "/>
</bind>
</comp>

<comp id="1126" class="1005" name="weight_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="4"/>
<pin id="1128" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="1131" class="1005" name="gmem_addr_12_read_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12_read "/>
</bind>
</comp>

<comp id="1136" class="1005" name="pixel_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixel "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mul_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1146" class="1005" name="sum_3_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="gmem_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="1"/>
<pin id="1153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="add_ln85_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="4" slack="1"/>
<pin id="1159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="select_ln84_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="1"/>
<pin id="1164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="sum_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1173" class="1005" name="select_ln100_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln100 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="116" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="78" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="120" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="132" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="144" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="146" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="189"><net_src comp="148" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="347"><net_src comp="331" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="254" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="254" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="357" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="220" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="220" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="231" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="242" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="231" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="423"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="250" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="262" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="440" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="424" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="451" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="262" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="457" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="457" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="451" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="434" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="451" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="457" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="424" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="312" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="278" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="82" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="278" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="84" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="301" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="312" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="543" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="526" pin="2"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="543" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="58" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="323" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="549" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="576" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="557" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="94" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="301" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="68" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="319" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="636"><net_src comp="90" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="285" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="285" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="98" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="645" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="659" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="68" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="668" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="678" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="690" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="638" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="704" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="108" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="721" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="68" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="734" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="96" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="770"><net_src comp="760" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="791"><net_src comp="110" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="114" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="798"><net_src comp="785" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="0" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="90" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="815"><net_src comp="94" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="118" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="28" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="836"><net_src comp="833" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="843"><net_src comp="130" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="98" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="848"><net_src comp="837" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="110" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="854" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="112" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="114" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="872"><net_src comp="859" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="0" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="62" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="84" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="238" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="84" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=2"/></net>

<net id="906"><net_src comp="134" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="897" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="136" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="138" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="913"><net_src comp="897" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="900" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="140" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="910" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="142" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="914" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="352" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="897" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="14" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="92" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="605" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="756" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="946" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="958"><net_src comp="150" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="963"><net_src comp="156" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="968"><net_src comp="377" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="976"><net_src comp="389" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="981"><net_src comp="401" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="986"><net_src comp="978" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="990"><net_src comp="407" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="996"><net_src comp="190" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1001"><net_src comp="420" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="1006"><net_src comp="431" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1011"><net_src comp="197" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1016"><net_src comp="468" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1023"><net_src comp="510" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1028"><net_src comp="514" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1032"><net_src comp="1025" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1036"><net_src comp="531" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="537" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1045"><net_src comp="543" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1052"><net_src comp="549" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="1057"><net_src comp="576" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1063"><net_src comp="582" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1068"><net_src comp="605" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1073"><net_src comp="609" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1078"><net_src comp="619" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1085"><net_src comp="627" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1092"><net_src comp="638" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1098"><net_src comp="712" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1103"><net_src comp="756" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1108"><net_src comp="799" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="1114"><net_src comp="805" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1119"><net_src comp="810" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1124"><net_src comp="203" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1129"><net_src comp="210" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1134"><net_src comp="169" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1139"><net_src comp="833" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1144"><net_src comp="348" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1149"><net_src comp="343" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1154"><net_src comp="873" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1160"><net_src comp="879" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1165"><net_src comp="890" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1170"><net_src comp="343" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1176"><net_src comp="938" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="181" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {26 32 33 34 35 36 37 }
	Port: conv2_weights | {}
	Port: conv2_biases | {}
 - Input state : 
	Port: conv2d_6to16_layer : gmem | {8 9 10 11 12 13 14 15 }
	Port: conv2d_6to16_layer : input_r | {1 }
	Port: conv2d_6to16_layer : output_r | {1 }
	Port: conv2d_6to16_layer : conv2_weights | {11 12 }
	Port: conv2d_6to16_layer : conv2_biases | {2 3 }
  - Chain level:
	State 1
	State 2
		shl_ln100_1 : 1
		shl_ln100_2 : 1
		zext_ln85 : 2
		add_ln100 : 3
		icmp_ln83 : 1
		add_ln83_1 : 1
		br_ln83 : 2
		add_ln83 : 1
		icmp_ln84 : 1
		select_ln83_2 : 2
		zext_ln83 : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		trunc_ln83 : 3
	State 3
		and_ln83 : 1
		add_ln84 : 1
		or_ln84 : 1
		select_ln84 : 1
		shl_ln100_1_mid1 : 2
		shl_ln100_2_mid1 : 2
		zext_ln85_1 : 3
		add_ln100_3 : 4
		select_ln84_1 : 5
		zext_ln84 : 6
		select_ln84_2 : 1
	State 4
		zext_ln90 : 1
		empty : 2
		icmp_ln89 : 1
		add_ln89_2 : 1
		br_ln89 : 2
		icmp_ln90 : 1
		select_ln89 : 2
		select_ln89_2 : 3
		xor_ln89 : 2
		icmp_ln91 : 1
		and_ln89 : 2
		add_ln90 : 3
		zext_ln90_1 : 4
		p_mid1 : 5
		select_ln90_2 : 6
		zext_ln90_2 : 7
		mul_ln90 : 8
		add_ln90_1 : 1
	State 5
	State 6
		select_ln89_1 : 1
		zext_ln93_1 : 1
		add_ln93 : 2
		zext_ln90_3 : 1
		add_ln93_1 : 3
		trunc_ln93 : 4
		p_shl_cast : 5
		trunc_ln93_1 : 4
		p_shl2_cast : 5
		sub_ln93 : 6
		trunc_ln93_2 : 7
		zext_ln93_3 : 2
		add_ln93_2 : 8
		add_ln92 : 1
		shl_ln92_1 : 2
		zext_ln92 : 3
		shl_ln92_2 : 2
		zext_ln92_1 : 3
		sub_ln92 : 4
		sext_ln92_1 : 5
		add_ln92_1 : 6
	State 7
		zext_ln89 : 1
		add_ln89_1 : 2
		sext_ln92_2 : 1
		add_ln92_2 : 3
		trunc_ln5 : 4
		sext_ln92 : 5
		gmem_addr_12 : 6
	State 8
	State 9
	State 10
	State 11
		add_ln93_3 : 1
		zext_ln93_4 : 2
		conv2_weights_addr : 3
		weight : 4
	State 12
	State 13
	State 14
	State 15
	State 16
		mul : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln100 : 1
		add_ln100_1 : 2
		add_ln100_2 : 3
		trunc_ln : 4
		sext_ln100 : 5
		gmem_addr : 6
		select_ln84_3 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		tmp_s : 1
		trunc_ln100 : 1
		icmp_ln100 : 2
		icmp_ln100_1 : 2
		or_ln100 : 3
		and_ln100 : 3
		select_ln100 : 3
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln100_fu_377       |    0    |    0    |    17   |
|          |       add_ln83_1_fu_389       |    0    |    0    |    13   |
|          |        add_ln83_fu_395        |    0    |    0    |    15   |
|          |        add_ln84_fu_457        |    0    |    0    |    13   |
|          |       add_ln100_3_fu_496      |    0    |    0    |    17   |
|          |          empty_fu_526         |    0    |    0    |    13   |
|          |       add_ln89_2_fu_537       |    0    |    0    |    15   |
|          |        add_ln90_fu_582        |    0    |    0    |    12   |
|          |         p_mid1_fu_592         |    0    |    0    |    13   |
|          |       add_ln90_1_fu_609       |    0    |    0    |    15   |
|          |        add_ln89_fu_632        |    0    |    0    |    12   |
|    add   |        add_ln93_fu_659        |    0    |    0    |    64   |
|          |       add_ln93_1_fu_668       |    0    |    0    |    64   |
|          |       add_ln93_2_fu_712       |    0    |    0    |    15   |
|          |        add_ln92_fu_721        |    0    |    0    |    13   |
|          |       add_ln89_1_fu_771       |    0    |    0    |    64   |
|          |       add_ln92_2_fu_779       |    0    |    0    |    64   |
|          |        add_ln91_fu_805        |    0    |    0    |    12   |
|          |       add_ln93_3_fu_823       |    0    |    0    |    12   |
|          |       add_ln100_1_fu_849      |    0    |    0    |    64   |
|          |       add_ln100_2_fu_854      |    0    |    0    |    64   |
|          |        add_ln85_fu_879        |    0    |    0    |    13   |
|          |       add_ln84_1_fu_884       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_343          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_348          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln83_2_fu_407     |    0    |    0    |    5    |
|          |       select_ln83_fu_424      |    0    |    0    |    4    |
|          |      select_ln83_3_fu_434     |    0    |    0    |    13   |
|          |       select_ln84_fu_468      |    0    |    0    |    4    |
|          |      select_ln84_1_fu_502     |    0    |    0    |    13   |
|          |      select_ln84_2_fu_514     |    0    |    0    |    4    |
|          |       select_ln89_fu_549      |    0    |    0    |    3    |
|  select  |      select_ln89_2_fu_557     |    0    |    0    |    4    |
|          |      select_ln90_2_fu_597     |    0    |    0    |    4    |
|          |       select_ln90_fu_619      |    0    |    0    |    3    |
|          |      select_ln90_1_fu_627     |    0    |    0    |    3    |
|          |      select_ln89_1_fu_638     |    0    |    0    |    3    |
|          |      select_ln90_3_fu_810     |    0    |    0    |    6    |
|          |      select_ln84_3_fu_890     |    0    |    0    |    8    |
|          |      select_ln100_fu_938      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln83_fu_383       |    0    |    0    |    13   |
|          |        icmp_ln84_fu_401       |    0    |    0    |    11   |
|          |        icmp_ln85_fu_445       |    0    |    0    |    9    |
|   icmp   |        icmp_ln89_fu_531       |    0    |    0    |    11   |
|          |        icmp_ln90_fu_543       |    0    |    0    |    11   |
|          |        icmp_ln91_fu_570       |    0    |    0    |    9    |
|          |       icmp_ln100_fu_914       |    0    |    0    |    11   |
|          |      icmp_ln100_1_fu_920      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln93_fu_698        |    0    |    0    |    67   |
|          |        sub_ln92_fu_750        |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln83_fu_451        |    0    |    0    |    2    |
|    and   |        and_ln89_fu_576        |    0    |    0    |    2    |
|          |        and_ln100_fu_932       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln84_fu_463        |    0    |    0    |    2    |
|    or    |         or_ln90_fu_615        |    0    |    0    |    2    |
|          |        or_ln100_fu_926        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln83_fu_440        |    0    |    0    |    2    |
|          |        xor_ln89_fu_564        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_946          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    output_read_read_fu_150    |    0    |    0    |    0    |
|   read   |     input_read_read_fu_156    |    0    |    0    |    0    |
|          | gmem_addr_12_read_read_fu_169 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_162      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_174     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln100_write_fu_181   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_352          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       shl_ln100_1_fu_357      |    0    |    0    |    0    |
|          |       shl_ln100_2_fu_365      |    0    |    0    |    0    |
|          |    shl_ln100_1_mid1_fu_476    |    0    |    0    |    0    |
|          |    shl_ln100_2_mid1_fu_484    |    0    |    0    |    0    |
|          |           tmp_fu_648          |    0    |    0    |    0    |
|bitconcatenate|       p_shl_cast_fu_678       |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_690      |    0    |    0    |    0    |
|          |       shl_ln92_1_fu_726       |    0    |    0    |    0    |
|          |       shl_ln92_2_fu_738       |    0    |    0    |    0    |
|          |   add_ln92_1_mid2_v_v_fu_760  |    0    |    0    |    0    |
|          |      tmp_130_cast_fu_816      |    0    |    0    |    0    |
|          |          tmp4_fu_837          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln85_fu_373       |    0    |    0    |    0    |
|          |        zext_ln83_fu_415       |    0    |    0    |    0    |
|          |  select_ln83_1_v_cast_fu_431  |    0    |    0    |    0    |
|          |       zext_ln85_1_fu_492      |    0    |    0    |    0    |
|          |        zext_ln84_fu_510       |    0    |    0    |    0    |
|          |        zext_ln90_fu_522       |    0    |    0    |    0    |
|          |       zext_ln90_1_fu_588      |    0    |    0    |    0    |
|          |       zext_ln90_2_fu_605      |    0    |    0    |    0    |
|   zext   |        zext_ln93_fu_645       |    0    |    0    |    0    |
|          |       zext_ln93_1_fu_655      |    0    |    0    |    0    |
|          |       zext_ln93_2_fu_665      |    0    |    0    |    0    |
|          |       zext_ln93_3_fu_708      |    0    |    0    |    0    |
|          |         kj_cast_fu_718        |    0    |    0    |    0    |
|          |        zext_ln92_fu_734       |    0    |    0    |    0    |
|          |       zext_ln92_1_fu_746      |    0    |    0    |    0    |
|          |        zext_ln89_fu_767       |    0    |    0    |    0    |
|          |       zext_ln93_4_fu_828      |    0    |    0    |    0    |
|          |       zext_ln100_fu_845       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln83_fu_420       |    0    |    0    |    0    |
|          |       trunc_ln93_fu_674       |    0    |    0    |    0    |
|   trunc  |      trunc_ln93_1_fu_686      |    0    |    0    |    0    |
|          |      trunc_ln93_2_fu_704      |    0    |    0    |    0    |
|          |       trunc_ln100_fu_910      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln92_1_fu_756      |    0    |    0    |    0    |
|   sext   |       sext_ln92_2_fu_776      |    0    |    0    |    0    |
|          |        sext_ln92_fu_795       |    0    |    0    |    0    |
|          |       sext_ln100_fu_869       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln5_fu_785       |    0    |    0    |    0    |
|partselect|        trunc_ln_fu_859        |    0    |    0    |    0    |
|          |          tmp_s_fu_900         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   348   |   1630  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln100_reg_965      |   13   |
|      add_ln83_1_reg_973     |   11   |
|      add_ln85_reg_1157      |    4   |
|     add_ln89_2_reg_1037     |    8   |
|     add_ln90_1_reg_1070     |    6   |
|      add_ln90_reg_1060      |    3   |
|      add_ln91_reg_1111      |    3   |
|     add_ln93_2_reg_1095     |    8   |
|      and_ln89_reg_1054      |    1   |
|  conv2_biases_addr_reg_993  |    4   |
|  conv2_biases_load_reg_1008 |   32   |
| conv2_weights_addr_reg_1121 |   12   |
|  gmem_addr_12_read_reg_1131 |   32   |
|    gmem_addr_12_reg_1105    |   32   |
|      gmem_addr_reg_1151     |   32   |
|          i_reg_250          |    4   |
|          ic_reg_285         |    3   |
|      icmp_ln84_reg_978      |    1   |
|      icmp_ln89_reg_1033     |    1   |
|      icmp_ln90_reg_1042     |    1   |
|   indvar_flatten26_reg_274  |    8   |
|   indvar_flatten33_reg_238  |    8   |
|   indvar_flatten60_reg_216  |   11   |
|    indvar_flatten_reg_297   |    6   |
|      input_read_reg_960     |   64   |
|          j_reg_262          |    4   |
|          ki_reg_308         |    3   |
|          kj_reg_319         |    3   |
|         mul_reg_1141        |   32   |
|          oc_reg_227         |    5   |
|     output_read_reg_955     |   64   |
|        pixel_reg_1136       |   32   |
|    select_ln100_reg_1173    |   32   |
|select_ln83_1_v_cast_reg_1003|   12   |
|    select_ln83_2_reg_987    |    5   |
|    select_ln84_2_reg_1025   |    4   |
|    select_ln84_3_reg_1162   |    8   |
|     select_ln84_reg_1013    |    4   |
|    select_ln89_1_reg_1089   |    3   |
|     select_ln89_reg_1049    |    3   |
|    select_ln90_1_reg_1082   |    3   |
|    select_ln90_3_reg_1116   |    6   |
|     select_ln90_reg_1075    |    3   |
|     sext_ln92_1_reg_1100    |   14   |
|        sum_3_reg_1146       |   32   |
|        sum_4_reg_331        |   32   |
|         sum_reg_1167        |   32   |
|      trunc_ln83_reg_998     |    4   |
|       weight_reg_1126       |   32   |
|      zext_ln84_reg_1020     |   64   |
|     zext_ln90_2_reg_1065    |   13   |
+-----------------------------+--------+
|            Total            |   757  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_174   |  p0  |   2  |   1  |    2   |
|     grp_access_fu_197    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_210    |  p0  |   2  |  12  |   24   ||    9    |
| indvar_flatten33_reg_238 |  p0  |   2  |   8  |   16   ||    9    |
|         i_reg_250        |  p0  |   2  |   4  |    8   ||    9    |
|         j_reg_262        |  p0  |   2  |   4  |    8   ||    9    |
|        ic_reg_285        |  p0  |   2  |   3  |    6   ||    9    |
|        kj_reg_319        |  p0  |   2  |   3  |    6   ||    9    |
|       sum_4_reg_331      |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_343        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_348        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_946        |  p1  |   3  |   4  |   12   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   282  || 21.2737 ||   105   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |  1630  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   105  |
|  Register |    -   |    -   |   757  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   21   |  1105  |  1735  |
+-----------+--------+--------+--------+--------+
