0.7
2020.2
Oct 13 2023
20:21:30
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/Branch_cond_gen.sv,1708047935,systemVerilog,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/alu.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/hazard.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/immed_gen.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_wrapper.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/register_nb.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/structs.sv;/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/test_pipeline.sv,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/alu.sv,,$unit_Branch_cond_gen_sv_2928928602;BranchCondGen,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/alu.sv,1708031438,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv,,ALU,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv,1708031441,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/hazard.sv,,ControlUnit,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/hazard.sv,1708047894,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/immed_gen.sv,,HazardUnit,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/immed_gen.sv,1708045560,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/structs.sv,,ImmedGen,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv,1708211867,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv,,OTTER_MCU,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv,1710265113,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_wrapper.sv,,Memory,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_wrapper.sv,1710208429,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv,,OTTER_Wrapper,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv,1707979746,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/register_nb.sv,,RegFile,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/register_nb.sv,1708211100,systemVerilog,,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/test_pipeline.sv,,reg_nb,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/structs.sv,1710207907,systemVerilog,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/Branch_cond_gen.sv,/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv,,p_structs;structs,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/test_pipeline.sv,1710208376,systemVerilog,,,,test_pipeline,,uvm,,,,,,
/home/danny/Documents/HDL/riscv_pipeline_mcu/vivado_2023.2/vivado_2023.2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
