# Unable to open project file C:/Users/Luciano/Desktop/VHDL/aula 2/Exercícios aula 2/Ex2/aula2_ex2.mpf
# An error occurred while opening the project
# reading modelsim.ini
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project tb_ram1
# Compile of RAM1_tb.vhd failed with 0 errors.
# Compile of 3.1 RAM.vhd failed with 0 errors.
# 2 compiles, 2 failed with no errors.
# reading modelsim.ini
