C51 COMPILER V9.01   VERILOG_BOTHSIDES                                                     08/12/2018 13:18:59 PAGE 1   


C51 COMPILER V9.01, COMPILATION OF MODULE VERILOG_BOTHSIDES
OBJECT MODULE PLACED IN Verilog_BothSides.OBJ
COMPILER INVOKED BY: C:\MySpace\keil\C51\BIN\C51.EXE Verilog_BothSides.c BROWSE DEBUG OBJECTEXTEND

line level    source

   1          #include "reg52.h"                       
   2          #include <intrins.h>
   3          
   4          typedef unsigned int u16;         
   5          typedef unsigned char u8;
   6          
   7          
   8          #define LED P0           //将单片机的P0.0端口定义为led
   9          
  10          
  11          void delay(u16 i)
  12          {
  13   1              while(i--);     
  14   1      }
  15          
  16          
  17          void main()
  18          {
  19   1              u8 i;                                      //char型为1字节整形，定义为字符串时('a'),所含信息为该字符ASCII码
  20   1              LED = 0x03;
  21   1              delay(50000);
  22   1              while(1)
  23   1              {
  24   2                      for(i=0;i<6;i++){
  25   3                              LED = _crol_(LED,1);     
  26   3                              delay(50000); 
  27   3                      }
  28   2                      for (i=0; i<6; i++){
  29   3                              LED = _cror_(LED,1);
  30   3                              delay(50000);
  31   3                      }
  32   2              }               
  33   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     68    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
