Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne13.ecn.purdue.edu, pid 5828
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cfe630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95d056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95d0d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95d186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95d206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95caa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cb26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cbc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cc56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95ccd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cd76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95cdf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c7b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c8e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c9f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c3a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c4e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c5f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95be86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bf16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bfb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c0d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95c1f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95ba76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bb06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bb96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bc36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bcc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bd56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95bde6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b8b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b9d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95ba66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b4c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b5f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95ae76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95af06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95af96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b0b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b1d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95b256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95aaf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0a95ab76a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ac3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ac3dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95acb860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ad32e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ad3d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95adb7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ae5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95ae5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a6e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a78198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a78be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a7e668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a890f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a89b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a915c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a9a048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a9aa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95aa4518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95aa4f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a2e9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a34470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a34eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a3d940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a483c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a48e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a50898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a5a320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a5ad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a637f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959ec278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959eccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959f4748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959ff1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959ffc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a076a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a0f128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a0fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a195f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a21080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95a21ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959aa550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959aaf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959b6a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959be4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959beef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959c4978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959cf400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959cfe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959d98d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959e1358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959e1da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95969828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a959722b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95972cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a9597c780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95986208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95986c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a9598e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a96a45080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a96a45b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a9599d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95927048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95927a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0a95930518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95930e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a959370b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a959372e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95937518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95937748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95937978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95937ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95937dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a959444a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a959446d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0a95944f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0a958f6eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0a958ff518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33549519957500 because a thread reached the max instruction count
