#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 29 06:58:26 2020
# Process ID: 8572
# Current directory: C:/fpga/lab2/pmul_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12996 C:\fpga\lab2\pmul_hw\pmul_hw.xpr
# Log file: C:/fpga/lab2/pmul_hw/vivado.log
# Journal file: C:/fpga/lab2/pmul_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fpga/lab2/pmul_hw/pmul_hw.xpr
INFO: [Project 1-313] Project file moved from 'C:/fpga/pmul_hw' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.277 ; gain = 116.363
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/top.vhd] -no_script -reset -force -quiet
remove_files  C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/top.vhd
file delete -force C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/parallel_mult.vhd] -no_script -reset -force -quiet
remove_files  C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/parallel_mult.vhd
file delete -force C:/fpga/lab2/pmul_hw/pmul_hw.srcs/sources_1/new/parallel_mult.vhd
set_property  ip_repo_paths  C:/fpga/lab2/pmul_hw [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga/lab2/pmul_hw'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ipx::package_project -root_dir c:/fpga/lab2/pmul_hw -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/fpga/lab2/pmul_hw/component.xml
