
CandC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009034  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  080091c0  080091c0  000191c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f0  080095f0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080095f0  080095f0  000195f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095f8  080095f8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095f8  080095f8  000195f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095fc  080095fc  000195fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009600  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ed4  200001e0  080097e0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200020b4  080097e0  000220b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb52  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002258  00000000  00000000  0002ed62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e30  00000000  00000000  00030fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d18  00000000  00000000  00031df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022969  00000000  00000000  00032b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a85b  00000000  00000000  00055471  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cffa4  00000000  00000000  0005fccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012fc70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047cc  00000000  00000000  0012fcec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080091a4 	.word	0x080091a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	080091a4 	.word	0x080091a4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	4688      	mov	r8, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0803 	orr.w	r8, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b68:	fa1f fc85 	uxth.w	ip, r5
 8000b6c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b70:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b74:	fb07 f10c 	mul.w	r1, r7, ip
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b82:	f080 811b 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8118 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	192c      	adds	r4, r5, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x290>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x290>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	442c      	add	r4, r5
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	eba4 040c 	sub.w	r4, r4, ip
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80eb 	beq.w	8000db6 <__udivmoddi4+0x286>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d147      	bne.n	8000c86 <__udivmoddi4+0x156>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fa 	bhi.w	8000df4 <__udivmoddi4+0x2c4>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4698      	mov	r8, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	1b49      	subs	r1, r1, r5
 8000c24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c28:	fa1f f885 	uxth.w	r8, r5
 8000c2c:	2701      	movs	r7, #1
 8000c2e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x124>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x122>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	f200 80cd 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c60:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x14c>
 8000c6c:	192c      	adds	r4, r5, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x14a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80b6 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e79f      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c86:	f1c7 0c20 	rsb	ip, r7, #32
 8000c8a:	40bb      	lsls	r3, r7
 8000c8c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c90:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c94:	fa01 f407 	lsl.w	r4, r1, r7
 8000c98:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c9c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca4:	4325      	orrs	r5, r4
 8000ca6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000caa:	0c2c      	lsrs	r4, r5, #16
 8000cac:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb0:	fa1f fa8e 	uxth.w	sl, lr
 8000cb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1e 0303 	adds.w	r3, lr, r3
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8087 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	f240 8084 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4473      	add	r3, lr
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	b2ad      	uxth	r5, r5
 8000ce4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cec:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1da>
 8000cf8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d00:	d26b      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d02:	45a2      	cmp	sl, r4
 8000d04:	d969      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4474      	add	r4, lr
 8000d0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d12:	eba4 040a 	sub.w	r4, r4, sl
 8000d16:	454c      	cmp	r4, r9
 8000d18:	46c2      	mov	sl, r8
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	d354      	bcc.n	8000dc8 <__udivmoddi4+0x298>
 8000d1e:	d051      	beq.n	8000dc4 <__udivmoddi4+0x294>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d069      	beq.n	8000df8 <__udivmoddi4+0x2c8>
 8000d24:	ebb1 050a 	subs.w	r5, r1, sl
 8000d28:	eb64 0403 	sbc.w	r4, r4, r3
 8000d2c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	40fc      	lsrs	r4, r7
 8000d34:	ea4c 0505 	orr.w	r5, ip, r5
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f703 	lsr.w	r7, r0, r3
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d56:	4338      	orrs	r0, r7
 8000d58:	0c01      	lsrs	r1, r0, #16
 8000d5a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5e:	fa1f f885 	uxth.w	r8, r5
 8000d62:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb07 f308 	mul.w	r3, r7, r8
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	fa04 f402 	lsl.w	r4, r4, r2
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d76:	1869      	adds	r1, r5, r1
 8000d78:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3f02      	subs	r7, #2
 8000d84:	4429      	add	r1, r5
 8000d86:	1acb      	subs	r3, r1, r3
 8000d88:	b281      	uxth	r1, r0
 8000d8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb00 f308 	mul.w	r3, r0, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da4:	d217      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d915      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	1ac9      	subs	r1, r1, r3
 8000db0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db4:	e73b      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db6:	4637      	mov	r7, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e709      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbc:	4607      	mov	r7, r0
 8000dbe:	e6e7      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc4:	4541      	cmp	r1, r8
 8000dc6:	d2ab      	bcs.n	8000d20 <__udivmoddi4+0x1f0>
 8000dc8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dcc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	e7a4      	b.n	8000d20 <__udivmoddi4+0x1f0>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	e7e9      	b.n	8000dae <__udivmoddi4+0x27e>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	e795      	b.n	8000d0a <__udivmoddi4+0x1da>
 8000dde:	4667      	mov	r7, ip
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	4681      	mov	r9, r0
 8000de4:	e77c      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de6:	3802      	subs	r0, #2
 8000de8:	442c      	add	r4, r5
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0x14c>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	442b      	add	r3, r5
 8000df2:	e72f      	b.n	8000c54 <__udivmoddi4+0x124>
 8000df4:	4638      	mov	r0, r7
 8000df6:	e708      	b.n	8000c0a <__udivmoddi4+0xda>
 8000df8:	4637      	mov	r7, r6
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0xa0>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <bit_reverse>:
	return j;
}



int bit_reverse(int N, int l) {
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
	int ans = 0, i;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	e014      	b.n	8000e3e <bit_reverse+0x3e>
		if (N & (1 << i))    ans |= (1 << l - 1 - i);
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	fa42 f303 	asr.w	r3, r2, r3
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d009      	beq.n	8000e38 <bit_reverse+0x38>
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	1e5a      	subs	r2, r3, #1
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	dbe6      	blt.n	8000e14 <bit_reverse+0x14>
	return(ans);
 8000e46:	68fb      	ldr	r3, [r7, #12]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	0000      	movs	r0, r0
	...

08000e58 <FFTcore>:


void FFTcore(int Nr, int Nc, double* Ar, int Ldr, double* Ai, int Ldi, char tran, char flag) {
 8000e58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000e5c:	b0a8      	sub	sp, #160	; 0xa0
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	60f8      	str	r0, [r7, #12]
 8000e62:	60b9      	str	r1, [r7, #8]
 8000e64:	607a      	str	r2, [r7, #4]
 8000e66:	603b      	str	r3, [r7, #0]

	int N, M, d, K = 0, k = 0, l = 1, L = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000e74:	2301      	movs	r3, #1
 8000e76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	double Wr, Wi, C1r, C1i, C2r, C2i, Dr, Di;

	if (tran == 't') {
 8000e80:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000e84:	2b74      	cmp	r3, #116	; 0x74
 8000e86:	d10a      	bne.n	8000e9e <FFTcore+0x46>
		d = N = Nc;
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000e8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nr;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000e9c:	e011      	b.n	8000ec2 <FFTcore+0x6a>
	}
	else if (tran == 'n') {
 8000e9e:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000ea2:	2b6e      	cmp	r3, #110	; 0x6e
 8000ea4:	d10a      	bne.n	8000ebc <FFTcore+0x64>
		d = N = Nr;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000eac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000eb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nc;
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000eba:	e002      	b.n	8000ec2 <FFTcore+0x6a>
	}
	else {
		//("tran can be either 'n' or 't'\n");
		exit(1);
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	f005 f961 	bl	8006184 <exit>
	}

	do
	{
		d /= 2;
 8000ec2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000ec6:	0fda      	lsrs	r2, r3, #31
 8000ec8:	4413      	add	r3, r2
 8000eca:	105b      	asrs	r3, r3, #1
 8000ecc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		K = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 8000ed6:	e1cc      	b.n	8001272 <FFTcore+0x41a>
			k = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 8000ede:	e1b9      	b.n	8001254 <FFTcore+0x3fc>
				int it, Ind1 = K + k, Ind2 = K + k + d;
 8000ee0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000ee4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ee8:	4413      	add	r3, r2
 8000eea:	667b      	str	r3, [r7, #100]	; 0x64
 8000eec:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000ef0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ef4:	4413      	add	r3, r2
 8000ef6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000efa:	4413      	add	r3, r2
 8000efc:	663b      	str	r3, [r7, #96]	; 0x60
				Wr = cos(2 * M_PI*k*l / N);
 8000efe:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000f02:	f7ff fabb 	bl	800047c <__aeabi_i2d>
 8000f06:	f20f 5318 	addw	r3, pc, #1304	; 0x518
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	f7ff fb1f 	bl	8000550 <__aeabi_dmul>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4690      	mov	r8, r2
 8000f18:	4699      	mov	r9, r3
 8000f1a:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000f1e:	f7ff faad 	bl	800047c <__aeabi_i2d>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4640      	mov	r0, r8
 8000f28:	4649      	mov	r1, r9
 8000f2a:	f7ff fb11 	bl	8000550 <__aeabi_dmul>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	460b      	mov	r3, r1
 8000f32:	4690      	mov	r8, r2
 8000f34:	4699      	mov	r9, r3
 8000f36:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000f3a:	f7ff fa9f 	bl	800047c <__aeabi_i2d>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4640      	mov	r0, r8
 8000f44:	4649      	mov	r1, r9
 8000f46:	f7ff fc2d 	bl	80007a4 <__aeabi_ddiv>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	ec43 2b17 	vmov	d7, r2, r3
 8000f52:	eeb0 0a47 	vmov.f32	s0, s14
 8000f56:	eef0 0a67 	vmov.f32	s1, s15
 8000f5a:	f006 ffbd 	bl	8007ed8 <cos>
 8000f5e:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58
				Wi = (flag == 'f') ? -sin(2 * M_PI*k*l / N) : sin(2 * M_PI*k*l / N);
 8000f62:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 8000f66:	2b66      	cmp	r3, #102	; 0x66
 8000f68:	d135      	bne.n	8000fd6 <FFTcore+0x17e>
 8000f6a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000f6e:	f7ff fa85 	bl	800047c <__aeabi_i2d>
 8000f72:	f20f 43ac 	addw	r3, pc, #1196	; 0x4ac
 8000f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7a:	f7ff fae9 	bl	8000550 <__aeabi_dmul>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4690      	mov	r8, r2
 8000f84:	4699      	mov	r9, r3
 8000f86:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000f8a:	f7ff fa77 	bl	800047c <__aeabi_i2d>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	4640      	mov	r0, r8
 8000f94:	4649      	mov	r1, r9
 8000f96:	f7ff fadb 	bl	8000550 <__aeabi_dmul>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	4690      	mov	r8, r2
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000fa6:	f7ff fa69 	bl	800047c <__aeabi_i2d>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4640      	mov	r0, r8
 8000fb0:	4649      	mov	r1, r9
 8000fb2:	f7ff fbf7 	bl	80007a4 <__aeabi_ddiv>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	ec43 2b17 	vmov	d7, r2, r3
 8000fbe:	eeb0 0a47 	vmov.f32	s0, s14
 8000fc2:	eef0 0a67 	vmov.f32	s1, s15
 8000fc6:	f006 ffcb 	bl	8007f60 <sin>
 8000fca:	ec53 2b10 	vmov	r2, r3, d0
 8000fce:	4614      	mov	r4, r2
 8000fd0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8000fd4:	e031      	b.n	800103a <FFTcore+0x1e2>
 8000fd6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000fda:	f7ff fa4f 	bl	800047c <__aeabi_i2d>
 8000fde:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 8000fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe6:	f7ff fab3 	bl	8000550 <__aeabi_dmul>
 8000fea:	4603      	mov	r3, r0
 8000fec:	460c      	mov	r4, r1
 8000fee:	4625      	mov	r5, r4
 8000ff0:	461c      	mov	r4, r3
 8000ff2:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000ff6:	f7ff fa41 	bl	800047c <__aeabi_i2d>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4620      	mov	r0, r4
 8001000:	4629      	mov	r1, r5
 8001002:	f7ff faa5 	bl	8000550 <__aeabi_dmul>
 8001006:	4603      	mov	r3, r0
 8001008:	460c      	mov	r4, r1
 800100a:	4625      	mov	r5, r4
 800100c:	461c      	mov	r4, r3
 800100e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001012:	f7ff fa33 	bl	800047c <__aeabi_i2d>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4620      	mov	r0, r4
 800101c:	4629      	mov	r1, r5
 800101e:	f7ff fbc1 	bl	80007a4 <__aeabi_ddiv>
 8001022:	4603      	mov	r3, r0
 8001024:	460c      	mov	r4, r1
 8001026:	ec44 3b17 	vmov	d7, r3, r4
 800102a:	eeb0 0a47 	vmov.f32	s0, s14
 800102e:	eef0 0a67 	vmov.f32	s1, s15
 8001032:	f006 ff95 	bl	8007f60 <sin>
 8001036:	ec55 4b10 	vmov	r4, r5, d0
 800103a:	e9c7 4514 	strd	r4, r5, [r7, #80]	; 0x50

				for (it = 0; it<M; ++it) {
 800103e:	2300      	movs	r3, #0
 8001040:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001044:	e0fa      	b.n	800123c <FFTcore+0x3e4>
					int rind1 = (tran == 't') ? Ind1 * Ldr + it : Ind1 + Ldr * it;
 8001046:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800104a:	2b74      	cmp	r3, #116	; 0x74
 800104c:	d107      	bne.n	800105e <FFTcore+0x206>
 800104e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	fb02 f203 	mul.w	r2, r2, r3
 8001056:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800105a:	4413      	add	r3, r2
 800105c:	e006      	b.n	800106c <FFTcore+0x214>
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001064:	fb02 f203 	mul.w	r2, r2, r3
 8001068:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800106a:	4413      	add	r3, r2
 800106c:	64fb      	str	r3, [r7, #76]	; 0x4c
					int iind1 = (tran == 't') ? Ind1 * Ldi + it : Ind1 + Ldi * it;
 800106e:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001072:	2b74      	cmp	r3, #116	; 0x74
 8001074:	d108      	bne.n	8001088 <FFTcore+0x230>
 8001076:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001078:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800107c:	fb02 f203 	mul.w	r2, r2, r3
 8001080:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001084:	4413      	add	r3, r2
 8001086:	e007      	b.n	8001098 <FFTcore+0x240>
 8001088:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800108c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001090:	fb02 f203 	mul.w	r2, r2, r3
 8001094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001096:	4413      	add	r3, r2
 8001098:	64bb      	str	r3, [r7, #72]	; 0x48
					int rind2 = (tran == 't') ? Ind2 * Ldr + it : Ind2 + Ldr * it;
 800109a:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800109e:	2b74      	cmp	r3, #116	; 0x74
 80010a0:	d107      	bne.n	80010b2 <FFTcore+0x25a>
 80010a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010a4:	683a      	ldr	r2, [r7, #0]
 80010a6:	fb02 f203 	mul.w	r2, r2, r3
 80010aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010ae:	4413      	add	r3, r2
 80010b0:	e006      	b.n	80010c0 <FFTcore+0x268>
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80010b8:	fb02 f203 	mul.w	r2, r2, r3
 80010bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010be:	4413      	add	r3, r2
 80010c0:	647b      	str	r3, [r7, #68]	; 0x44
					int iind2 = (tran == 't') ? Ind2 * Ldi + it : Ind2 + Ldi * it;
 80010c2:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80010c6:	2b74      	cmp	r3, #116	; 0x74
 80010c8:	d108      	bne.n	80010dc <FFTcore+0x284>
 80010ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010cc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80010d0:	fb02 f203 	mul.w	r2, r2, r3
 80010d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010d8:	4413      	add	r3, r2
 80010da:	e007      	b.n	80010ec <FFTcore+0x294>
 80010dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80010e0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80010e4:	fb02 f203 	mul.w	r2, r2, r3
 80010e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010ea:	4413      	add	r3, r2
 80010ec:	643b      	str	r3, [r7, #64]	; 0x40

					C1r = Ar[rind1] + Ar[rind2];
 80010ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	4413      	add	r3, r2
 80010f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001106:	f7ff f86d 	bl	80001e4 <__adddf3>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
					C1i = Ai[iind1] + Ai[iind2];
 8001112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800111a:	4413      	add	r3, r2
 800111c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001128:	4413      	add	r3, r2
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff f859 	bl	80001e4 <__adddf3>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
					Dr = Ar[rind1] - Ar[rind2];
 800113a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800113c:	00db      	lsls	r3, r3, #3
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001152:	f7ff f845 	bl	80001e0 <__aeabi_dsub>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
					Di = Ai[iind1] - Ai[iind2];
 800115e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001166:	4413      	add	r3, r2
 8001168:	e9d3 0100 	ldrd	r0, r1, [r3]
 800116c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001174:	4413      	add	r3, r2
 8001176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117a:	f7ff f831 	bl	80001e0 <__aeabi_dsub>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	e9c7 2308 	strd	r2, r3, [r7, #32]
					C2r = Dr * Wr - Di * Wi;
 8001186:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800118a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800118e:	f7ff f9df 	bl	8000550 <__aeabi_dmul>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4690      	mov	r8, r2
 8001198:	4699      	mov	r9, r3
 800119a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800119e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011a2:	f7ff f9d5 	bl	8000550 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4640      	mov	r0, r8
 80011ac:	4649      	mov	r1, r9
 80011ae:	f7ff f817 	bl	80001e0 <__aeabi_dsub>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
					C2i = Dr * Wi + Di * Wr;
 80011ba:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80011be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011c2:	f7ff f9c5 	bl	8000550 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4690      	mov	r8, r2
 80011cc:	4699      	mov	r9, r3
 80011ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80011d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011d6:	f7ff f9bb 	bl	8000550 <__aeabi_dmul>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	4640      	mov	r0, r8
 80011e0:	4649      	mov	r1, r9
 80011e2:	f7fe ffff 	bl	80001e4 <__adddf3>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	e9c7 2304 	strd	r2, r3, [r7, #16]
					Ar[rind1] = C1r;
 80011ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	18d1      	adds	r1, r2, r3
 80011f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80011fa:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind1] = C1i;
 80011fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001206:	18d1      	adds	r1, r2, r3
 8001208:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800120c:	e9c1 2300 	strd	r2, r3, [r1]
					Ar[rind2] = C2r;
 8001210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	18d1      	adds	r1, r2, r3
 8001218:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800121c:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind2] = C2i;
 8001220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001228:	18d1      	adds	r1, r2, r3
 800122a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800122e:	e9c1 2300 	strd	r2, r3, [r1]
				for (it = 0; it<M; ++it) {
 8001232:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001236:	3301      	adds	r3, #1
 8001238:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800123c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001244:	429a      	cmp	r2, r3
 8001246:	f6ff aefe 	blt.w	8001046 <FFTcore+0x1ee>
				}
				++k;
 800124a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800124e:	3301      	adds	r3, #1
 8001250:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 8001254:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001258:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800125c:	429a      	cmp	r2, r3
 800125e:	f6ff ae3f 	blt.w	8000ee0 <FFTcore+0x88>
			}
			K += 2 * d;
 8001262:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800126c:	4413      	add	r3, r2
 800126e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 8001272:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001276:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800127a:	429a      	cmp	r2, r3
 800127c:	f6ff ae2c 	blt.w	8000ed8 <FFTcore+0x80>
		}
		l *= 2;
 8001280:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		++L;
 800128a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800128e:	3301      	adds	r3, #1
 8001290:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	} while (d>1);
 8001294:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001298:	2b01      	cmp	r3, #1
 800129a:	f73f ae12 	bgt.w	8000ec2 <FFTcore+0x6a>

	for (d = 0; d<N; ++d) {
 800129e:	2300      	movs	r3, #0
 80012a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80012a4:	e0af      	b.n	8001406 <FFTcore+0x5ae>
		k = bit_reverse(d, L);
 80012a6:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80012aa:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80012ae:	f7ff fda7 	bl	8000e00 <bit_reverse>
 80012b2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		if (d < k) {
 80012b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80012ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012be:	429a      	cmp	r2, r3
 80012c0:	f280 809c 	bge.w	80013fc <FFTcore+0x5a4>
			int it;
			for (it = 0; it<M; ++it) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80012c8:	e092      	b.n	80013f0 <FFTcore+0x598>
				int ind1 = (tran == 't') ? d * Ldr + it : d + Ldr * it;
 80012ca:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80012ce:	2b74      	cmp	r3, #116	; 0x74
 80012d0:	d107      	bne.n	80012e2 <FFTcore+0x48a>
 80012d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	fb02 f203 	mul.w	r2, r2, r3
 80012dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012de:	4413      	add	r3, r2
 80012e0:	e006      	b.n	80012f0 <FFTcore+0x498>
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80012e6:	fb02 f203 	mul.w	r2, r2, r3
 80012ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012ee:	4413      	add	r3, r2
 80012f0:	67bb      	str	r3, [r7, #120]	; 0x78
				int ind2 = (tran == 't') ? k * Ldr + it : k + Ldr * it;
 80012f2:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80012f6:	2b74      	cmp	r3, #116	; 0x74
 80012f8:	d107      	bne.n	800130a <FFTcore+0x4b2>
 80012fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	fb02 f203 	mul.w	r2, r2, r3
 8001304:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001306:	4413      	add	r3, r2
 8001308:	e006      	b.n	8001318 <FFTcore+0x4c0>
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800130e:	fb02 f203 	mul.w	r2, r2, r3
 8001312:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001316:	4413      	add	r3, r2
 8001318:	677b      	str	r3, [r7, #116]	; 0x74
				double temp = Ar[ind1];
 800131a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	4413      	add	r3, r2
 8001322:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001326:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ar[ind1] = Ar[ind2];
 800132a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001334:	00d2      	lsls	r2, r2, #3
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	440a      	add	r2, r1
 800133a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800133e:	e9c2 3400 	strd	r3, r4, [r2]
				Ar[ind2] = temp;
 8001342:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	441a      	add	r2, r3
 800134a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800134e:	e9c2 3400 	strd	r3, r4, [r2]

				ind1 = (tran == 't') ? d * Ldi + it : d + Ldi * it;
 8001352:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001356:	2b74      	cmp	r3, #116	; 0x74
 8001358:	d108      	bne.n	800136c <FFTcore+0x514>
 800135a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800135e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001362:	fb02 f203 	mul.w	r2, r2, r3
 8001366:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001368:	4413      	add	r3, r2
 800136a:	e007      	b.n	800137c <FFTcore+0x524>
 800136c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001370:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001372:	fb02 f203 	mul.w	r2, r2, r3
 8001376:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800137a:	4413      	add	r3, r2
 800137c:	67bb      	str	r3, [r7, #120]	; 0x78
				ind2 = (tran == 't') ? k * Ldi + it : k + Ldi * it;
 800137e:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001382:	2b74      	cmp	r3, #116	; 0x74
 8001384:	d108      	bne.n	8001398 <FFTcore+0x540>
 8001386:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800138a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800138e:	fb02 f203 	mul.w	r2, r2, r3
 8001392:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001394:	4413      	add	r3, r2
 8001396:	e007      	b.n	80013a8 <FFTcore+0x550>
 8001398:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800139c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800139e:	fb02 f203 	mul.w	r2, r2, r3
 80013a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013a6:	4413      	add	r3, r2
 80013a8:	677b      	str	r3, [r7, #116]	; 0x74
				temp = Ai[ind1];
 80013aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80013b2:	4413      	add	r3, r2
 80013b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013b8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ai[ind1] = Ai[ind2];
 80013bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80013c4:	4413      	add	r3, r2
 80013c6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80013c8:	00d2      	lsls	r2, r2, #3
 80013ca:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80013ce:	440a      	add	r2, r1
 80013d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013d4:	e9c2 3400 	strd	r3, r4, [r2]
				Ai[ind2] = temp;
 80013d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80013e0:	441a      	add	r2, r3
 80013e2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80013e6:	e9c2 3400 	strd	r3, r4, [r2]
			for (it = 0; it<M; ++it) {
 80013ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80013ec:	3301      	adds	r3, #1
 80013ee:	67fb      	str	r3, [r7, #124]	; 0x7c
 80013f0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80013f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013f6:	429a      	cmp	r2, r3
 80013f8:	f6ff af67 	blt.w	80012ca <FFTcore+0x472>
	for (d = 0; d<N; ++d) {
 80013fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001400:	3301      	adds	r3, #1
 8001402:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001406:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800140a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800140e:	429a      	cmp	r2, r3
 8001410:	f6ff af49 	blt.w	80012a6 <FFTcore+0x44e>
			}
		}
	}
}
 8001414:	bf00      	nop
 8001416:	37a0      	adds	r7, #160	; 0xa0
 8001418:	46bd      	mov	sp, r7
 800141a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800141e:	bf00      	nop
 8001420:	54442d18 	.word	0x54442d18
 8001424:	401921fb 	.word	0x401921fb

08001428 <DCT2>:

void DCT2(int N, double* x) {
 8001428:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800142c:	b092      	sub	sp, #72	; 0x48
 800142e:	af04      	add	r7, sp, #16
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	6039      	str	r1, [r7, #0]
	double* Ar = (double*)malloc(4 * N * sizeof(double));
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	015b      	lsls	r3, r3, #5
 8001438:	4618      	mov	r0, r3
 800143a:	f004 fedb 	bl	80061f4 <malloc>
 800143e:	4603      	mov	r3, r0
 8001440:	633b      	str	r3, [r7, #48]	; 0x30
	//assert(Ar != NULL);
	double* Ai = Ar + 2 * N;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	011b      	lsls	r3, r3, #4
 8001446:	461a      	mov	r2, r3
 8001448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800144a:	4413      	add	r3, r2
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
	memset(Ar, 0, 4 * N * sizeof(double));
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	015b      	lsls	r3, r3, #5
 8001452:	461a      	mov	r2, r3
 8001454:	2100      	movs	r1, #0
 8001456:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001458:	f004 fee7 	bl	800622a <memset>
	int n;
	for (n = 0; n<N; ++n) Ar[n] = x[n];
 800145c:	2300      	movs	r3, #0
 800145e:	637b      	str	r3, [r7, #52]	; 0x34
 8001460:	e00e      	b.n	8001480 <DCT2+0x58>
 8001462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	4413      	add	r3, r2
 800146a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800146c:	00d2      	lsls	r2, r2, #3
 800146e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001470:	440a      	add	r2, r1
 8001472:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001476:	e9c2 3400 	strd	r3, r4, [r2]
 800147a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800147c:	3301      	adds	r3, #1
 800147e:	637b      	str	r3, [r7, #52]	; 0x34
 8001480:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	429a      	cmp	r2, r3
 8001486:	dbec      	blt.n	8001462 <DCT2+0x3a>
	for (n = N; n<2 * N; ++n) Ar[n] = x[2 * N - 1 - n];
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	637b      	str	r3, [r7, #52]	; 0x34
 800148c:	e012      	b.n	80014b4 <DCT2+0x8c>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	1e5a      	subs	r2, r3, #1
 8001494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	4413      	add	r3, r2
 800149e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014a0:	00d2      	lsls	r2, r2, #3
 80014a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80014a4:	440a      	add	r2, r1
 80014a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80014aa:	e9c2 3400 	strd	r3, r4, [r2]
 80014ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014b0:	3301      	adds	r3, #1
 80014b2:	637b      	str	r3, [r7, #52]	; 0x34
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014ba:	429a      	cmp	r2, r3
 80014bc:	dbe7      	blt.n	800148e <DCT2+0x66>
	FFTcore(2 * N, 1, Ar, 2 * n, Ai, 2 * n, 'n', 'f');
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	0058      	lsls	r0, r3, #1
 80014c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014c4:	0059      	lsls	r1, r3, #1
 80014c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	2266      	movs	r2, #102	; 0x66
 80014cc:	9203      	str	r2, [sp, #12]
 80014ce:	226e      	movs	r2, #110	; 0x6e
 80014d0:	9202      	str	r2, [sp, #8]
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	460b      	mov	r3, r1
 80014da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014dc:	2101      	movs	r1, #1
 80014de:	f7ff fcbb 	bl	8000e58 <FFTcore>
	double g = M_PI / (2 * N), p = sqrt(2.0 / N), po = sqrt(1.0 / N);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7fe ffc8 	bl	800047c <__aeabi_i2d>
 80014ec:	4603      	mov	r3, r0
 80014ee:	460c      	mov	r4, r1
 80014f0:	461a      	mov	r2, r3
 80014f2:	4623      	mov	r3, r4
 80014f4:	a161      	add	r1, pc, #388	; (adr r1, 800167c <DCT2+0x254>)
 80014f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014fa:	f7ff f953 	bl	80007a4 <__aeabi_ddiv>
 80014fe:	4603      	mov	r3, r0
 8001500:	460c      	mov	r4, r1
 8001502:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7fe ffb8 	bl	800047c <__aeabi_i2d>
 800150c:	4603      	mov	r3, r0
 800150e:	460c      	mov	r4, r1
 8001510:	461a      	mov	r2, r3
 8001512:	4623      	mov	r3, r4
 8001514:	f04f 0000 	mov.w	r0, #0
 8001518:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800151c:	f7ff f942 	bl	80007a4 <__aeabi_ddiv>
 8001520:	4603      	mov	r3, r0
 8001522:	460c      	mov	r4, r1
 8001524:	ec44 3b17 	vmov	d7, r3, r4
 8001528:	eeb0 0a47 	vmov.f32	s0, s14
 800152c:	eef0 0a67 	vmov.f32	s1, s15
 8001530:	f006 fd5e 	bl	8007ff0 <sqrt>
 8001534:	ed87 0b06 	vstr	d0, [r7, #24]
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7fe ff9f 	bl	800047c <__aeabi_i2d>
 800153e:	4603      	mov	r3, r0
 8001540:	460c      	mov	r4, r1
 8001542:	461a      	mov	r2, r3
 8001544:	4623      	mov	r3, r4
 8001546:	f04f 0000 	mov.w	r0, #0
 800154a:	494b      	ldr	r1, [pc, #300]	; (8001678 <DCT2+0x250>)
 800154c:	f7ff f92a 	bl	80007a4 <__aeabi_ddiv>
 8001550:	4603      	mov	r3, r0
 8001552:	460c      	mov	r4, r1
 8001554:	ec44 3b17 	vmov	d7, r3, r4
 8001558:	eeb0 0a47 	vmov.f32	s0, s14
 800155c:	eef0 0a67 	vmov.f32	s1, s15
 8001560:	f006 fd46 	bl	8007ff0 <sqrt>
 8001564:	ed87 0b04 	vstr	d0, [r7, #16]
	for (n = 0; n<N; ++n) {
 8001568:	2300      	movs	r3, #0
 800156a:	637b      	str	r3, [r7, #52]	; 0x34
 800156c:	e076      	b.n	800165c <DCT2+0x234>
		double z = (Ar[n] * cos(n*g) + Ai[n] * sin(n*g)) / 2;
 800156e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001574:	4413      	add	r3, r2
 8001576:	e9d3 4500 	ldrd	r4, r5, [r3]
 800157a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800157c:	f7fe ff7e 	bl	800047c <__aeabi_i2d>
 8001580:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001584:	f7fe ffe4 	bl	8000550 <__aeabi_dmul>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	ec43 2b17 	vmov	d7, r2, r3
 8001590:	eeb0 0a47 	vmov.f32	s0, s14
 8001594:	eef0 0a67 	vmov.f32	s1, s15
 8001598:	f006 fc9e 	bl	8007ed8 <cos>
 800159c:	ec53 2b10 	vmov	r2, r3, d0
 80015a0:	4620      	mov	r0, r4
 80015a2:	4629      	mov	r1, r5
 80015a4:	f7fe ffd4 	bl	8000550 <__aeabi_dmul>
 80015a8:	4603      	mov	r3, r0
 80015aa:	460c      	mov	r4, r1
 80015ac:	4698      	mov	r8, r3
 80015ae:	46a1      	mov	r9, r4
 80015b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015b6:	4413      	add	r3, r2
 80015b8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80015bc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80015be:	f7fe ff5d 	bl	800047c <__aeabi_i2d>
 80015c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015c6:	f7fe ffc3 	bl	8000550 <__aeabi_dmul>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	ec43 2b17 	vmov	d7, r2, r3
 80015d2:	eeb0 0a47 	vmov.f32	s0, s14
 80015d6:	eef0 0a67 	vmov.f32	s1, s15
 80015da:	f006 fcc1 	bl	8007f60 <sin>
 80015de:	ec53 2b10 	vmov	r2, r3, d0
 80015e2:	4620      	mov	r0, r4
 80015e4:	4629      	mov	r1, r5
 80015e6:	f7fe ffb3 	bl	8000550 <__aeabi_dmul>
 80015ea:	4603      	mov	r3, r0
 80015ec:	460c      	mov	r4, r1
 80015ee:	461a      	mov	r2, r3
 80015f0:	4623      	mov	r3, r4
 80015f2:	4640      	mov	r0, r8
 80015f4:	4649      	mov	r1, r9
 80015f6:	f7fe fdf5 	bl	80001e4 <__adddf3>
 80015fa:	4603      	mov	r3, r0
 80015fc:	460c      	mov	r4, r1
 80015fe:	4618      	mov	r0, r3
 8001600:	4621      	mov	r1, r4
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800160a:	f7ff f8cb 	bl	80007a4 <__aeabi_ddiv>
 800160e:	4603      	mov	r3, r0
 8001610:	460c      	mov	r4, r1
 8001612:	e9c7 3402 	strd	r3, r4, [r7, #8]
		if (n == 0) x[n] = po * z;
 8001616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10e      	bne.n	800163a <DCT2+0x212>
 800161c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800161e:	00db      	lsls	r3, r3, #3
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	18d5      	adds	r5, r2, r3
 8001624:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001628:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800162c:	f7fe ff90 	bl	8000550 <__aeabi_dmul>
 8001630:	4603      	mov	r3, r0
 8001632:	460c      	mov	r4, r1
 8001634:	e9c5 3400 	strd	r3, r4, [r5]
 8001638:	e00d      	b.n	8001656 <DCT2+0x22e>
		else     x[n] = p * z;
 800163a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	18d5      	adds	r5, r2, r3
 8001642:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001646:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800164a:	f7fe ff81 	bl	8000550 <__aeabi_dmul>
 800164e:	4603      	mov	r3, r0
 8001650:	460c      	mov	r4, r1
 8001652:	e9c5 3400 	strd	r3, r4, [r5]
	for (n = 0; n<N; ++n) {
 8001656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001658:	3301      	adds	r3, #1
 800165a:	637b      	str	r3, [r7, #52]	; 0x34
 800165c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	429a      	cmp	r2, r3
 8001662:	db84      	blt.n	800156e <DCT2+0x146>
	}
	free(Ar);
 8001664:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001666:	f004 fdcd 	bl	8006204 <free>
}
 800166a:	bf00      	nop
 800166c:	3738      	adds	r7, #56	; 0x38
 800166e:	46bd      	mov	sp, r7
 8001670:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001674:	f3af 8000 	nop.w
 8001678:	3ff00000 	.word	0x3ff00000
 800167c:	54442d18 	.word	0x54442d18
 8001680:	400921fb 	.word	0x400921fb

08001684 <dct_test>:


void dct_test(double * z, double * data, int m) {
 8001684:	b590      	push	{r4, r7, lr}
 8001686:	b087      	sub	sp, #28
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]

	int i;
	for (i = 0; i < m; ++i) z[i] =  data[i];
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	e00e      	b.n	80016b4 <dct_test+0x30>
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	4413      	add	r3, r2
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	00d2      	lsls	r2, r2, #3
 80016a2:	68f9      	ldr	r1, [r7, #12]
 80016a4:	440a      	add	r2, r1
 80016a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016aa:	e9c2 3400 	strd	r3, r4, [r2]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	3301      	adds	r3, #1
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dbec      	blt.n	8001696 <dct_test+0x12>

	DCT2(m, z);
 80016bc:	68f9      	ldr	r1, [r7, #12]
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff feb2 	bl	8001428 <DCT2>
}
 80016c4:	bf00      	nop
 80016c6:	371c      	adds	r7, #28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	0000      	movs	r0, r0
	...

080016d0 <parse_buffer>:
double ring_current_history[10] = {0};
double pinky_current_history[10] = {0};
char is_blocked[6] = {0};
char is_open = 0;

int parse_buffer(void) {
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
	char delim[] = "\n";
 80016d6:	230a      	movs	r3, #10
 80016d8:	803b      	strh	r3, [r7, #0]
	char *ptr = strtok((char*)RX_data, delim);
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	4824      	ldr	r0, [pc, #144]	; (8001770 <parse_buffer+0xa0>)
 80016e0:	f005 f9ae 	bl	8006a40 <strtok>
 80016e4:	60f8      	str	r0, [r7, #12]
	int sample_number = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
	while(ptr != NULL)
 80016ea:	e032      	b.n	8001752 <parse_buffer+0x82>
	{
		long value = atol(ptr);
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f004 fd3f 	bl	8006170 <atol>
 80016f2:	6078      	str	r0, [r7, #4]
		if (SVM.complete) { // this should be svm.complete
 80016f4:	4b1f      	ldr	r3, [pc, #124]	; (8001774 <parse_buffer+0xa4>)
 80016f6:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d010      	beq.n	8001720 <parse_buffer+0x50>
			parsed_epoch_data[sample_number] = ((double)value) / EEG_SCALE_FACTOR;
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7fe febc 	bl	800047c <__aeabi_i2d>
 8001704:	a318      	add	r3, pc, #96	; (adr r3, 8001768 <parse_buffer+0x98>)
 8001706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170a:	f7ff f84b 	bl	80007a4 <__aeabi_ddiv>
 800170e:	4603      	mov	r3, r0
 8001710:	460c      	mov	r4, r1
 8001712:	4919      	ldr	r1, [pc, #100]	; (8001778 <parse_buffer+0xa8>)
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	00d2      	lsls	r2, r2, #3
 8001718:	440a      	add	r2, r1
 800171a:	e9c2 3400 	strd	r3, r4, [r2]
 800171e:	e00f      	b.n	8001740 <parse_buffer+0x70>
		}
		else {
			parsed_epoch_data[sample_number] = ((double)value) / SVM_SCALE_FACTOR;
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7fe feab 	bl	800047c <__aeabi_i2d>
 8001726:	a310      	add	r3, pc, #64	; (adr r3, 8001768 <parse_buffer+0x98>)
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	f7ff f83a 	bl	80007a4 <__aeabi_ddiv>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	4910      	ldr	r1, [pc, #64]	; (8001778 <parse_buffer+0xa8>)
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	00d2      	lsls	r2, r2, #3
 800173a:	440a      	add	r2, r1
 800173c:	e9c2 3400 	strd	r3, r4, [r2]
		}
		sample_number++;
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	3301      	adds	r3, #1
 8001744:	60bb      	str	r3, [r7, #8]
		ptr = strtok(NULL, delim);
 8001746:	463b      	mov	r3, r7
 8001748:	4619      	mov	r1, r3
 800174a:	2000      	movs	r0, #0
 800174c:	f005 f978 	bl	8006a40 <strtok>
 8001750:	60f8      	str	r0, [r7, #12]
	while(ptr != NULL)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1c9      	bne.n	80016ec <parse_buffer+0x1c>
	}
	return sample_number;
 8001758:	68bb      	ldr	r3, [r7, #8]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bd90      	pop	{r4, r7, pc}
 8001762:	bf00      	nop
 8001764:	f3af 8000 	nop.w
 8001768:	00000000 	.word	0x00000000
 800176c:	40f86a00 	.word	0x40f86a00
 8001770:	200001fc 	.word	0x200001fc
 8001774:	20001708 	.word	0x20001708
 8001778:	20000d00 	.word	0x20000d00

0800177c <process_sample>:

void process_sample(double coeffs[]) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    parse_buffer();
 8001784:	f7ff ffa4 	bl	80016d0 <parse_buffer>
	// Process this epoch
	int number_of_samples = sizeof(parsed_epoch_data) / sizeof(double);
 8001788:	f44f 7380 	mov.w	r3, #256	; 0x100
 800178c:	60fb      	str	r3, [r7, #12]

	dct_test(coeffs, parsed_epoch_data, number_of_samples);
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	4903      	ldr	r1, [pc, #12]	; (80017a0 <process_sample+0x24>)
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ff76 	bl	8001684 <dct_test>
		HAL_UART_Transmit(&huart4, (unsigned char *)data_string, CHARS_PER_SAMPLE, 0xFFFF);
		HAL_UART_Transmit(&huart4, (unsigned char *)"\n\r", 3, 0xFFFF);
	}
#endif

}
 8001798:	bf00      	nop
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000d00 	.word	0x20000d00

080017a4 <build_model>:
	}

}
#endif

void build_model(void) {
 80017a4:	b5b0      	push	{r4, r5, r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
	parse_buffer();
 80017aa:	f7ff ff91 	bl	80016d0 <parse_buffer>
	if (SVM.has_vector == 0) {
 80017ae:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <build_model+0x108>)
 80017b0:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d14f      	bne.n	8001858 <build_model+0xb4>
 80017b8:	466b      	mov	r3, sp
 80017ba:	461d      	mov	r5, r3
		/* Load the weight vector */
		int number_of_weights = sizeof(parsed_epoch_data) / sizeof(double);   // Get the number of coefficients in the weight vector
 80017bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017c0:	60bb      	str	r3, [r7, #8]
		double vect[number_of_weights];      // This is an array to hold the weights once converted to double from long
 80017c2:	68b8      	ldr	r0, [r7, #8]
 80017c4:	1e43      	subs	r3, r0, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	4603      	mov	r3, r0
 80017ca:	4619      	mov	r1, r3
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	f04f 0400 	mov.w	r4, #0
 80017d8:	0194      	lsls	r4, r2, #6
 80017da:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80017de:	018b      	lsls	r3, r1, #6
 80017e0:	4603      	mov	r3, r0
 80017e2:	4619      	mov	r1, r3
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	f04f 0400 	mov.w	r4, #0
 80017f0:	0194      	lsls	r4, r2, #6
 80017f2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80017f6:	018b      	lsls	r3, r1, #6
 80017f8:	4603      	mov	r3, r0
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	3307      	adds	r3, #7
 80017fe:	3307      	adds	r3, #7
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	ebad 0d03 	sub.w	sp, sp, r3
 8001808:	466b      	mov	r3, sp
 800180a:	3307      	adds	r3, #7
 800180c:	08db      	lsrs	r3, r3, #3
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	603b      	str	r3, [r7, #0]
		for (int i = 0; i < number_of_weights; i++) {
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	e00e      	b.n	8001836 <build_model+0x92>
			vect[i] = (parsed_epoch_data[i]); // Convert the weight to double then divide by the scale factor
 8001818:	4a25      	ldr	r2, [pc, #148]	; (80018b0 <build_model+0x10c>)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	4413      	add	r3, r2
 8001820:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001824:	6839      	ldr	r1, [r7, #0]
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	00d2      	lsls	r2, r2, #3
 800182a:	440a      	add	r2, r1
 800182c:	e9c2 3400 	strd	r3, r4, [r2]
		for (int i = 0; i < number_of_weights; i++) {
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	3301      	adds	r3, #1
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	429a      	cmp	r2, r3
 800183c:	dbec      	blt.n	8001818 <build_model+0x74>
		}
		//SVM->weight_vector = malloc(number_of_weights * sizeof(double));
		memcpy(SVM.weight_vector, vect, sizeof(vect));   // Store the scaled weights into the model, SVM.weight_vector is no longer NULL
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	4602      	mov	r2, r0
 8001842:	00d2      	lsls	r2, r2, #3
 8001844:	4619      	mov	r1, r3
 8001846:	4819      	ldr	r0, [pc, #100]	; (80018ac <build_model+0x108>)
 8001848:	f004 fce4 	bl	8006214 <memcpy>
		SVM.has_vector = 1;
 800184c:	4b17      	ldr	r3, [pc, #92]	; (80018ac <build_model+0x108>)
 800184e:	2201      	movs	r2, #1
 8001850:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
 8001854:	46ad      	mov	sp, r5
		close_hand();
#ifdef PRINTING_MODEL
		print_model(SVM);
#endif
	}
}
 8001856:	e025      	b.n	80018a4 <build_model+0x100>
		SVM.scale = (parsed_epoch_data[0]);
 8001858:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <build_model+0x10c>)
 800185a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800185e:	4a13      	ldr	r2, [pc, #76]	; (80018ac <build_model+0x108>)
 8001860:	f602 0208 	addw	r2, r2, #2056	; 0x808
 8001864:	e9c2 3400 	strd	r3, r4, [r2]
		SVM.offset = (parsed_epoch_data[1]);
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <build_model+0x10c>)
 800186a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800186e:	4a0f      	ldr	r2, [pc, #60]	; (80018ac <build_model+0x108>)
 8001870:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001874:	e9c2 3400 	strd	r3, r4, [r2]
		SVM.dimension = (parsed_epoch_data[2]);
 8001878:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <build_model+0x10c>)
 800187a:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800187e:	4618      	mov	r0, r3
 8001880:	4621      	mov	r1, r4
 8001882:	f7ff f915 	bl	8000ab0 <__aeabi_d2iz>
 8001886:	4602      	mov	r2, r0
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <build_model+0x108>)
 800188a:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
		SVM.complete = 1;
 800188e:	4b07      	ldr	r3, [pc, #28]	; (80018ac <build_model+0x108>)
 8001890:	2201      	movs	r2, #1
 8001892:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
		open_hand();
 8001896:	f000 f8b7 	bl	8001a08 <open_hand>
		HAL_Delay(250);
 800189a:	20fa      	movs	r0, #250	; 0xfa
 800189c:	f001 f9b8 	bl	8002c10 <HAL_Delay>
		close_hand();
 80018a0:	f000 f870 	bl	8001984 <close_hand>
}
 80018a4:	bf00      	nop
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bdb0      	pop	{r4, r5, r7, pc}
 80018ac:	20001708 	.word	0x20001708
 80018b0:	20000d00 	.word	0x20000d00

080018b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	6018      	str	r0, [r3, #0]
	if (SVM.complete) { //should be complete not not complete
 80018c0:	4b1e      	ldr	r3, [pc, #120]	; (800193c <HAL_UART_RxCpltCallback+0x88>)
 80018c2:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d02a      	beq.n	8001920 <HAL_UART_RxCpltCallback+0x6c>
		double coeffs[EPOCH_LENGTH_SAMPLES] = {0};
 80018ca:	f107 0308 	add.w	r3, r7, #8
 80018ce:	4618      	mov	r0, r3
 80018d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018d4:	461a      	mov	r2, r3
 80018d6:	2100      	movs	r1, #0
 80018d8:	f004 fca7 	bl	800622a <memset>
        process_sample(coeffs);
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff4b 	bl	800177c <process_sample>
        double prediction = Linear_SVM_Predict(&SVM, coeffs);
 80018e6:	f107 0308 	add.w	r3, r7, #8
 80018ea:	4619      	mov	r1, r3
 80018ec:	4813      	ldr	r0, [pc, #76]	; (800193c <HAL_UART_RxCpltCallback+0x88>)
 80018ee:	f001 f837 	bl	8002960 <Linear_SVM_Predict>
 80018f2:	f607 0308 	addw	r3, r7, #2056	; 0x808
 80018f6:	ed83 0b00 	vstr	d0, [r3]
        if (prediction < 0) {
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	f607 0108 	addw	r1, r7, #2056	; 0x808
 8001906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800190a:	f7ff f893 	bl	8000a34 <__aeabi_dcmplt>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d002      	beq.n	800191a <HAL_UART_RxCpltCallback+0x66>
        	open_hand();
 8001914:	f000 f878 	bl	8001a08 <open_hand>
 8001918:	e004      	b.n	8001924 <HAL_UART_RxCpltCallback+0x70>
        }
        else {
        	close_hand();
 800191a:	f000 f833 	bl	8001984 <close_hand>
 800191e:	e001      	b.n	8001924 <HAL_UART_RxCpltCallback+0x70>
        }
	}
	else {        //This happens when we haven't got the model yet
		/* Get the model */
		build_model();
 8001920:	f7ff ff40 	bl	80017a4 <build_model>
	}
	HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE); // Start listening. You now have 1 epoch to process this epoch
 8001924:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 8001928:	4905      	ldr	r1, [pc, #20]	; (8001940 <HAL_UART_RxCpltCallback+0x8c>)
 800192a:	4806      	ldr	r0, [pc, #24]	; (8001944 <HAL_UART_RxCpltCallback+0x90>)
 800192c:	f003 fe19 	bl	8005562 <HAL_UART_Receive_IT>
}
 8001930:	bf00      	nop
 8001932:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20001708 	.word	0x20001708
 8001940:	200001fc 	.word	0x200001fc
 8001944:	20002050 	.word	0x20002050

08001948 <user_pwm_setvalue>:

void user_pwm_setvalue(long value, TIM_HandleTypeDef* timer, uint32_t channel)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08c      	sub	sp, #48	; 0x30
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001954:	2360      	movs	r3, #96	; 0x60
 8001956:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = value;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, channel);
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	4619      	mov	r1, r3
 800196c:	68b8      	ldr	r0, [r7, #8]
 800196e:	f003 f8a1 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(timer, channel);
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	68b8      	ldr	r0, [r7, #8]
 8001976:	f003 f85f 	bl	8004a38 <HAL_TIM_PWM_Start>
}
 800197a:	bf00      	nop
 800197c:	3730      	adds	r7, #48	; 0x30
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <close_hand>:

void close_hand(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
	char old_state = is_open;
 800198a:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <close_hand+0x74>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	70fb      	strb	r3, [r7, #3]
	  user_pwm_setvalue(32, &htim3, TIM_CHANNEL_1);
 8001990:	2200      	movs	r2, #0
 8001992:	491a      	ldr	r1, [pc, #104]	; (80019fc <close_hand+0x78>)
 8001994:	2020      	movs	r0, #32
 8001996:	f7ff ffd7 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(28, &htim3, TIM_CHANNEL_2);
 800199a:	2204      	movs	r2, #4
 800199c:	4917      	ldr	r1, [pc, #92]	; (80019fc <close_hand+0x78>)
 800199e:	201c      	movs	r0, #28
 80019a0:	f7ff ffd2 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(25, &htim3, TIM_CHANNEL_3);
 80019a4:	2208      	movs	r2, #8
 80019a6:	4915      	ldr	r1, [pc, #84]	; (80019fc <close_hand+0x78>)
 80019a8:	2019      	movs	r0, #25
 80019aa:	f7ff ffcd 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(25, &htim3, TIM_CHANNEL_4);
 80019ae:	220c      	movs	r2, #12
 80019b0:	4912      	ldr	r1, [pc, #72]	; (80019fc <close_hand+0x78>)
 80019b2:	2019      	movs	r0, #25
 80019b4:	f7ff ffc8 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(25, &htim4, TIM_CHANNEL_1);
 80019b8:	2200      	movs	r2, #0
 80019ba:	4911      	ldr	r1, [pc, #68]	; (8001a00 <close_hand+0x7c>)
 80019bc:	2019      	movs	r0, #25
 80019be:	f7ff ffc3 	bl	8001948 <user_pwm_setvalue>
	  is_open = 0;
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <close_hand+0x74>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
	  if (is_open != old_state) {
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <close_hand+0x74>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	78fa      	ldrb	r2, [r7, #3]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d00d      	beq.n	80019ee <close_hand+0x6a>
		  for (int i = 0; i < 5; i++) {
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	e007      	b.n	80019e8 <close_hand+0x64>
			  is_blocked[i] = 0;
 80019d8:	4a0a      	ldr	r2, [pc, #40]	; (8001a04 <close_hand+0x80>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 5; i++) {
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	3301      	adds	r3, #1
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	ddf4      	ble.n	80019d8 <close_hand+0x54>
		  }
	  }
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20001696 	.word	0x20001696
 80019fc:	20001f68 	.word	0x20001f68
 8001a00:	20001f28 	.word	0x20001f28
 8001a04:	20001690 	.word	0x20001690

08001a08 <open_hand>:

void open_hand(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
	char old_state = is_open;
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <open_hand+0x74>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	70fb      	strb	r3, [r7, #3]
	  user_pwm_setvalue(11, &htim3, TIM_CHANNEL_1);
 8001a14:	2200      	movs	r2, #0
 8001a16:	491a      	ldr	r1, [pc, #104]	; (8001a80 <open_hand+0x78>)
 8001a18:	200b      	movs	r0, #11
 8001a1a:	f7ff ff95 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(13, &htim3, TIM_CHANNEL_2);
 8001a1e:	2204      	movs	r2, #4
 8001a20:	4917      	ldr	r1, [pc, #92]	; (8001a80 <open_hand+0x78>)
 8001a22:	200d      	movs	r0, #13
 8001a24:	f7ff ff90 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(13, &htim3, TIM_CHANNEL_3);
 8001a28:	2208      	movs	r2, #8
 8001a2a:	4915      	ldr	r1, [pc, #84]	; (8001a80 <open_hand+0x78>)
 8001a2c:	200d      	movs	r0, #13
 8001a2e:	f7ff ff8b 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(13, &htim3, TIM_CHANNEL_4);
 8001a32:	220c      	movs	r2, #12
 8001a34:	4912      	ldr	r1, [pc, #72]	; (8001a80 <open_hand+0x78>)
 8001a36:	200d      	movs	r0, #13
 8001a38:	f7ff ff86 	bl	8001948 <user_pwm_setvalue>
	  user_pwm_setvalue(13, &htim4, TIM_CHANNEL_1);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	4911      	ldr	r1, [pc, #68]	; (8001a84 <open_hand+0x7c>)
 8001a40:	200d      	movs	r0, #13
 8001a42:	f7ff ff81 	bl	8001948 <user_pwm_setvalue>
	  is_open = 1;
 8001a46:	4b0d      	ldr	r3, [pc, #52]	; (8001a7c <open_hand+0x74>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	701a      	strb	r2, [r3, #0]
	  if (is_open != old_state) {
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <open_hand+0x74>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	78fa      	ldrb	r2, [r7, #3]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d00d      	beq.n	8001a72 <open_hand+0x6a>
		  for (int i = 0; i < 5; i++) {
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	e007      	b.n	8001a6c <open_hand+0x64>
			  is_blocked[i] = 0;
 8001a5c:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <open_hand+0x80>)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 5; i++) {
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	ddf4      	ble.n	8001a5c <open_hand+0x54>
		  }
	  }
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20001696 	.word	0x20001696
 8001a80:	20001f68 	.word	0x20001f68
 8001a84:	20001f28 	.word	0x20001f28
 8001a88:	20001690 	.word	0x20001690
 8001a8c:	00000000 	.word	0x00000000

08001a90 <convert_ADC_to_volts>:

double convert_ADC_to_volts(uint32_t adc_count) {
 8001a90:	b590      	push	{r4, r7, lr}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	return ((double)adc_count * ((ADC_VREF) / (ADC_MAX_COUNT)) * FEEDBACK_GAIN);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7fe fcdf 	bl	800045c <__aeabi_ui2d>
 8001a9e:	a30d      	add	r3, pc, #52	; (adr r3, 8001ad4 <convert_ADC_to_volts+0x44>)
 8001aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa4:	f7fe fd54 	bl	8000550 <__aeabi_dmul>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	4618      	mov	r0, r3
 8001aae:	4621      	mov	r1, r4
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <convert_ADC_to_volts+0x40>)
 8001ab6:	f7fe fd4b 	bl	8000550 <__aeabi_dmul>
 8001aba:	4603      	mov	r3, r0
 8001abc:	460c      	mov	r4, r1
 8001abe:	ec44 3b17 	vmov	d7, r3, r4
}
 8001ac2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ac6:	eef0 0a67 	vmov.f32	s1, s15
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd90      	pop	{r4, r7, pc}
 8001ad0:	40180000 	.word	0x40180000
 8001ad4:	e734d9b4 	.word	0xe734d9b4
 8001ad8:	3f4a680c 	.word	0x3f4a680c

08001adc <ohms_law>:

double ohms_law(double volts, double resistance) {
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	ed87 0b02 	vstr	d0, [r7, #8]
 8001ae6:	ed87 1b00 	vstr	d1, [r7]
	if (resistance) {
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	f04f 0300 	mov.w	r3, #0
 8001af2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001af6:	f7fe ff93 	bl	8000a20 <__aeabi_dcmpeq>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d108      	bne.n	8001b12 <ohms_law+0x36>
	return (volts / resistance);
 8001b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b08:	f7fe fe4c 	bl	80007a4 <__aeabi_ddiv>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	460c      	mov	r4, r1
 8001b10:	e003      	b.n	8001b1a <ohms_law+0x3e>
	}
	return 0;
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	f04f 0400 	mov.w	r4, #0
 8001b1a:	ec44 3b17 	vmov	d7, r3, r4
}
 8001b1e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b22:	eef0 0a67 	vmov.f32	s1, s15
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd90      	pop	{r4, r7, pc}

08001b2c <moving_average>:

double moving_average(double data[], int length) {
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b087      	sub	sp, #28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
	if (length == 0) {
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d104      	bne.n	8001b46 <moving_average+0x1a>
		return 0.0;
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	f04f 0400 	mov.w	r4, #0
 8001b44:	e02c      	b.n	8001ba0 <moving_average+0x74>
	}
	double sum = 0;
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	f04f 0400 	mov.w	r4, #0
 8001b4e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for (int i = 0; i < length; i++) {
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	e012      	b.n	8001b7e <moving_average+0x52>
		sum += data[i];
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	4413      	add	r3, r2
 8001b60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4623      	mov	r3, r4
 8001b68:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b6c:	f7fe fb3a 	bl	80001e4 <__adddf3>
 8001b70:	4603      	mov	r3, r0
 8001b72:	460c      	mov	r4, r1
 8001b74:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for (int i = 0; i < length; i++) {
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	dbe8      	blt.n	8001b58 <moving_average+0x2c>
	}
	return (sum / length);
 8001b86:	6838      	ldr	r0, [r7, #0]
 8001b88:	f7fe fc78 	bl	800047c <__aeabi_i2d>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	460c      	mov	r4, r1
 8001b90:	461a      	mov	r2, r3
 8001b92:	4623      	mov	r3, r4
 8001b94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b98:	f7fe fe04 	bl	80007a4 <__aeabi_ddiv>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	460c      	mov	r4, r1
 8001ba0:	ec44 3b17 	vmov	d7, r3, r4
}
 8001ba4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ba8:	eef0 0a67 	vmov.f32	s1, s15
 8001bac:	371c      	adds	r7, #28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd90      	pop	{r4, r7, pc}
 8001bb2:	0000      	movs	r0, r0
 8001bb4:	0000      	movs	r0, r0
	...

08001bb8 <bang_bang_control>:

void bang_bang_control(void) {
 8001bb8:	b590      	push	{r4, r7, lr}
 8001bba:	b099      	sub	sp, #100	; 0x64
 8001bbc:	af00      	add	r7, sp, #0
	  double thumb_volts = convert_ADC_to_volts(adc_values[2]);    // Read voltage after thumb sense resistor
 8001bbe:	4bac      	ldr	r3, [pc, #688]	; (8001e70 <bang_bang_control+0x2b8>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff ff64 	bl	8001a90 <convert_ADC_to_volts>
 8001bc8:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
	  double index_volts = convert_ADC_to_volts(adc_values[2]);    // Read voltage after index sense resistor
 8001bcc:	4ba8      	ldr	r3, [pc, #672]	; (8001e70 <bang_bang_control+0x2b8>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff ff5d 	bl	8001a90 <convert_ADC_to_volts>
 8001bd6:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	  double middle_volts = convert_ADC_to_volts(adc_values[2]);    // Read voltage after middle sense resistor
 8001bda:	4ba5      	ldr	r3, [pc, #660]	; (8001e70 <bang_bang_control+0x2b8>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ff56 	bl	8001a90 <convert_ADC_to_volts>
 8001be4:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	  double ring_volts = convert_ADC_to_volts(adc_values[2]);    // Read voltage after ring sense resistor
 8001be8:	4ba1      	ldr	r3, [pc, #644]	; (8001e70 <bang_bang_control+0x2b8>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff4f 	bl	8001a90 <convert_ADC_to_volts>
 8001bf2:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
	  double pinky_volts = convert_ADC_to_volts(adc_values[2]);    // Read voltage after pinky sense resistor
 8001bf6:	4b9e      	ldr	r3, [pc, #632]	; (8001e70 <bang_bang_control+0x2b8>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff ff48 	bl	8001a90 <convert_ADC_to_volts>
 8001c00:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	  double ref_volts = convert_ADC_to_volts(adc_values[0]);        // Read voltage before sense resistors
 8001c04:	4b9a      	ldr	r3, [pc, #616]	; (8001e70 <bang_bang_control+0x2b8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff41 	bl	8001a90 <convert_ADC_to_volts>
 8001c0e:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28


	  double thumb_current = ohms_law(ref_volts - thumb_volts, 50);   // Compute voltage drop, then divide by 50mOhm sense resistor
 8001c12:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001c16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c1a:	f7fe fae1 	bl	80001e0 <__aeabi_dsub>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	460c      	mov	r4, r1
 8001c22:	ec44 3b17 	vmov	d7, r3, r4
 8001c26:	ed9f 1b90 	vldr	d1, [pc, #576]	; 8001e68 <bang_bang_control+0x2b0>
 8001c2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c2e:	eef0 0a67 	vmov.f32	s1, s15
 8001c32:	f7ff ff53 	bl	8001adc <ohms_law>
 8001c36:	ed87 0b08 	vstr	d0, [r7, #32]
	  double index_current = ohms_law(ref_volts - index_volts, 50);   // Compute voltage drop, then divide by 50mOhm sense resistor
 8001c3a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001c3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c42:	f7fe facd 	bl	80001e0 <__aeabi_dsub>
 8001c46:	4603      	mov	r3, r0
 8001c48:	460c      	mov	r4, r1
 8001c4a:	ec44 3b17 	vmov	d7, r3, r4
 8001c4e:	ed9f 1b86 	vldr	d1, [pc, #536]	; 8001e68 <bang_bang_control+0x2b0>
 8001c52:	eeb0 0a47 	vmov.f32	s0, s14
 8001c56:	eef0 0a67 	vmov.f32	s1, s15
 8001c5a:	f7ff ff3f 	bl	8001adc <ohms_law>
 8001c5e:	ed87 0b06 	vstr	d0, [r7, #24]
	  double middle_current = ohms_law(ref_volts - middle_volts, 50);   // Compute voltage drop, then divide by 50mOhm sense resistor
 8001c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001c66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c6a:	f7fe fab9 	bl	80001e0 <__aeabi_dsub>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	460c      	mov	r4, r1
 8001c72:	ec44 3b17 	vmov	d7, r3, r4
 8001c76:	ed9f 1b7c 	vldr	d1, [pc, #496]	; 8001e68 <bang_bang_control+0x2b0>
 8001c7a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c7e:	eef0 0a67 	vmov.f32	s1, s15
 8001c82:	f7ff ff2b 	bl	8001adc <ohms_law>
 8001c86:	ed87 0b04 	vstr	d0, [r7, #16]
	  double ring_current = ohms_law(ref_volts - ring_volts, 50);   // Compute voltage drop, then divide by 50mOhm sense resistor
 8001c8a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c92:	f7fe faa5 	bl	80001e0 <__aeabi_dsub>
 8001c96:	4603      	mov	r3, r0
 8001c98:	460c      	mov	r4, r1
 8001c9a:	ec44 3b17 	vmov	d7, r3, r4
 8001c9e:	ed9f 1b72 	vldr	d1, [pc, #456]	; 8001e68 <bang_bang_control+0x2b0>
 8001ca2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ca6:	eef0 0a67 	vmov.f32	s1, s15
 8001caa:	f7ff ff17 	bl	8001adc <ohms_law>
 8001cae:	ed87 0b02 	vstr	d0, [r7, #8]
	  double pinky_current = ohms_law(ref_volts - pinky_volts, 50);   // Compute voltage drop, then divide by 50mOhm sense resistor
 8001cb2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001cba:	f7fe fa91 	bl	80001e0 <__aeabi_dsub>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460c      	mov	r4, r1
 8001cc2:	ec44 3b17 	vmov	d7, r3, r4
 8001cc6:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8001e68 <bang_bang_control+0x2b0>
 8001cca:	eeb0 0a47 	vmov.f32	s0, s14
 8001cce:	eef0 0a67 	vmov.f32	s1, s15
 8001cd2:	f7ff ff03 	bl	8001adc <ohms_law>
 8001cd6:	ed87 0b00 	vstr	d0, [r7]



	  for (int i = 0; i < 9; i++) {
 8001cda:	2300      	movs	r3, #0
 8001cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cde:	e043      	b.n	8001d68 <bang_bang_control+0x1b0>
		  thumb_current_history[i] = thumb_current_history[i+1]; // left shift
 8001ce0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	4a63      	ldr	r2, [pc, #396]	; (8001e74 <bang_bang_control+0x2bc>)
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	4413      	add	r3, r2
 8001cea:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cee:	4961      	ldr	r1, [pc, #388]	; (8001e74 <bang_bang_control+0x2bc>)
 8001cf0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001cf2:	00d2      	lsls	r2, r2, #3
 8001cf4:	440a      	add	r2, r1
 8001cf6:	e9c2 3400 	strd	r3, r4, [r2]
		  index_current_history[i] = index_current_history[i+1]; // left shift
 8001cfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	4a5e      	ldr	r2, [pc, #376]	; (8001e78 <bang_bang_control+0x2c0>)
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	4413      	add	r3, r2
 8001d04:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d08:	495b      	ldr	r1, [pc, #364]	; (8001e78 <bang_bang_control+0x2c0>)
 8001d0a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d0c:	00d2      	lsls	r2, r2, #3
 8001d0e:	440a      	add	r2, r1
 8001d10:	e9c2 3400 	strd	r3, r4, [r2]
		  middle_current_history[i] = middle_current_history[i+1]; // left shift
 8001d14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d16:	3301      	adds	r3, #1
 8001d18:	4a58      	ldr	r2, [pc, #352]	; (8001e7c <bang_bang_control+0x2c4>)
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d22:	4956      	ldr	r1, [pc, #344]	; (8001e7c <bang_bang_control+0x2c4>)
 8001d24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d26:	00d2      	lsls	r2, r2, #3
 8001d28:	440a      	add	r2, r1
 8001d2a:	e9c2 3400 	strd	r3, r4, [r2]
		  ring_current_history[i] = ring_current_history[i+1]; // left shift
 8001d2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d30:	3301      	adds	r3, #1
 8001d32:	4a53      	ldr	r2, [pc, #332]	; (8001e80 <bang_bang_control+0x2c8>)
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4413      	add	r3, r2
 8001d38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d3c:	4950      	ldr	r1, [pc, #320]	; (8001e80 <bang_bang_control+0x2c8>)
 8001d3e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d40:	00d2      	lsls	r2, r2, #3
 8001d42:	440a      	add	r2, r1
 8001d44:	e9c2 3400 	strd	r3, r4, [r2]
		  pinky_current_history[i] = pinky_current_history[i+1]; // left shift
 8001d48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	4a4d      	ldr	r2, [pc, #308]	; (8001e84 <bang_bang_control+0x2cc>)
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	4413      	add	r3, r2
 8001d52:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d56:	494b      	ldr	r1, [pc, #300]	; (8001e84 <bang_bang_control+0x2cc>)
 8001d58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d5a:	00d2      	lsls	r2, r2, #3
 8001d5c:	440a      	add	r2, r1
 8001d5e:	e9c2 3400 	strd	r3, r4, [r2]
	  for (int i = 0; i < 9; i++) {
 8001d62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d64:	3301      	adds	r3, #1
 8001d66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	ddb8      	ble.n	8001ce0 <bang_bang_control+0x128>
	  }
	  thumb_current_history[9] = thumb_current;
 8001d6e:	4a41      	ldr	r2, [pc, #260]	; (8001e74 <bang_bang_control+0x2bc>)
 8001d70:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001d74:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  index_current_history[9] = index_current;
 8001d78:	4a3f      	ldr	r2, [pc, #252]	; (8001e78 <bang_bang_control+0x2c0>)
 8001d7a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001d7e:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  middle_current_history[9] = middle_current;
 8001d82:	4a3e      	ldr	r2, [pc, #248]	; (8001e7c <bang_bang_control+0x2c4>)
 8001d84:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001d88:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  ring_current_history[9] = ring_current;
 8001d8c:	4a3c      	ldr	r2, [pc, #240]	; (8001e80 <bang_bang_control+0x2c8>)
 8001d8e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001d92:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  pinky_current_history[9] = pinky_current;
 8001d96:	4a3b      	ldr	r2, [pc, #236]	; (8001e84 <bang_bang_control+0x2cc>)
 8001d98:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001d9c:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48

	  thumb_current = moving_average(thumb_current_history, 10);
 8001da0:	210a      	movs	r1, #10
 8001da2:	4834      	ldr	r0, [pc, #208]	; (8001e74 <bang_bang_control+0x2bc>)
 8001da4:	f7ff fec2 	bl	8001b2c <moving_average>
 8001da8:	ed87 0b08 	vstr	d0, [r7, #32]
	  index_current = moving_average(index_current_history, 10);
 8001dac:	210a      	movs	r1, #10
 8001dae:	4832      	ldr	r0, [pc, #200]	; (8001e78 <bang_bang_control+0x2c0>)
 8001db0:	f7ff febc 	bl	8001b2c <moving_average>
 8001db4:	ed87 0b06 	vstr	d0, [r7, #24]
	  index_current = moving_average(middle_current_history, 10);
 8001db8:	210a      	movs	r1, #10
 8001dba:	4830      	ldr	r0, [pc, #192]	; (8001e7c <bang_bang_control+0x2c4>)
 8001dbc:	f7ff feb6 	bl	8001b2c <moving_average>
 8001dc0:	ed87 0b06 	vstr	d0, [r7, #24]
	  index_current = moving_average(ring_current_history, 10);
 8001dc4:	210a      	movs	r1, #10
 8001dc6:	482e      	ldr	r0, [pc, #184]	; (8001e80 <bang_bang_control+0x2c8>)
 8001dc8:	f7ff feb0 	bl	8001b2c <moving_average>
 8001dcc:	ed87 0b06 	vstr	d0, [r7, #24]
	  index_current = moving_average(pinky_current_history, 10);
 8001dd0:	210a      	movs	r1, #10
 8001dd2:	482c      	ldr	r0, [pc, #176]	; (8001e84 <bang_bang_control+0x2cc>)
 8001dd4:	f7ff feaa 	bl	8001b2c <moving_average>
 8001dd8:	ed87 0b06 	vstr	d0, [r7, #24]

	  if (thumb_current > 1) {
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	4b29      	ldr	r3, [pc, #164]	; (8001e88 <bang_bang_control+0x2d0>)
 8001de2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001de6:	f7fe fe43 	bl	8000a70 <__aeabi_dcmpgt>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <bang_bang_control+0x23e>
		  is_blocked[0] = 1;
 8001df0:	4b26      	ldr	r3, [pc, #152]	; (8001e8c <bang_bang_control+0x2d4>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
	  }
	  if (index_current > 1) {
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b23      	ldr	r3, [pc, #140]	; (8001e88 <bang_bang_control+0x2d0>)
 8001dfc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e00:	f7fe fe36 	bl	8000a70 <__aeabi_dcmpgt>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <bang_bang_control+0x258>
		  is_blocked[1] = 1;
 8001e0a:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <bang_bang_control+0x2d4>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	705a      	strb	r2, [r3, #1]
	  }
	  if (middle_current > 1) {
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	4b1c      	ldr	r3, [pc, #112]	; (8001e88 <bang_bang_control+0x2d0>)
 8001e16:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e1a:	f7fe fe29 	bl	8000a70 <__aeabi_dcmpgt>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d002      	beq.n	8001e2a <bang_bang_control+0x272>
		  is_blocked[2] = 1;
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <bang_bang_control+0x2d4>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	709a      	strb	r2, [r3, #2]
	  }
	  if (ring_current > 1) {
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <bang_bang_control+0x2d0>)
 8001e30:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e34:	f7fe fe1c 	bl	8000a70 <__aeabi_dcmpgt>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <bang_bang_control+0x28c>
		  is_blocked[3] = 1;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <bang_bang_control+0x2d4>)
 8001e40:	2201      	movs	r2, #1
 8001e42:	70da      	strb	r2, [r3, #3]
	  }
	  if (pinky_current > 1) {
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	4b0f      	ldr	r3, [pc, #60]	; (8001e88 <bang_bang_control+0x2d0>)
 8001e4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e4e:	f7fe fe0f 	bl	8000a70 <__aeabi_dcmpgt>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d100      	bne.n	8001e5a <bang_bang_control+0x2a2>
		  is_blocked[4] = 1;
	  }
}
 8001e58:	e002      	b.n	8001e60 <bang_bang_control+0x2a8>
		  is_blocked[4] = 1;
 8001e5a:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <bang_bang_control+0x2d4>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	711a      	strb	r2, [r3, #4]
}
 8001e60:	bf00      	nop
 8001e62:	3764      	adds	r7, #100	; 0x64
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	40490000 	.word	0x40490000
 8001e70:	20002090 	.word	0x20002090
 8001e74:	20001500 	.word	0x20001500
 8001e78:	20001550 	.word	0x20001550
 8001e7c:	200015a0 	.word	0x200015a0
 8001e80:	200015f0 	.word	0x200015f0
 8001e84:	20001640 	.word	0x20001640
 8001e88:	3ff00000 	.word	0x3ff00000
 8001e8c:	20001690 	.word	0x20001690

08001e90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e94:	f000 fe4a 	bl	8002b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e98:	f000 f83a 	bl	8001f10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e9c:	f000 fac2 	bl	8002424 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ea0:	f000 fa8a 	bl	80023b8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001ea4:	f000 f89e 	bl	8001fe4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001ea8:	f000 f942 	bl	8002130 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001eac:	f000 f9d8 	bl	8002260 <MX_TIM4_Init>
  MX_UART4_Init();
 8001eb0:	f000 fa58 	bl	8002364 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  SVM.has_vector = 0;
 8001eb4:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <main+0x68>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  SVM.complete = 0;
 8001ebc:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <main+0x68>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
  HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE);
 8001ec4:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 8001ec8:	490c      	ldr	r1, [pc, #48]	; (8001efc <main+0x6c>)
 8001eca:	480d      	ldr	r0, [pc, #52]	; (8001f00 <main+0x70>)
 8001ecc:	f003 fb49 	bl	8005562 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	480c      	ldr	r0, [pc, #48]	; (8001f04 <main+0x74>)
 8001ed4:	f002 fdb0 	bl	8004a38 <HAL_TIM_PWM_Start>
  close_hand();
 8001ed8:	f7ff fd54 	bl	8001984 <close_hand>

  HAL_ADC_Start_DMA(&hadc1, adc_values, 7);    /**< Starts the ADC in DMA Mode */
 8001edc:	2207      	movs	r2, #7
 8001ede:	490a      	ldr	r1, [pc, #40]	; (8001f08 <main+0x78>)
 8001ee0:	480a      	ldr	r0, [pc, #40]	; (8001f0c <main+0x7c>)
 8001ee2:	f000 fefb 	bl	8002cdc <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE);
 8001ee6:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 8001eea:	4904      	ldr	r1, [pc, #16]	; (8001efc <main+0x6c>)
 8001eec:	4804      	ldr	r0, [pc, #16]	; (8001f00 <main+0x70>)
 8001eee:	f003 fb38 	bl	8005562 <HAL_UART_Receive_IT>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      bang_bang_control();
 8001ef2:	f7ff fe61 	bl	8001bb8 <bang_bang_control>
	  HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE);
 8001ef6:	e7f6      	b.n	8001ee6 <main+0x56>
 8001ef8:	20001708 	.word	0x20001708
 8001efc:	200001fc 	.word	0x200001fc
 8001f00:	20002050 	.word	0x20002050
 8001f04:	20001f68 	.word	0x20001f68
 8001f08:	20002090 	.word	0x20002090
 8001f0c:	20001fa8 	.word	0x20001fa8

08001f10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b094      	sub	sp, #80	; 0x50
 8001f14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f16:	f107 0320 	add.w	r3, r7, #32
 8001f1a:	2230      	movs	r2, #48	; 0x30
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 f983 	bl	800622a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f34:	2300      	movs	r3, #0
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <SystemClock_Config+0xcc>)
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	4a27      	ldr	r2, [pc, #156]	; (8001fdc <SystemClock_Config+0xcc>)
 8001f3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f42:	6413      	str	r3, [r2, #64]	; 0x40
 8001f44:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <SystemClock_Config+0xcc>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f50:	2300      	movs	r3, #0
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	4b22      	ldr	r3, [pc, #136]	; (8001fe0 <SystemClock_Config+0xd0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a21      	ldr	r2, [pc, #132]	; (8001fe0 <SystemClock_Config+0xd0>)
 8001f5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b1f      	ldr	r3, [pc, #124]	; (8001fe0 <SystemClock_Config+0xd0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f76:	2302      	movs	r3, #2
 8001f78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f80:	2304      	movs	r3, #4
 8001f82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f84:	23a8      	movs	r3, #168	; 0xa8
 8001f86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f90:	f107 0320 	add.w	r3, r7, #32
 8001f94:	4618      	mov	r0, r3
 8001f96:	f002 f88d 	bl	80040b4 <HAL_RCC_OscConfig>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fa0:	f000 fa92 	bl	80024c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fa4:	230f      	movs	r3, #15
 8001fa6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fbc:	f107 030c 	add.w	r3, r7, #12
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f002 fae6 	bl	8004594 <HAL_RCC_ClockConfig>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fce:	f000 fa7b 	bl	80024c8 <Error_Handler>
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	3750      	adds	r7, #80	; 0x50
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40007000 	.word	0x40007000

08001fe4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fea:	463b      	mov	r3, r7
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001ff6:	4b4b      	ldr	r3, [pc, #300]	; (8002124 <MX_ADC1_Init+0x140>)
 8001ff8:	4a4b      	ldr	r2, [pc, #300]	; (8002128 <MX_ADC1_Init+0x144>)
 8001ffa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ffc:	4b49      	ldr	r3, [pc, #292]	; (8002124 <MX_ADC1_Init+0x140>)
 8001ffe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002002:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002004:	4b47      	ldr	r3, [pc, #284]	; (8002124 <MX_ADC1_Init+0x140>)
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800200a:	4b46      	ldr	r3, [pc, #280]	; (8002124 <MX_ADC1_Init+0x140>)
 800200c:	2201      	movs	r2, #1
 800200e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002010:	4b44      	ldr	r3, [pc, #272]	; (8002124 <MX_ADC1_Init+0x140>)
 8002012:	2201      	movs	r2, #1
 8002014:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002016:	4b43      	ldr	r3, [pc, #268]	; (8002124 <MX_ADC1_Init+0x140>)
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800201e:	4b41      	ldr	r3, [pc, #260]	; (8002124 <MX_ADC1_Init+0x140>)
 8002020:	2200      	movs	r2, #0
 8002022:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002024:	4b3f      	ldr	r3, [pc, #252]	; (8002124 <MX_ADC1_Init+0x140>)
 8002026:	4a41      	ldr	r2, [pc, #260]	; (800212c <MX_ADC1_Init+0x148>)
 8002028:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800202a:	4b3e      	ldr	r3, [pc, #248]	; (8002124 <MX_ADC1_Init+0x140>)
 800202c:	2200      	movs	r2, #0
 800202e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 8002030:	4b3c      	ldr	r3, [pc, #240]	; (8002124 <MX_ADC1_Init+0x140>)
 8002032:	2207      	movs	r2, #7
 8002034:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002036:	4b3b      	ldr	r3, [pc, #236]	; (8002124 <MX_ADC1_Init+0x140>)
 8002038:	2201      	movs	r2, #1
 800203a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800203e:	4b39      	ldr	r3, [pc, #228]	; (8002124 <MX_ADC1_Init+0x140>)
 8002040:	2201      	movs	r2, #1
 8002042:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002044:	4837      	ldr	r0, [pc, #220]	; (8002124 <MX_ADC1_Init+0x140>)
 8002046:	f000 fe05 	bl	8002c54 <HAL_ADC_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002050:	f000 fa3a 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002054:	2300      	movs	r3, #0
 8002056:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002058:	2301      	movs	r3, #1
 800205a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800205c:	2300      	movs	r3, #0
 800205e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002060:	463b      	mov	r3, r7
 8002062:	4619      	mov	r1, r3
 8002064:	482f      	ldr	r0, [pc, #188]	; (8002124 <MX_ADC1_Init+0x140>)
 8002066:	f000 ff49 	bl	8002efc <HAL_ADC_ConfigChannel>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002070:	f000 fa2a 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002074:	230d      	movs	r3, #13
 8002076:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002078:	2302      	movs	r3, #2
 800207a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800207c:	463b      	mov	r3, r7
 800207e:	4619      	mov	r1, r3
 8002080:	4828      	ldr	r0, [pc, #160]	; (8002124 <MX_ADC1_Init+0x140>)
 8002082:	f000 ff3b 	bl	8002efc <HAL_ADC_ConfigChannel>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800208c:	f000 fa1c 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002090:	230c      	movs	r3, #12
 8002092:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002094:	2303      	movs	r3, #3
 8002096:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002098:	463b      	mov	r3, r7
 800209a:	4619      	mov	r1, r3
 800209c:	4821      	ldr	r0, [pc, #132]	; (8002124 <MX_ADC1_Init+0x140>)
 800209e:	f000 ff2d 	bl	8002efc <HAL_ADC_ConfigChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80020a8:	f000 fa0e 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80020ac:	230b      	movs	r3, #11
 80020ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80020b0:	2304      	movs	r3, #4
 80020b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020b4:	463b      	mov	r3, r7
 80020b6:	4619      	mov	r1, r3
 80020b8:	481a      	ldr	r0, [pc, #104]	; (8002124 <MX_ADC1_Init+0x140>)
 80020ba:	f000 ff1f 	bl	8002efc <HAL_ADC_ConfigChannel>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80020c4:	f000 fa00 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80020c8:	230a      	movs	r3, #10
 80020ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80020cc:	2305      	movs	r3, #5
 80020ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020d0:	463b      	mov	r3, r7
 80020d2:	4619      	mov	r1, r3
 80020d4:	4813      	ldr	r0, [pc, #76]	; (8002124 <MX_ADC1_Init+0x140>)
 80020d6:	f000 ff11 	bl	8002efc <HAL_ADC_ConfigChannel>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80020e0:	f000 f9f2 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80020e4:	230e      	movs	r3, #14
 80020e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80020e8:	2306      	movs	r3, #6
 80020ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020ec:	463b      	mov	r3, r7
 80020ee:	4619      	mov	r1, r3
 80020f0:	480c      	ldr	r0, [pc, #48]	; (8002124 <MX_ADC1_Init+0x140>)
 80020f2:	f000 ff03 	bl	8002efc <HAL_ADC_ConfigChannel>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80020fc:	f000 f9e4 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002100:	230f      	movs	r3, #15
 8002102:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002104:	2307      	movs	r3, #7
 8002106:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002108:	463b      	mov	r3, r7
 800210a:	4619      	mov	r1, r3
 800210c:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_ADC1_Init+0x140>)
 800210e:	f000 fef5 	bl	8002efc <HAL_ADC_ConfigChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8002118:	f000 f9d6 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20001fa8 	.word	0x20001fa8
 8002128:	40012000 	.word	0x40012000
 800212c:	0f000001 	.word	0x0f000001

08002130 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08e      	sub	sp, #56	; 0x38
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002136:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002144:	f107 0320 	add.w	r3, r7, #32
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	615a      	str	r2, [r3, #20]
 800215e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002160:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <MX_TIM3_Init+0x128>)
 8002162:	4a3e      	ldr	r2, [pc, #248]	; (800225c <MX_TIM3_Init+0x12c>)
 8002164:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4800;
 8002166:	4b3c      	ldr	r3, [pc, #240]	; (8002258 <MX_TIM3_Init+0x128>)
 8002168:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800216c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216e:	4b3a      	ldr	r3, [pc, #232]	; (8002258 <MX_TIM3_Init+0x128>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 324;
 8002174:	4b38      	ldr	r3, [pc, #224]	; (8002258 <MX_TIM3_Init+0x128>)
 8002176:	f44f 72a2 	mov.w	r2, #324	; 0x144
 800217a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217c:	4b36      	ldr	r3, [pc, #216]	; (8002258 <MX_TIM3_Init+0x128>)
 800217e:	2200      	movs	r2, #0
 8002180:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002182:	4b35      	ldr	r3, [pc, #212]	; (8002258 <MX_TIM3_Init+0x128>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002188:	4833      	ldr	r0, [pc, #204]	; (8002258 <MX_TIM3_Init+0x128>)
 800218a:	f002 fbf5 	bl	8004978 <HAL_TIM_Base_Init>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002194:	f000 f998 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800219c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800219e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021a2:	4619      	mov	r1, r3
 80021a4:	482c      	ldr	r0, [pc, #176]	; (8002258 <MX_TIM3_Init+0x128>)
 80021a6:	f002 fd4b 	bl	8004c40 <HAL_TIM_ConfigClockSource>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80021b0:	f000 f98a 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021b4:	4828      	ldr	r0, [pc, #160]	; (8002258 <MX_TIM3_Init+0x128>)
 80021b6:	f002 fc0a 	bl	80049ce <HAL_TIM_PWM_Init>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80021c0:	f000 f982 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c4:	2300      	movs	r3, #0
 80021c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021cc:	f107 0320 	add.w	r3, r7, #32
 80021d0:	4619      	mov	r1, r3
 80021d2:	4821      	ldr	r0, [pc, #132]	; (8002258 <MX_TIM3_Init+0x128>)
 80021d4:	f003 f8fc 	bl	80053d0 <HAL_TIMEx_MasterConfigSynchronization>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80021de:	f000 f973 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021e2:	2360      	movs	r3, #96	; 0x60
 80021e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 20;
 80021e6:	2314      	movs	r3, #20
 80021e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021f2:	1d3b      	adds	r3, r7, #4
 80021f4:	2200      	movs	r2, #0
 80021f6:	4619      	mov	r1, r3
 80021f8:	4817      	ldr	r0, [pc, #92]	; (8002258 <MX_TIM3_Init+0x128>)
 80021fa:	f002 fc5b 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002204:	f000 f960 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	2204      	movs	r2, #4
 800220c:	4619      	mov	r1, r3
 800220e:	4812      	ldr	r0, [pc, #72]	; (8002258 <MX_TIM3_Init+0x128>)
 8002210:	f002 fc50 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800221a:	f000 f955 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2208      	movs	r2, #8
 8002222:	4619      	mov	r1, r3
 8002224:	480c      	ldr	r0, [pc, #48]	; (8002258 <MX_TIM3_Init+0x128>)
 8002226:	f002 fc45 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002230:	f000 f94a 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	220c      	movs	r2, #12
 8002238:	4619      	mov	r1, r3
 800223a:	4807      	ldr	r0, [pc, #28]	; (8002258 <MX_TIM3_Init+0x128>)
 800223c:	f002 fc3a 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8002246:	f000 f93f 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800224a:	4803      	ldr	r0, [pc, #12]	; (8002258 <MX_TIM3_Init+0x128>)
 800224c:	f000 fa38 	bl	80026c0 <HAL_TIM_MspPostInit>

}
 8002250:	bf00      	nop
 8002252:	3738      	adds	r7, #56	; 0x38
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20001f68 	.word	0x20001f68
 800225c:	40000400 	.word	0x40000400

08002260 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08e      	sub	sp, #56	; 0x38
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002266:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	605a      	str	r2, [r3, #4]
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	611a      	str	r2, [r3, #16]
 800228c:	615a      	str	r2, [r3, #20]
 800228e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002290:	4b32      	ldr	r3, [pc, #200]	; (800235c <MX_TIM4_Init+0xfc>)
 8002292:	4a33      	ldr	r2, [pc, #204]	; (8002360 <MX_TIM4_Init+0x100>)
 8002294:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4800;
 8002296:	4b31      	ldr	r3, [pc, #196]	; (800235c <MX_TIM4_Init+0xfc>)
 8002298:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800229c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229e:	4b2f      	ldr	r3, [pc, #188]	; (800235c <MX_TIM4_Init+0xfc>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 324;
 80022a4:	4b2d      	ldr	r3, [pc, #180]	; (800235c <MX_TIM4_Init+0xfc>)
 80022a6:	f44f 72a2 	mov.w	r2, #324	; 0x144
 80022aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <MX_TIM4_Init+0xfc>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b2:	4b2a      	ldr	r3, [pc, #168]	; (800235c <MX_TIM4_Init+0xfc>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022b8:	4828      	ldr	r0, [pc, #160]	; (800235c <MX_TIM4_Init+0xfc>)
 80022ba:	f002 fb5d 	bl	8004978 <HAL_TIM_Base_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80022c4:	f000 f900 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022d2:	4619      	mov	r1, r3
 80022d4:	4821      	ldr	r0, [pc, #132]	; (800235c <MX_TIM4_Init+0xfc>)
 80022d6:	f002 fcb3 	bl	8004c40 <HAL_TIM_ConfigClockSource>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80022e0:	f000 f8f2 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80022e4:	481d      	ldr	r0, [pc, #116]	; (800235c <MX_TIM4_Init+0xfc>)
 80022e6:	f002 fb72 	bl	80049ce <HAL_TIM_PWM_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80022f0:	f000 f8ea 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f4:	2300      	movs	r3, #0
 80022f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022fc:	f107 0320 	add.w	r3, r7, #32
 8002300:	4619      	mov	r1, r3
 8002302:	4816      	ldr	r0, [pc, #88]	; (800235c <MX_TIM4_Init+0xfc>)
 8002304:	f003 f864 	bl	80053d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800230e:	f000 f8db 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002312:	2360      	movs	r3, #96	; 0x60
 8002314:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 20;
 8002316:	2314      	movs	r3, #20
 8002318:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002322:	1d3b      	adds	r3, r7, #4
 8002324:	2200      	movs	r2, #0
 8002326:	4619      	mov	r1, r3
 8002328:	480c      	ldr	r0, [pc, #48]	; (800235c <MX_TIM4_Init+0xfc>)
 800232a:	f002 fbc3 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002334:	f000 f8c8 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	2204      	movs	r2, #4
 800233c:	4619      	mov	r1, r3
 800233e:	4807      	ldr	r0, [pc, #28]	; (800235c <MX_TIM4_Init+0xfc>)
 8002340:	f002 fbb8 	bl	8004ab4 <HAL_TIM_PWM_ConfigChannel>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800234a:	f000 f8bd 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800234e:	4803      	ldr	r0, [pc, #12]	; (800235c <MX_TIM4_Init+0xfc>)
 8002350:	f000 f9b6 	bl	80026c0 <HAL_TIM_MspPostInit>

}
 8002354:	bf00      	nop
 8002356:	3738      	adds	r7, #56	; 0x38
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20001f28 	.word	0x20001f28
 8002360:	40000800 	.word	0x40000800

08002364 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002368:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <MX_UART4_Init+0x4c>)
 800236a:	4a12      	ldr	r2, [pc, #72]	; (80023b4 <MX_UART4_Init+0x50>)
 800236c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800236e:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <MX_UART4_Init+0x4c>)
 8002370:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002374:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <MX_UART4_Init+0x4c>)
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <MX_UART4_Init+0x4c>)
 800237e:	2200      	movs	r2, #0
 8002380:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002382:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <MX_UART4_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002388:	4b09      	ldr	r3, [pc, #36]	; (80023b0 <MX_UART4_Init+0x4c>)
 800238a:	220c      	movs	r2, #12
 800238c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800238e:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <MX_UART4_Init+0x4c>)
 8002390:	2200      	movs	r2, #0
 8002392:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <MX_UART4_Init+0x4c>)
 8002396:	2200      	movs	r2, #0
 8002398:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800239a:	4805      	ldr	r0, [pc, #20]	; (80023b0 <MX_UART4_Init+0x4c>)
 800239c:	f003 f894 	bl	80054c8 <HAL_UART_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80023a6:	f000 f88f 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20002050 	.word	0x20002050
 80023b4:	40004c00 	.word	0x40004c00

080023b8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	4b17      	ldr	r3, [pc, #92]	; (8002420 <MX_DMA_Init+0x68>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a16      	ldr	r2, [pc, #88]	; (8002420 <MX_DMA_Init+0x68>)
 80023c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b14      	ldr	r3, [pc, #80]	; (8002420 <MX_DMA_Init+0x68>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023d6:	607b      	str	r3, [r7, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	603b      	str	r3, [r7, #0]
 80023de:	4b10      	ldr	r3, [pc, #64]	; (8002420 <MX_DMA_Init+0x68>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	4a0f      	ldr	r2, [pc, #60]	; (8002420 <MX_DMA_Init+0x68>)
 80023e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023e8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ea:	4b0d      	ldr	r3, [pc, #52]	; (8002420 <MX_DMA_Init+0x68>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023f2:	603b      	str	r3, [r7, #0]
 80023f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2100      	movs	r1, #0
 80023fa:	200d      	movs	r0, #13
 80023fc:	f001 f8f9 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002400:	200d      	movs	r0, #13
 8002402:	f001 f912 	bl	800362a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002406:	2200      	movs	r2, #0
 8002408:	2100      	movs	r1, #0
 800240a:	2038      	movs	r0, #56	; 0x38
 800240c:	f001 f8f1 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002410:	2038      	movs	r0, #56	; 0x38
 8002412:	f001 f90a 	bl	800362a <HAL_NVIC_EnableIRQ>

}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800

08002424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	4a24      	ldr	r2, [pc, #144]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002438:	6313      	str	r3, [r2, #48]	; 0x30
 800243a:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <MX_GPIO_Init+0xa0>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <MX_GPIO_Init+0xa0>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	4a1d      	ldr	r2, [pc, #116]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002450:	f043 0304 	orr.w	r3, r3, #4
 8002454:	6313      	str	r3, [r2, #48]	; 0x30
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	f003 0304 	and.w	r3, r3, #4
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	4a16      	ldr	r2, [pc, #88]	; (80024c4 <MX_GPIO_Init+0xa0>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6313      	str	r3, [r2, #48]	; 0x30
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002486:	4a0f      	ldr	r2, [pc, #60]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002488:	f043 0302 	orr.w	r3, r3, #2
 800248c:	6313      	str	r3, [r2, #48]	; 0x30
 800248e:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <MX_GPIO_Init+0xa0>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_GPIO_Init+0xa0>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	4a08      	ldr	r2, [pc, #32]	; (80024c4 <MX_GPIO_Init+0xa0>)
 80024a4:	f043 0308 	orr.w	r3, r3, #8
 80024a8:	6313      	str	r3, [r2, #48]	; 0x30
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <MX_GPIO_Init+0xa0>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	607b      	str	r3, [r7, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]

}
 80024b6:	bf00      	nop
 80024b8:	371c      	adds	r7, #28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40023800 	.word	0x40023800

080024c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	4b10      	ldr	r3, [pc, #64]	; (8002524 <HAL_MspInit+0x4c>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e6:	4a0f      	ldr	r2, [pc, #60]	; (8002524 <HAL_MspInit+0x4c>)
 80024e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ec:	6453      	str	r3, [r2, #68]	; 0x44
 80024ee:	4b0d      	ldr	r3, [pc, #52]	; (8002524 <HAL_MspInit+0x4c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <HAL_MspInit+0x4c>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	4a08      	ldr	r2, [pc, #32]	; (8002524 <HAL_MspInit+0x4c>)
 8002504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002508:	6413      	str	r3, [r2, #64]	; 0x40
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_MspInit+0x4c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800

08002528 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	; 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 0314 	add.w	r3, r7, #20
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a3c      	ldr	r2, [pc, #240]	; (8002638 <HAL_ADC_MspInit+0x110>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d171      	bne.n	800262e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	4b3b      	ldr	r3, [pc, #236]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	4a3a      	ldr	r2, [pc, #232]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002558:	6453      	str	r3, [r2, #68]	; 0x44
 800255a:	4b38      	ldr	r3, [pc, #224]	; (800263c <HAL_ADC_MspInit+0x114>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002562:	613b      	str	r3, [r7, #16]
 8002564:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b34      	ldr	r3, [pc, #208]	; (800263c <HAL_ADC_MspInit+0x114>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a33      	ldr	r2, [pc, #204]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002570:	f043 0304 	orr.w	r3, r3, #4
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b31      	ldr	r3, [pc, #196]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0304 	and.w	r3, r3, #4
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
 8002586:	4b2d      	ldr	r3, [pc, #180]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	4a2c      	ldr	r2, [pc, #176]	; (800263c <HAL_ADC_MspInit+0x114>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
 8002592:	4b2a      	ldr	r3, [pc, #168]	; (800263c <HAL_ADC_MspInit+0x114>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = Ring_AD_Pin|Middle_ADC_Pin|Index_ADC_Pin|Thumb_ADC_Pin 
 800259e:	233f      	movs	r3, #63	; 0x3f
 80025a0:	617b      	str	r3, [r7, #20]
                          |Pinky_ADC_Pin|Wrist_ADC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025a2:	2303      	movs	r3, #3
 80025a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025aa:	f107 0314 	add.w	r3, r7, #20
 80025ae:	4619      	mov	r1, r3
 80025b0:	4823      	ldr	r0, [pc, #140]	; (8002640 <HAL_ADC_MspInit+0x118>)
 80025b2:	f001 fbe5 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VSUPPLY_ADC_Pin;
 80025b6:	2301      	movs	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025ba:	2303      	movs	r3, #3
 80025bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VSUPPLY_ADC_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	481e      	ldr	r0, [pc, #120]	; (8002644 <HAL_ADC_MspInit+0x11c>)
 80025ca:	f001 fbd9 	bl	8003d80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80025ce:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025d0:	4a1e      	ldr	r2, [pc, #120]	; (800264c <HAL_ADC_MspInit+0x124>)
 80025d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80025d4:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025da:	4b1b      	ldr	r3, [pc, #108]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e0:	4b19      	ldr	r3, [pc, #100]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025e6:	4b18      	ldr	r3, [pc, #96]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025ee:	4b16      	ldr	r3, [pc, #88]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025f6:	4b14      	ldr	r3, [pc, #80]	; (8002648 <HAL_ADC_MspInit+0x120>)
 80025f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_ADC_MspInit+0x120>)
 8002600:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002604:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002606:	4b10      	ldr	r3, [pc, #64]	; (8002648 <HAL_ADC_MspInit+0x120>)
 8002608:	2200      	movs	r2, #0
 800260a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800260c:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <HAL_ADC_MspInit+0x120>)
 800260e:	2200      	movs	r2, #0
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002612:	480d      	ldr	r0, [pc, #52]	; (8002648 <HAL_ADC_MspInit+0x120>)
 8002614:	f001 f824 	bl	8003660 <HAL_DMA_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800261e:	f7ff ff53 	bl	80024c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a08      	ldr	r2, [pc, #32]	; (8002648 <HAL_ADC_MspInit+0x120>)
 8002626:	639a      	str	r2, [r3, #56]	; 0x38
 8002628:	4a07      	ldr	r2, [pc, #28]	; (8002648 <HAL_ADC_MspInit+0x120>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800262e:	bf00      	nop
 8002630:	3728      	adds	r7, #40	; 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40012000 	.word	0x40012000
 800263c:	40023800 	.word	0x40023800
 8002640:	40020800 	.word	0x40020800
 8002644:	40020000 	.word	0x40020000
 8002648:	20001ff0 	.word	0x20001ff0
 800264c:	40026410 	.word	0x40026410

08002650 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <HAL_TIM_Base_MspInit+0x64>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d10e      	bne.n	8002680 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	4a13      	ldr	r2, [pc, #76]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 800266c:	f043 0302 	orr.w	r3, r3, #2
 8002670:	6413      	str	r3, [r2, #64]	; 0x40
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800267e:	e012      	b.n	80026a6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0d      	ldr	r2, [pc, #52]	; (80026bc <HAL_TIM_Base_MspInit+0x6c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d10d      	bne.n	80026a6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	4a09      	ldr	r2, [pc, #36]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6413      	str	r3, [r2, #64]	; 0x40
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <HAL_TIM_Base_MspInit+0x68>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	60bb      	str	r3, [r7, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40000800 	.word	0x40000800

080026c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	; 0x28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	f107 0314 	add.w	r3, r7, #20
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	609a      	str	r2, [r3, #8]
 80026d4:	60da      	str	r2, [r3, #12]
 80026d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a33      	ldr	r2, [pc, #204]	; (80027ac <HAL_TIM_MspPostInit+0xec>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d13c      	bne.n	800275c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	4b32      	ldr	r3, [pc, #200]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	4a31      	ldr	r2, [pc, #196]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6313      	str	r3, [r2, #48]	; 0x30
 80026f2:	4b2f      	ldr	r3, [pc, #188]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	613b      	str	r3, [r7, #16]
 80026fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	4b2b      	ldr	r3, [pc, #172]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	4a2a      	ldr	r2, [pc, #168]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 8002708:	f043 0302 	orr.w	r3, r3, #2
 800270c:	6313      	str	r3, [r2, #48]	; 0x30
 800270e:	4b28      	ldr	r3, [pc, #160]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = Thumb_Pin|Index_Pin;
 800271a:	23c0      	movs	r3, #192	; 0xc0
 800271c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271e:	2302      	movs	r3, #2
 8002720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002722:	2300      	movs	r3, #0
 8002724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002726:	2300      	movs	r3, #0
 8002728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800272a:	2302      	movs	r3, #2
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272e:	f107 0314 	add.w	r3, r7, #20
 8002732:	4619      	mov	r1, r3
 8002734:	481f      	ldr	r0, [pc, #124]	; (80027b4 <HAL_TIM_MspPostInit+0xf4>)
 8002736:	f001 fb23 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Middle_Pin|Ring_Pin;
 800273a:	2303      	movs	r3, #3
 800273c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273e:	2302      	movs	r3, #2
 8002740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002746:	2300      	movs	r3, #0
 8002748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800274a:	2302      	movs	r3, #2
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274e:	f107 0314 	add.w	r3, r7, #20
 8002752:	4619      	mov	r1, r3
 8002754:	4818      	ldr	r0, [pc, #96]	; (80027b8 <HAL_TIM_MspPostInit+0xf8>)
 8002756:	f001 fb13 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800275a:	e023      	b.n	80027a4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a16      	ldr	r2, [pc, #88]	; (80027bc <HAL_TIM_MspPostInit+0xfc>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d11e      	bne.n	80027a4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 8002770:	f043 0308 	orr.w	r3, r3, #8
 8002774:	6313      	str	r3, [r2, #48]	; 0x30
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <HAL_TIM_MspPostInit+0xf0>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Pinky_Pin|Wrist_Pin;
 8002782:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002790:	2300      	movs	r3, #0
 8002792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002794:	2302      	movs	r3, #2
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	4619      	mov	r1, r3
 800279e:	4808      	ldr	r0, [pc, #32]	; (80027c0 <HAL_TIM_MspPostInit+0x100>)
 80027a0:	f001 faee 	bl	8003d80 <HAL_GPIO_Init>
}
 80027a4:	bf00      	nop
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40020000 	.word	0x40020000
 80027b8:	40020400 	.word	0x40020400
 80027bc:	40000800 	.word	0x40000800
 80027c0:	40020c00 	.word	0x40020c00

080027c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08a      	sub	sp, #40	; 0x28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
 80027da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a34      	ldr	r2, [pc, #208]	; (80028b4 <HAL_UART_MspInit+0xf0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d162      	bne.n	80028ac <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	4b33      	ldr	r3, [pc, #204]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a32      	ldr	r2, [pc, #200]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 80027f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
 80027f6:	4b30      	ldr	r3, [pc, #192]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027fe:	613b      	str	r3, [r7, #16]
 8002800:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	4b2c      	ldr	r3, [pc, #176]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	4a2b      	ldr	r2, [pc, #172]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 800280c:	f043 0304 	orr.w	r3, r3, #4
 8002810:	6313      	str	r3, [r2, #48]	; 0x30
 8002812:	4b29      	ldr	r3, [pc, #164]	; (80028b8 <HAL_UART_MspInit+0xf4>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800281e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002824:	2302      	movs	r3, #2
 8002826:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002828:	2301      	movs	r3, #1
 800282a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002830:	2308      	movs	r3, #8
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	4619      	mov	r1, r3
 800283a:	4820      	ldr	r0, [pc, #128]	; (80028bc <HAL_UART_MspInit+0xf8>)
 800283c:	f001 faa0 	bl	8003d80 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002840:	4b1f      	ldr	r3, [pc, #124]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002842:	4a20      	ldr	r2, [pc, #128]	; (80028c4 <HAL_UART_MspInit+0x100>)
 8002844:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002846:	4b1e      	ldr	r3, [pc, #120]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002848:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800284c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800284e:	4b1c      	ldr	r3, [pc, #112]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002854:	4b1a      	ldr	r3, [pc, #104]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002856:	2200      	movs	r2, #0
 8002858:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800285a:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 800285c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002860:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002862:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 800286a:	2200      	movs	r2, #0
 800286c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002870:	2200      	movs	r2, #0
 8002872:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002876:	2200      	movs	r2, #0
 8002878:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800287a:	4b11      	ldr	r3, [pc, #68]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 800287c:	2200      	movs	r2, #0
 800287e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002880:	480f      	ldr	r0, [pc, #60]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002882:	f000 feed 	bl	8003660 <HAL_DMA_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800288c:	f7ff fe1c 	bl	80024c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a0b      	ldr	r2, [pc, #44]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002894:	635a      	str	r2, [r3, #52]	; 0x34
 8002896:	4a0a      	ldr	r2, [pc, #40]	; (80028c0 <HAL_UART_MspInit+0xfc>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800289c:	2200      	movs	r2, #0
 800289e:	2100      	movs	r1, #0
 80028a0:	2034      	movs	r0, #52	; 0x34
 80028a2:	f000 fea6 	bl	80035f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80028a6:	2034      	movs	r0, #52	; 0x34
 80028a8:	f000 febf 	bl	800362a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80028ac:	bf00      	nop
 80028ae:	3728      	adds	r7, #40	; 0x28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40004c00 	.word	0x40004c00
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40020800 	.word	0x40020800
 80028c0:	200016a8 	.word	0x200016a8
 80028c4:	40026040 	.word	0x40026040

080028c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028da:	e7fe      	b.n	80028da <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <MemManage_Handler+0x4>

080028e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e6:	e7fe      	b.n	80028e6 <BusFault_Handler+0x4>

080028e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028ec:	e7fe      	b.n	80028ec <UsageFault_Handler+0x4>

080028ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800291c:	f000 f958 	bl	8002bd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}

08002924 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002928:	4802      	ldr	r0, [pc, #8]	; (8002934 <DMA1_Stream2_IRQHandler+0x10>)
 800292a:	f000 ffc1 	bl	80038b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200016a8 	.word	0x200016a8

08002938 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800293c:	4802      	ldr	r0, [pc, #8]	; (8002948 <UART4_IRQHandler+0x10>)
 800293e:	f002 fe65 	bl	800560c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20002050 	.word	0x20002050

0800294c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002950:	4802      	ldr	r0, [pc, #8]	; (800295c <DMA2_Stream0_IRQHandler+0x10>)
 8002952:	f000 ffad 	bl	80038b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20001ff0 	.word	0x20001ff0

08002960 <Linear_SVM_Predict>:
 *      Author: Willie
 */

#include "svm_predict.h"

double Linear_SVM_Predict(Linear_SVM_Model* model, double* observation) {
 8002960:	b590      	push	{r4, r7, lr}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
	return (SVM_dot_product(model->weight_vector, observation, model->dimension) + model->offset);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002972:	461a      	mov	r2, r3
 8002974:	6839      	ldr	r1, [r7, #0]
 8002976:	f000 f816 	bl	80029a6 <SVM_dot_product>
 800297a:	ec51 0b10 	vmov	r0, r1, d0
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002984:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002988:	461a      	mov	r2, r3
 800298a:	4623      	mov	r3, r4
 800298c:	f7fd fc2a 	bl	80001e4 <__adddf3>
 8002990:	4603      	mov	r3, r0
 8002992:	460c      	mov	r4, r1
 8002994:	ec44 3b17 	vmov	d7, r3, r4
}
 8002998:	eeb0 0a47 	vmov.f32	s0, s14
 800299c:	eef0 0a67 	vmov.f32	s1, s15
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd90      	pop	{r4, r7, pc}

080029a6 <SVM_dot_product>:

double SVM_dot_product(double* Vect_A, double* Vect_B, int dimension) {
 80029a6:	b590      	push	{r4, r7, lr}
 80029a8:	b089      	sub	sp, #36	; 0x24
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	60f8      	str	r0, [r7, #12]
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	607a      	str	r2, [r7, #4]
	double sum = 0.0;
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	f04f 0400 	mov.w	r4, #0
 80029ba:	e9c7 3406 	strd	r3, r4, [r7, #24]

	for (int i = 0; i < dimension; i++) {
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
 80029c2:	e01e      	b.n	8002a02 <SVM_dot_product+0x5c>
		sum += (Vect_A[i] * Vect_B[i]);
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4413      	add	r3, r2
 80029cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	4413      	add	r3, r2
 80029d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80029dc:	461a      	mov	r2, r3
 80029de:	4623      	mov	r3, r4
 80029e0:	f7fd fdb6 	bl	8000550 <__aeabi_dmul>
 80029e4:	4603      	mov	r3, r0
 80029e6:	460c      	mov	r4, r1
 80029e8:	461a      	mov	r2, r3
 80029ea:	4623      	mov	r3, r4
 80029ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80029f0:	f7fd fbf8 	bl	80001e4 <__adddf3>
 80029f4:	4603      	mov	r3, r0
 80029f6:	460c      	mov	r4, r1
 80029f8:	e9c7 3406 	strd	r3, r4, [r7, #24]
	for (int i = 0; i < dimension; i++) {
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	3301      	adds	r3, #1
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	dbdc      	blt.n	80029c4 <SVM_dot_product+0x1e>
	}

	return sum;
 8002a0a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002a0e:	ec44 3b17 	vmov	d7, r3, r4
}
 8002a12:	eeb0 0a47 	vmov.f32	s0, s14
 8002a16:	eef0 0a67 	vmov.f32	s1, s15
 8002a1a:	3724      	adds	r7, #36	; 0x24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd90      	pop	{r4, r7, pc}

08002a20 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a2a:	f003 fba5 	bl	8006178 <__errno>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	2316      	movs	r3, #22
 8002a32:	6013      	str	r3, [r2, #0]
	return -1;
 8002a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <_exit>:

void _exit (int status)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a48:	f04f 31ff 	mov.w	r1, #4294967295
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7ff ffe7 	bl	8002a20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a52:	e7fe      	b.n	8002a52 <_exit+0x12>

08002a54 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a5c:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <_sbrk+0x50>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d102      	bne.n	8002a6a <_sbrk+0x16>
		heap_end = &end;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <_sbrk+0x50>)
 8002a66:	4a10      	ldr	r2, [pc, #64]	; (8002aa8 <_sbrk+0x54>)
 8002a68:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <_sbrk+0x50>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a70:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <_sbrk+0x50>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4413      	add	r3, r2
 8002a78:	466a      	mov	r2, sp
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d907      	bls.n	8002a8e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002a7e:	f003 fb7b 	bl	8006178 <__errno>
 8002a82:	4602      	mov	r2, r0
 8002a84:	230c      	movs	r3, #12
 8002a86:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002a88:	f04f 33ff 	mov.w	r3, #4294967295
 8002a8c:	e006      	b.n	8002a9c <_sbrk+0x48>
	}

	heap_end += incr;
 8002a8e:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <_sbrk+0x50>)
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4413      	add	r3, r2
 8002a96:	4a03      	ldr	r2, [pc, #12]	; (8002aa4 <_sbrk+0x50>)
 8002a98:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20001698 	.word	0x20001698
 8002aa8:	200020b8 	.word	0x200020b8

08002aac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ab0:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <SystemInit+0x28>)
 8002ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab6:	4a07      	ldr	r2, [pc, #28]	; (8002ad4 <SystemInit+0x28>)
 8002ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ac0:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <SystemInit+0x28>)
 8002ac2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ac6:	609a      	str	r2, [r3, #8]
#endif
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ad8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002adc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ade:	e003      	b.n	8002ae8 <LoopCopyDataInit>

08002ae0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ae0:	4b0c      	ldr	r3, [pc, #48]	; (8002b14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ae2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ae4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002ae6:	3104      	adds	r1, #4

08002ae8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ae8:	480b      	ldr	r0, [pc, #44]	; (8002b18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002aea:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002aec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002aee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002af0:	d3f6      	bcc.n	8002ae0 <CopyDataInit>
  ldr  r2, =_sbss
 8002af2:	4a0b      	ldr	r2, [pc, #44]	; (8002b20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002af4:	e002      	b.n	8002afc <LoopFillZerobss>

08002af6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002af6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002af8:	f842 3b04 	str.w	r3, [r2], #4

08002afc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002afc:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002afe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002b00:	d3f9      	bcc.n	8002af6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b02:	f7ff ffd3 	bl	8002aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b06:	f003 fb51 	bl	80061ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b0a:	f7ff f9c1 	bl	8001e90 <main>
  bx  lr    
 8002b0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b10:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002b14:	08009600 	.word	0x08009600
  ldr  r0, =_sdata
 8002b18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b1c:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8002b20:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8002b24:	200020b4 	.word	0x200020b4

08002b28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b28:	e7fe      	b.n	8002b28 <ADC_IRQHandler>
	...

08002b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b30:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <HAL_Init+0x40>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <HAL_Init+0x40>)
 8002b36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	; (8002b6c <HAL_Init+0x40>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a0a      	ldr	r2, [pc, #40]	; (8002b6c <HAL_Init+0x40>)
 8002b42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b48:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_Init+0x40>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <HAL_Init+0x40>)
 8002b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b54:	2003      	movs	r0, #3
 8002b56:	f000 fd41 	bl	80035dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f000 f808 	bl	8002b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b60:	f7ff fcba 	bl	80024d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40023c00 	.word	0x40023c00

08002b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b78:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <HAL_InitTick+0x54>)
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <HAL_InitTick+0x58>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 fd59 	bl	8003646 <HAL_SYSTICK_Config>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e00e      	b.n	8002bbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b0f      	cmp	r3, #15
 8002ba2:	d80a      	bhi.n	8002bba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bac:	f000 fd21 	bl	80035f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bb0:	4a06      	ldr	r2, [pc, #24]	; (8002bcc <HAL_InitTick+0x5c>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e000      	b.n	8002bbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000000 	.word	0x20000000
 8002bc8:	20000008 	.word	0x20000008
 8002bcc:	20000004 	.word	0x20000004

08002bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	; (8002bf0 <HAL_IncTick+0x20>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <HAL_IncTick+0x24>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4413      	add	r3, r2
 8002be0:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <HAL_IncTick+0x24>)
 8002be2:	6013      	str	r3, [r2, #0]
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	20000008 	.word	0x20000008
 8002bf4:	200020ac 	.word	0x200020ac

08002bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002bfc:	4b03      	ldr	r3, [pc, #12]	; (8002c0c <HAL_GetTick+0x14>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	200020ac 	.word	0x200020ac

08002c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7ff ffee 	bl	8002bf8 <HAL_GetTick>
 8002c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c28:	d005      	beq.n	8002c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c2a:	4b09      	ldr	r3, [pc, #36]	; (8002c50 <HAL_Delay+0x40>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4413      	add	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c36:	bf00      	nop
 8002c38:	f7ff ffde 	bl	8002bf8 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d8f7      	bhi.n	8002c38 <HAL_Delay+0x28>
  {
  }
}
 8002c48:	bf00      	nop
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20000008 	.word	0x20000008

08002c54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e033      	b.n	8002cd2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d109      	bne.n	8002c86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff fc58 	bl	8002528 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d118      	bne.n	8002cc4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c9a:	f023 0302 	bic.w	r3, r3, #2
 8002c9e:	f043 0202 	orr.w	r2, r3, #2
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 fa4a 	bl	8003140 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	f023 0303 	bic.w	r3, r3, #3
 8002cba:	f043 0201 	orr.w	r2, r3, #1
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	641a      	str	r2, [r3, #64]	; 0x40
 8002cc2:	e001      	b.n	8002cc8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <HAL_ADC_Start_DMA+0x1e>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	e0cc      	b.n	8002e94 <HAL_ADC_Start_DMA+0x1b8>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d018      	beq.n	8002d42 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0201 	orr.w	r2, r2, #1
 8002d1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d20:	4b5e      	ldr	r3, [pc, #376]	; (8002e9c <HAL_ADC_Start_DMA+0x1c0>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a5e      	ldr	r2, [pc, #376]	; (8002ea0 <HAL_ADC_Start_DMA+0x1c4>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	0c9a      	lsrs	r2, r3, #18
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d34:	e002      	b.n	8002d3c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f9      	bne.n	8002d36 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	f040 80a0 	bne.w	8002e92 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d5a:	f023 0301 	bic.w	r3, r3, #1
 8002d5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d90:	d106      	bne.n	8002da0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f023 0206 	bic.w	r2, r3, #6
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	645a      	str	r2, [r3, #68]	; 0x44
 8002d9e:	e002      	b.n	8002da6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dae:	4b3d      	ldr	r3, [pc, #244]	; (8002ea4 <HAL_ADC_Start_DMA+0x1c8>)
 8002db0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db6:	4a3c      	ldr	r2, [pc, #240]	; (8002ea8 <HAL_ADC_Start_DMA+0x1cc>)
 8002db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbe:	4a3b      	ldr	r2, [pc, #236]	; (8002eac <HAL_ADC_Start_DMA+0x1d0>)
 8002dc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc6:	4a3a      	ldr	r2, [pc, #232]	; (8002eb0 <HAL_ADC_Start_DMA+0x1d4>)
 8002dc8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002dd2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002de2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	334c      	adds	r3, #76	; 0x4c
 8002dfe:	4619      	mov	r1, r3
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f000 fcda 	bl	80037bc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 031f 	and.w	r3, r3, #31
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d12a      	bne.n	8002e6a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a26      	ldr	r2, [pc, #152]	; (8002eb4 <HAL_ADC_Start_DMA+0x1d8>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d015      	beq.n	8002e4a <HAL_ADC_Start_DMA+0x16e>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a25      	ldr	r2, [pc, #148]	; (8002eb8 <HAL_ADC_Start_DMA+0x1dc>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d105      	bne.n	8002e34 <HAL_ADC_Start_DMA+0x158>
 8002e28:	4b1e      	ldr	r3, [pc, #120]	; (8002ea4 <HAL_ADC_Start_DMA+0x1c8>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 031f 	and.w	r3, r3, #31
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00a      	beq.n	8002e4a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a20      	ldr	r2, [pc, #128]	; (8002ebc <HAL_ADC_Start_DMA+0x1e0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d129      	bne.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
 8002e3e:	4b19      	ldr	r3, [pc, #100]	; (8002ea4 <HAL_ADC_Start_DMA+0x1c8>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 031f 	and.w	r3, r3, #31
 8002e46:	2b0f      	cmp	r3, #15
 8002e48:	d823      	bhi.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d11c      	bne.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	e013      	b.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a11      	ldr	r2, [pc, #68]	; (8002eb4 <HAL_ADC_Start_DMA+0x1d8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d10e      	bne.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d107      	bne.n	8002e92 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e90:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3718      	adds	r7, #24
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	431bde83 	.word	0x431bde83
 8002ea4:	40012300 	.word	0x40012300
 8002ea8:	08003339 	.word	0x08003339
 8002eac:	080033f3 	.word	0x080033f3
 8002eb0:	0800340f 	.word	0x0800340f
 8002eb4:	40012000 	.word	0x40012000
 8002eb8:	40012100 	.word	0x40012100
 8002ebc:	40012200 	.word	0x40012200

08002ec0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1c>
 8002f14:	2302      	movs	r3, #2
 8002f16:	e105      	b.n	8003124 <HAL_ADC_ConfigChannel+0x228>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b09      	cmp	r3, #9
 8002f26:	d925      	bls.n	8002f74 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68d9      	ldr	r1, [r3, #12]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	461a      	mov	r2, r3
 8002f36:	4613      	mov	r3, r2
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3b1e      	subs	r3, #30
 8002f3e:	2207      	movs	r2, #7
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43da      	mvns	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	400a      	ands	r2, r1
 8002f4c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68d9      	ldr	r1, [r3, #12]
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	4618      	mov	r0, r3
 8002f60:	4603      	mov	r3, r0
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	4403      	add	r3, r0
 8002f66:	3b1e      	subs	r3, #30
 8002f68:	409a      	lsls	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	e022      	b.n	8002fba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6919      	ldr	r1, [r3, #16]
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	461a      	mov	r2, r3
 8002f82:	4613      	mov	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	2207      	movs	r2, #7
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43da      	mvns	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	400a      	ands	r2, r1
 8002f96:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6919      	ldr	r1, [r3, #16]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	4618      	mov	r0, r3
 8002faa:	4603      	mov	r3, r0
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	4403      	add	r3, r0
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b06      	cmp	r3, #6
 8002fc0:	d824      	bhi.n	800300c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	3b05      	subs	r3, #5
 8002fd4:	221f      	movs	r2, #31
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43da      	mvns	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	400a      	ands	r2, r1
 8002fe2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4413      	add	r3, r2
 8002ffc:	3b05      	subs	r3, #5
 8002ffe:	fa00 f203 	lsl.w	r2, r0, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	635a      	str	r2, [r3, #52]	; 0x34
 800300a:	e04c      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b0c      	cmp	r3, #12
 8003012:	d824      	bhi.n	800305e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	3b23      	subs	r3, #35	; 0x23
 8003026:	221f      	movs	r2, #31
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43da      	mvns	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	400a      	ands	r2, r1
 8003034:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	b29b      	uxth	r3, r3
 8003042:	4618      	mov	r0, r3
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	3b23      	subs	r3, #35	; 0x23
 8003050:	fa00 f203 	lsl.w	r2, r0, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
 800305c:	e023      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	3b41      	subs	r3, #65	; 0x41
 8003070:	221f      	movs	r2, #31
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43da      	mvns	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	400a      	ands	r2, r1
 800307e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	b29b      	uxth	r3, r3
 800308c:	4618      	mov	r0, r3
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	3b41      	subs	r3, #65	; 0x41
 800309a:	fa00 f203 	lsl.w	r2, r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030a6:	4b22      	ldr	r3, [pc, #136]	; (8003130 <HAL_ADC_ConfigChannel+0x234>)
 80030a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a21      	ldr	r2, [pc, #132]	; (8003134 <HAL_ADC_ConfigChannel+0x238>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d109      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x1cc>
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b12      	cmp	r3, #18
 80030ba:	d105      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a19      	ldr	r2, [pc, #100]	; (8003134 <HAL_ADC_ConfigChannel+0x238>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d123      	bne.n	800311a <HAL_ADC_ConfigChannel+0x21e>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b10      	cmp	r3, #16
 80030d8:	d003      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x1e6>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b11      	cmp	r3, #17
 80030e0:	d11b      	bne.n	800311a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b10      	cmp	r3, #16
 80030f4:	d111      	bne.n	800311a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <HAL_ADC_ConfigChannel+0x23c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a10      	ldr	r2, [pc, #64]	; (800313c <HAL_ADC_ConfigChannel+0x240>)
 80030fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003100:	0c9a      	lsrs	r2, r3, #18
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800310c:	e002      	b.n	8003114 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	3b01      	subs	r3, #1
 8003112:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f9      	bne.n	800310e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3714      	adds	r7, #20
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	40012300 	.word	0x40012300
 8003134:	40012000 	.word	0x40012000
 8003138:	20000000 	.word	0x20000000
 800313c:	431bde83 	.word	0x431bde83

08003140 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003148:	4b79      	ldr	r3, [pc, #484]	; (8003330 <ADC_Init+0x1f0>)
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	431a      	orrs	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	021a      	lsls	r2, r3, #8
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6899      	ldr	r1, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d2:	4a58      	ldr	r2, [pc, #352]	; (8003334 <ADC_Init+0x1f4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6899      	ldr	r1, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6899      	ldr	r1, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	e00f      	b.n	800323e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800322c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800323c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0202 	bic.w	r2, r2, #2
 800324c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7e1b      	ldrb	r3, [r3, #24]
 8003258:	005a      	lsls	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d01b      	beq.n	80032a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800327a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800328a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	3b01      	subs	r3, #1
 8003298:	035a      	lsls	r2, r3, #13
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	e007      	b.n	80032b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	051a      	lsls	r2, r3, #20
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6899      	ldr	r1, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032f6:	025a      	lsls	r2, r3, #9
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6899      	ldr	r1, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	029a      	lsls	r2, r3, #10
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40012300 	.word	0x40012300
 8003334:	0f000001 	.word	0x0f000001

08003338 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003344:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800334e:	2b00      	cmp	r3, #0
 8003350:	d13c      	bne.n	80033cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d12b      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003370:	2b00      	cmp	r3, #0
 8003372:	d127      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800337e:	2b00      	cmp	r3, #0
 8003380:	d006      	beq.n	8003390 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800338c:	2b00      	cmp	r3, #0
 800338e:	d119      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 0220 	bic.w	r2, r2, #32
 800339e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d105      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7ff fd7b 	bl	8002ec0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033ca:	e00e      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff fd85 	bl	8002ee8 <HAL_ADC_ErrorCallback>
}
 80033de:	e004      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4798      	blx	r3
}
 80033ea:	bf00      	nop
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b084      	sub	sp, #16
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff fd67 	bl	8002ed4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2240      	movs	r2, #64	; 0x40
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003426:	f043 0204 	orr.w	r2, r3, #4
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7ff fd5a 	bl	8002ee8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800344c:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003458:	4013      	ands	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346e:	4a04      	ldr	r2, [pc, #16]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	60d3      	str	r3, [r2, #12]
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003488:	4b04      	ldr	r3, [pc, #16]	; (800349c <__NVIC_GetPriorityGrouping+0x18>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
}
 8003492:	4618      	mov	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	db0b      	blt.n	80034ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	f003 021f 	and.w	r2, r3, #31
 80034b8:	4907      	ldr	r1, [pc, #28]	; (80034d8 <__NVIC_EnableIRQ+0x38>)
 80034ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2001      	movs	r0, #1
 80034c2:	fa00 f202 	lsl.w	r2, r0, r2
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	e000e100 	.word	0xe000e100

080034dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	6039      	str	r1, [r7, #0]
 80034e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	db0a      	blt.n	8003506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	490c      	ldr	r1, [pc, #48]	; (8003528 <__NVIC_SetPriority+0x4c>)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	0112      	lsls	r2, r2, #4
 80034fc:	b2d2      	uxtb	r2, r2
 80034fe:	440b      	add	r3, r1
 8003500:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003504:	e00a      	b.n	800351c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	4908      	ldr	r1, [pc, #32]	; (800352c <__NVIC_SetPriority+0x50>)
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	3b04      	subs	r3, #4
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	b2d2      	uxtb	r2, r2
 8003518:	440b      	add	r3, r1
 800351a:	761a      	strb	r2, [r3, #24]
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000e100 	.word	0xe000e100
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	; 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f1c3 0307 	rsb	r3, r3, #7
 800354a:	2b04      	cmp	r3, #4
 800354c:	bf28      	it	cs
 800354e:	2304      	movcs	r3, #4
 8003550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3304      	adds	r3, #4
 8003556:	2b06      	cmp	r3, #6
 8003558:	d902      	bls.n	8003560 <NVIC_EncodePriority+0x30>
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	3b03      	subs	r3, #3
 800355e:	e000      	b.n	8003562 <NVIC_EncodePriority+0x32>
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003564:	f04f 32ff 	mov.w	r2, #4294967295
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43da      	mvns	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	401a      	ands	r2, r3
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003578:	f04f 31ff 	mov.w	r1, #4294967295
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	fa01 f303 	lsl.w	r3, r1, r3
 8003582:	43d9      	mvns	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003588:	4313      	orrs	r3, r2
         );
}
 800358a:	4618      	mov	r0, r3
 800358c:	3724      	adds	r7, #36	; 0x24
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035a8:	d301      	bcc.n	80035ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035aa:	2301      	movs	r3, #1
 80035ac:	e00f      	b.n	80035ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ae:	4a0a      	ldr	r2, [pc, #40]	; (80035d8 <SysTick_Config+0x40>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035b6:	210f      	movs	r1, #15
 80035b8:	f04f 30ff 	mov.w	r0, #4294967295
 80035bc:	f7ff ff8e 	bl	80034dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <SysTick_Config+0x40>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <SysTick_Config+0x40>)
 80035c8:	2207      	movs	r2, #7
 80035ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	e000e010 	.word	0xe000e010

080035dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff ff29 	bl	800343c <__NVIC_SetPriorityGrouping>
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b086      	sub	sp, #24
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	4603      	mov	r3, r0
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	607a      	str	r2, [r7, #4]
 80035fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003604:	f7ff ff3e 	bl	8003484 <__NVIC_GetPriorityGrouping>
 8003608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68b9      	ldr	r1, [r7, #8]
 800360e:	6978      	ldr	r0, [r7, #20]
 8003610:	f7ff ff8e 	bl	8003530 <NVIC_EncodePriority>
 8003614:	4602      	mov	r2, r0
 8003616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800361a:	4611      	mov	r1, r2
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff5d 	bl	80034dc <__NVIC_SetPriority>
}
 8003622:	bf00      	nop
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	4603      	mov	r3, r0
 8003632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff ff31 	bl	80034a0 <__NVIC_EnableIRQ>
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff ffa2 	bl	8003598 <SysTick_Config>
 8003654:	4603      	mov	r3, r0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800366c:	f7ff fac4 	bl	8002bf8 <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e099      	b.n	80037b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800369c:	e00f      	b.n	80036be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800369e:	f7ff faab 	bl	8002bf8 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b05      	cmp	r3, #5
 80036aa:	d908      	bls.n	80036be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2203      	movs	r2, #3
 80036b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e078      	b.n	80037b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1e8      	bne.n	800369e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4b38      	ldr	r3, [pc, #224]	; (80037b8 <HAL_DMA_Init+0x158>)
 80036d8:	4013      	ands	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2b04      	cmp	r3, #4
 8003716:	d107      	bne.n	8003728 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003720:	4313      	orrs	r3, r2
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f023 0307 	bic.w	r3, r3, #7
 800373e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	2b04      	cmp	r3, #4
 8003750:	d117      	bne.n	8003782 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 fa91 	bl	8003c8c <DMA_CheckFifoParam>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2240      	movs	r2, #64	; 0x40
 8003774:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800377e:	2301      	movs	r3, #1
 8003780:	e016      	b.n	80037b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fa48 	bl	8003c20 <DMA_CalcBaseAndBitshift>
 8003790:	4603      	mov	r3, r0
 8003792:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	223f      	movs	r2, #63	; 0x3f
 800379a:	409a      	lsls	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	f010803f 	.word	0xf010803f

080037bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_DMA_Start_IT+0x26>
 80037de:	2302      	movs	r3, #2
 80037e0:	e040      	b.n	8003864 <HAL_DMA_Start_IT+0xa8>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d12f      	bne.n	8003856 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2202      	movs	r2, #2
 80037fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f9da 	bl	8003bc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003814:	223f      	movs	r2, #63	; 0x3f
 8003816:	409a      	lsls	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0216 	orr.w	r2, r2, #22
 800382a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	2b00      	cmp	r3, #0
 8003832:	d007      	beq.n	8003844 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0208 	orr.w	r2, r2, #8
 8003842:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	e005      	b.n	8003862 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003862:	7dfb      	ldrb	r3, [r7, #23]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d004      	beq.n	800388a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2280      	movs	r2, #128	; 0x80
 8003884:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e00c      	b.n	80038a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2205      	movs	r2, #5
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038bc:	4b92      	ldr	r3, [pc, #584]	; (8003b08 <HAL_DMA_IRQHandler+0x258>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a92      	ldr	r2, [pc, #584]	; (8003b0c <HAL_DMA_IRQHandler+0x25c>)
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	0a9b      	lsrs	r3, r3, #10
 80038c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038da:	2208      	movs	r2, #8
 80038dc:	409a      	lsls	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	4013      	ands	r3, r2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d01a      	beq.n	800391c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d013      	beq.n	800391c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0204 	bic.w	r2, r2, #4
 8003902:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003908:	2208      	movs	r2, #8
 800390a:	409a      	lsls	r2, r3
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003914:	f043 0201 	orr.w	r2, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003920:	2201      	movs	r2, #1
 8003922:	409a      	lsls	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d012      	beq.n	8003952 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00b      	beq.n	8003952 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393e:	2201      	movs	r2, #1
 8003940:	409a      	lsls	r2, r3
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394a:	f043 0202 	orr.w	r2, r3, #2
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003956:	2204      	movs	r2, #4
 8003958:	409a      	lsls	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4013      	ands	r3, r2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d012      	beq.n	8003988 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00b      	beq.n	8003988 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003974:	2204      	movs	r2, #4
 8003976:	409a      	lsls	r2, r3
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003980:	f043 0204 	orr.w	r2, r3, #4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800398c:	2210      	movs	r2, #16
 800398e:	409a      	lsls	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	4013      	ands	r3, r2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d043      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d03c      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039aa:	2210      	movs	r2, #16
 80039ac:	409a      	lsls	r2, r3
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d018      	beq.n	80039f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d108      	bne.n	80039e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d024      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4798      	blx	r3
 80039de:	e01f      	b.n	8003a20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01b      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	4798      	blx	r3
 80039f0:	e016      	b.n	8003a20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d107      	bne.n	8003a10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0208 	bic.w	r2, r2, #8
 8003a0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	2220      	movs	r2, #32
 8003a26:	409a      	lsls	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 808e 	beq.w	8003b4e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0310 	and.w	r3, r3, #16
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8086 	beq.w	8003b4e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a46:	2220      	movs	r2, #32
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b05      	cmp	r3, #5
 8003a58:	d136      	bne.n	8003ac8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0216 	bic.w	r2, r2, #22
 8003a68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695a      	ldr	r2, [r3, #20]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d103      	bne.n	8003a8a <HAL_DMA_IRQHandler+0x1da>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0208 	bic.w	r2, r2, #8
 8003a98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9e:	223f      	movs	r2, #63	; 0x3f
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d07d      	beq.n	8003bba <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	4798      	blx	r3
        }
        return;
 8003ac6:	e078      	b.n	8003bba <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d01c      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d108      	bne.n	8003af6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d030      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
 8003af4:	e02b      	b.n	8003b4e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d027      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	4798      	blx	r3
 8003b06:	e022      	b.n	8003b4e <HAL_DMA_IRQHandler+0x29e>
 8003b08:	20000000 	.word	0x20000000
 8003b0c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10f      	bne.n	8003b3e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0210 	bic.w	r2, r2, #16
 8003b2c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d032      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d022      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2205      	movs	r2, #5
 8003b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d307      	bcc.n	8003b96 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f2      	bne.n	8003b7a <HAL_DMA_IRQHandler+0x2ca>
 8003b94:	e000      	b.n	8003b98 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003b96:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d005      	beq.n	8003bbc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	4798      	blx	r3
 8003bb8:	e000      	b.n	8003bbc <HAL_DMA_IRQHandler+0x30c>
        return;
 8003bba:	bf00      	nop
    }
  }
}
 8003bbc:	3718      	adds	r7, #24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop

08003bc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
 8003bd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003be0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b40      	cmp	r3, #64	; 0x40
 8003bf0:	d108      	bne.n	8003c04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c02:	e007      	b.n	8003c14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	60da      	str	r2, [r3, #12]
}
 8003c14:	bf00      	nop
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	3b10      	subs	r3, #16
 8003c30:	4a14      	ldr	r2, [pc, #80]	; (8003c84 <DMA_CalcBaseAndBitshift+0x64>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	091b      	lsrs	r3, r3, #4
 8003c38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c3a:	4a13      	ldr	r2, [pc, #76]	; (8003c88 <DMA_CalcBaseAndBitshift+0x68>)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d909      	bls.n	8003c62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c56:	f023 0303 	bic.w	r3, r3, #3
 8003c5a:	1d1a      	adds	r2, r3, #4
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	659a      	str	r2, [r3, #88]	; 0x58
 8003c60:	e007      	b.n	8003c72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c6a:	f023 0303 	bic.w	r3, r3, #3
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	aaaaaaab 	.word	0xaaaaaaab
 8003c88:	080091d8 	.word	0x080091d8

08003c8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c94:	2300      	movs	r3, #0
 8003c96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d11f      	bne.n	8003ce6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d855      	bhi.n	8003d58 <DMA_CheckFifoParam+0xcc>
 8003cac:	a201      	add	r2, pc, #4	; (adr r2, 8003cb4 <DMA_CheckFifoParam+0x28>)
 8003cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb2:	bf00      	nop
 8003cb4:	08003cc5 	.word	0x08003cc5
 8003cb8:	08003cd7 	.word	0x08003cd7
 8003cbc:	08003cc5 	.word	0x08003cc5
 8003cc0:	08003d59 	.word	0x08003d59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d045      	beq.n	8003d5c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd4:	e042      	b.n	8003d5c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cde:	d13f      	bne.n	8003d60 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce4:	e03c      	b.n	8003d60 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cee:	d121      	bne.n	8003d34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d836      	bhi.n	8003d64 <DMA_CheckFifoParam+0xd8>
 8003cf6:	a201      	add	r2, pc, #4	; (adr r2, 8003cfc <DMA_CheckFifoParam+0x70>)
 8003cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfc:	08003d0d 	.word	0x08003d0d
 8003d00:	08003d13 	.word	0x08003d13
 8003d04:	08003d0d 	.word	0x08003d0d
 8003d08:	08003d25 	.word	0x08003d25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d10:	e02f      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d024      	beq.n	8003d68 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d22:	e021      	b.n	8003d68 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d2c:	d11e      	bne.n	8003d6c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d32:	e01b      	b.n	8003d6c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d902      	bls.n	8003d40 <DMA_CheckFifoParam+0xb4>
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d003      	beq.n	8003d46 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d3e:	e018      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
      break;
 8003d44:	e015      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00e      	beq.n	8003d70 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
      break;
 8003d56:	e00b      	b.n	8003d70 <DMA_CheckFifoParam+0xe4>
      break;
 8003d58:	bf00      	nop
 8003d5a:	e00a      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;
 8003d5c:	bf00      	nop
 8003d5e:	e008      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;
 8003d60:	bf00      	nop
 8003d62:	e006      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;
 8003d64:	bf00      	nop
 8003d66:	e004      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;
 8003d68:	bf00      	nop
 8003d6a:	e002      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;   
 8003d6c:	bf00      	nop
 8003d6e:	e000      	b.n	8003d72 <DMA_CheckFifoParam+0xe6>
      break;
 8003d70:	bf00      	nop
    }
  } 
  
  return status; 
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	; 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
 8003d9a:	e16b      	b.n	8004074 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	4013      	ands	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	f040 815a 	bne.w	800406e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d00b      	beq.n	8003dda <HAL_GPIO_Init+0x5a>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d007      	beq.n	8003dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dce:	2b11      	cmp	r3, #17
 8003dd0:	d003      	beq.n	8003dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b12      	cmp	r3, #18
 8003dd8:	d130      	bne.n	8003e3c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	2203      	movs	r2, #3
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	43db      	mvns	r3, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	4013      	ands	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68da      	ldr	r2, [r3, #12]
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e10:	2201      	movs	r2, #1
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f003 0201 	and.w	r2, r3, #1
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	2203      	movs	r2, #3
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	4013      	ands	r3, r2
 8003e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d003      	beq.n	8003e7c <HAL_GPIO_Init+0xfc>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b12      	cmp	r3, #18
 8003e7a:	d123      	bne.n	8003ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	08da      	lsrs	r2, r3, #3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3208      	adds	r2, #8
 8003e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	220f      	movs	r2, #15
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	691a      	ldr	r2, [r3, #16]
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	08da      	lsrs	r2, r3, #3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3208      	adds	r2, #8
 8003ebe:	69b9      	ldr	r1, [r7, #24]
 8003ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	2203      	movs	r2, #3
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	43db      	mvns	r3, r3
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f003 0203 	and.w	r2, r3, #3
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80b4 	beq.w	800406e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f06:	2300      	movs	r3, #0
 8003f08:	60fb      	str	r3, [r7, #12]
 8003f0a:	4b5f      	ldr	r3, [pc, #380]	; (8004088 <HAL_GPIO_Init+0x308>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0e:	4a5e      	ldr	r2, [pc, #376]	; (8004088 <HAL_GPIO_Init+0x308>)
 8003f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f14:	6453      	str	r3, [r2, #68]	; 0x44
 8003f16:	4b5c      	ldr	r3, [pc, #368]	; (8004088 <HAL_GPIO_Init+0x308>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f22:	4a5a      	ldr	r2, [pc, #360]	; (800408c <HAL_GPIO_Init+0x30c>)
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	3302      	adds	r3, #2
 8003f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	220f      	movs	r2, #15
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a51      	ldr	r2, [pc, #324]	; (8004090 <HAL_GPIO_Init+0x310>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d02b      	beq.n	8003fa6 <HAL_GPIO_Init+0x226>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a50      	ldr	r2, [pc, #320]	; (8004094 <HAL_GPIO_Init+0x314>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d025      	beq.n	8003fa2 <HAL_GPIO_Init+0x222>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a4f      	ldr	r2, [pc, #316]	; (8004098 <HAL_GPIO_Init+0x318>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d01f      	beq.n	8003f9e <HAL_GPIO_Init+0x21e>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a4e      	ldr	r2, [pc, #312]	; (800409c <HAL_GPIO_Init+0x31c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d019      	beq.n	8003f9a <HAL_GPIO_Init+0x21a>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a4d      	ldr	r2, [pc, #308]	; (80040a0 <HAL_GPIO_Init+0x320>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <HAL_GPIO_Init+0x216>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a4c      	ldr	r2, [pc, #304]	; (80040a4 <HAL_GPIO_Init+0x324>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00d      	beq.n	8003f92 <HAL_GPIO_Init+0x212>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a4b      	ldr	r2, [pc, #300]	; (80040a8 <HAL_GPIO_Init+0x328>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d007      	beq.n	8003f8e <HAL_GPIO_Init+0x20e>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a4a      	ldr	r2, [pc, #296]	; (80040ac <HAL_GPIO_Init+0x32c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d101      	bne.n	8003f8a <HAL_GPIO_Init+0x20a>
 8003f86:	2307      	movs	r3, #7
 8003f88:	e00e      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f8a:	2308      	movs	r3, #8
 8003f8c:	e00c      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f8e:	2306      	movs	r3, #6
 8003f90:	e00a      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f92:	2305      	movs	r3, #5
 8003f94:	e008      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f96:	2304      	movs	r3, #4
 8003f98:	e006      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e004      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e002      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <HAL_GPIO_Init+0x228>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	69fa      	ldr	r2, [r7, #28]
 8003faa:	f002 0203 	and.w	r2, r2, #3
 8003fae:	0092      	lsls	r2, r2, #2
 8003fb0:	4093      	lsls	r3, r2
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fb8:	4934      	ldr	r1, [pc, #208]	; (800408c <HAL_GPIO_Init+0x30c>)
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	089b      	lsrs	r3, r3, #2
 8003fbe:	3302      	adds	r3, #2
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fc6:	4b3a      	ldr	r3, [pc, #232]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fea:	4a31      	ldr	r2, [pc, #196]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ff0:	4b2f      	ldr	r3, [pc, #188]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004014:	4a26      	ldr	r2, [pc, #152]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800401a:	4b25      	ldr	r3, [pc, #148]	; (80040b0 <HAL_GPIO_Init+0x330>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800403e:	4a1c      	ldr	r2, [pc, #112]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004044:	4b1a      	ldr	r3, [pc, #104]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004068:	4a11      	ldr	r2, [pc, #68]	; (80040b0 <HAL_GPIO_Init+0x330>)
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	3301      	adds	r3, #1
 8004072:	61fb      	str	r3, [r7, #28]
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	2b0f      	cmp	r3, #15
 8004078:	f67f ae90 	bls.w	8003d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800407c:	bf00      	nop
 800407e:	3724      	adds	r7, #36	; 0x24
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	40023800 	.word	0x40023800
 800408c:	40013800 	.word	0x40013800
 8004090:	40020000 	.word	0x40020000
 8004094:	40020400 	.word	0x40020400
 8004098:	40020800 	.word	0x40020800
 800409c:	40020c00 	.word	0x40020c00
 80040a0:	40021000 	.word	0x40021000
 80040a4:	40021400 	.word	0x40021400
 80040a8:	40021800 	.word	0x40021800
 80040ac:	40021c00 	.word	0x40021c00
 80040b0:	40013c00 	.word	0x40013c00

080040b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e25b      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d075      	beq.n	80041be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040d2:	4ba3      	ldr	r3, [pc, #652]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 030c 	and.w	r3, r3, #12
 80040da:	2b04      	cmp	r3, #4
 80040dc:	d00c      	beq.n	80040f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040de:	4ba0      	ldr	r3, [pc, #640]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d112      	bne.n	8004110 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ea:	4b9d      	ldr	r3, [pc, #628]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040f6:	d10b      	bne.n	8004110 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f8:	4b99      	ldr	r3, [pc, #612]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d05b      	beq.n	80041bc <HAL_RCC_OscConfig+0x108>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d157      	bne.n	80041bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e236      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004118:	d106      	bne.n	8004128 <HAL_RCC_OscConfig+0x74>
 800411a:	4b91      	ldr	r3, [pc, #580]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a90      	ldr	r2, [pc, #576]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	e01d      	b.n	8004164 <HAL_RCC_OscConfig+0xb0>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004130:	d10c      	bne.n	800414c <HAL_RCC_OscConfig+0x98>
 8004132:	4b8b      	ldr	r3, [pc, #556]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a8a      	ldr	r2, [pc, #552]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	4b88      	ldr	r3, [pc, #544]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a87      	ldr	r2, [pc, #540]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	e00b      	b.n	8004164 <HAL_RCC_OscConfig+0xb0>
 800414c:	4b84      	ldr	r3, [pc, #528]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a83      	ldr	r2, [pc, #524]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4b81      	ldr	r3, [pc, #516]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a80      	ldr	r2, [pc, #512]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 800415e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004162:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d013      	beq.n	8004194 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7fe fd44 	bl	8002bf8 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004174:	f7fe fd40 	bl	8002bf8 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b64      	cmp	r3, #100	; 0x64
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e1fb      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004186:	4b76      	ldr	r3, [pc, #472]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0f0      	beq.n	8004174 <HAL_RCC_OscConfig+0xc0>
 8004192:	e014      	b.n	80041be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004194:	f7fe fd30 	bl	8002bf8 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800419c:	f7fe fd2c 	bl	8002bf8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b64      	cmp	r3, #100	; 0x64
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e1e7      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ae:	4b6c      	ldr	r3, [pc, #432]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <HAL_RCC_OscConfig+0xe8>
 80041ba:	e000      	b.n	80041be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d063      	beq.n	8004292 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041ca:	4b65      	ldr	r3, [pc, #404]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00b      	beq.n	80041ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d6:	4b62      	ldr	r3, [pc, #392]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d11c      	bne.n	800421c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e2:	4b5f      	ldr	r3, [pc, #380]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d116      	bne.n	800421c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ee:	4b5c      	ldr	r3, [pc, #368]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d005      	beq.n	8004206 <HAL_RCC_OscConfig+0x152>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e1bb      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004206:	4b56      	ldr	r3, [pc, #344]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4952      	ldr	r1, [pc, #328]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800421a:	e03a      	b.n	8004292 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004224:	4b4f      	ldr	r3, [pc, #316]	; (8004364 <HAL_RCC_OscConfig+0x2b0>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422a:	f7fe fce5 	bl	8002bf8 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004232:	f7fe fce1 	bl	8002bf8 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e19c      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004244:	4b46      	ldr	r3, [pc, #280]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004250:	4b43      	ldr	r3, [pc, #268]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4940      	ldr	r1, [pc, #256]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004260:	4313      	orrs	r3, r2
 8004262:	600b      	str	r3, [r1, #0]
 8004264:	e015      	b.n	8004292 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004266:	4b3f      	ldr	r3, [pc, #252]	; (8004364 <HAL_RCC_OscConfig+0x2b0>)
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7fe fcc4 	bl	8002bf8 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004274:	f7fe fcc0 	bl	8002bf8 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e17b      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004286:	4b36      	ldr	r3, [pc, #216]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d030      	beq.n	8004300 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d016      	beq.n	80042d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a6:	4b30      	ldr	r3, [pc, #192]	; (8004368 <HAL_RCC_OscConfig+0x2b4>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7fe fca4 	bl	8002bf8 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042b4:	f7fe fca0 	bl	8002bf8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e15b      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c6:	4b26      	ldr	r3, [pc, #152]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80042c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x200>
 80042d2:	e015      	b.n	8004300 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d4:	4b24      	ldr	r3, [pc, #144]	; (8004368 <HAL_RCC_OscConfig+0x2b4>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042da:	f7fe fc8d 	bl	8002bf8 <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e0:	e008      	b.n	80042f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e2:	f7fe fc89 	bl	8002bf8 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e144      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f4:	4b1a      	ldr	r3, [pc, #104]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 80042f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1f0      	bne.n	80042e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80a0 	beq.w	800444e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800430e:	2300      	movs	r3, #0
 8004310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004312:	4b13      	ldr	r3, [pc, #76]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10f      	bne.n	800433e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800431e:	2300      	movs	r3, #0
 8004320:	60bb      	str	r3, [r7, #8]
 8004322:	4b0f      	ldr	r3, [pc, #60]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	4a0e      	ldr	r2, [pc, #56]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800432c:	6413      	str	r3, [r2, #64]	; 0x40
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <HAL_RCC_OscConfig+0x2ac>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433a:	2301      	movs	r3, #1
 800433c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <HAL_RCC_OscConfig+0x2b8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004346:	2b00      	cmp	r3, #0
 8004348:	d121      	bne.n	800438e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800434a:	4b08      	ldr	r3, [pc, #32]	; (800436c <HAL_RCC_OscConfig+0x2b8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a07      	ldr	r2, [pc, #28]	; (800436c <HAL_RCC_OscConfig+0x2b8>)
 8004350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004356:	f7fe fc4f 	bl	8002bf8 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435c:	e011      	b.n	8004382 <HAL_RCC_OscConfig+0x2ce>
 800435e:	bf00      	nop
 8004360:	40023800 	.word	0x40023800
 8004364:	42470000 	.word	0x42470000
 8004368:	42470e80 	.word	0x42470e80
 800436c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004370:	f7fe fc42 	bl	8002bf8 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e0fd      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004382:	4b81      	ldr	r3, [pc, #516]	; (8004588 <HAL_RCC_OscConfig+0x4d4>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0f0      	beq.n	8004370 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d106      	bne.n	80043a4 <HAL_RCC_OscConfig+0x2f0>
 8004396:	4b7d      	ldr	r3, [pc, #500]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439a:	4a7c      	ldr	r2, [pc, #496]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	6713      	str	r3, [r2, #112]	; 0x70
 80043a2:	e01c      	b.n	80043de <HAL_RCC_OscConfig+0x32a>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b05      	cmp	r3, #5
 80043aa:	d10c      	bne.n	80043c6 <HAL_RCC_OscConfig+0x312>
 80043ac:	4b77      	ldr	r3, [pc, #476]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b0:	4a76      	ldr	r2, [pc, #472]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043b2:	f043 0304 	orr.w	r3, r3, #4
 80043b6:	6713      	str	r3, [r2, #112]	; 0x70
 80043b8:	4b74      	ldr	r3, [pc, #464]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043bc:	4a73      	ldr	r2, [pc, #460]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043be:	f043 0301 	orr.w	r3, r3, #1
 80043c2:	6713      	str	r3, [r2, #112]	; 0x70
 80043c4:	e00b      	b.n	80043de <HAL_RCC_OscConfig+0x32a>
 80043c6:	4b71      	ldr	r3, [pc, #452]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ca:	4a70      	ldr	r2, [pc, #448]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043cc:	f023 0301 	bic.w	r3, r3, #1
 80043d0:	6713      	str	r3, [r2, #112]	; 0x70
 80043d2:	4b6e      	ldr	r3, [pc, #440]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d6:	4a6d      	ldr	r2, [pc, #436]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80043d8:	f023 0304 	bic.w	r3, r3, #4
 80043dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d015      	beq.n	8004412 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e6:	f7fe fc07 	bl	8002bf8 <HAL_GetTick>
 80043ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ec:	e00a      	b.n	8004404 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ee:	f7fe fc03 	bl	8002bf8 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e0bc      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004404:	4b61      	ldr	r3, [pc, #388]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0ee      	beq.n	80043ee <HAL_RCC_OscConfig+0x33a>
 8004410:	e014      	b.n	800443c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004412:	f7fe fbf1 	bl	8002bf8 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004418:	e00a      	b.n	8004430 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800441a:	f7fe fbed 	bl	8002bf8 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	f241 3288 	movw	r2, #5000	; 0x1388
 8004428:	4293      	cmp	r3, r2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e0a6      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004430:	4b56      	ldr	r3, [pc, #344]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1ee      	bne.n	800441a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800443c:	7dfb      	ldrb	r3, [r7, #23]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d105      	bne.n	800444e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004442:	4b52      	ldr	r3, [pc, #328]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	4a51      	ldr	r2, [pc, #324]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004448:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800444c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 8092 	beq.w	800457c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004458:	4b4c      	ldr	r3, [pc, #304]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 030c 	and.w	r3, r3, #12
 8004460:	2b08      	cmp	r3, #8
 8004462:	d05c      	beq.n	800451e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	2b02      	cmp	r3, #2
 800446a:	d141      	bne.n	80044f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446c:	4b48      	ldr	r3, [pc, #288]	; (8004590 <HAL_RCC_OscConfig+0x4dc>)
 800446e:	2200      	movs	r2, #0
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004472:	f7fe fbc1 	bl	8002bf8 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800447a:	f7fe fbbd 	bl	8002bf8 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e078      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448c:	4b3f      	ldr	r3, [pc, #252]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1f0      	bne.n	800447a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	69da      	ldr	r2, [r3, #28]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	431a      	orrs	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	019b      	lsls	r3, r3, #6
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ae:	085b      	lsrs	r3, r3, #1
 80044b0:	3b01      	subs	r3, #1
 80044b2:	041b      	lsls	r3, r3, #16
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ba:	061b      	lsls	r3, r3, #24
 80044bc:	4933      	ldr	r1, [pc, #204]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <HAL_RCC_OscConfig+0x4dc>)
 80044c4:	2201      	movs	r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c8:	f7fe fb96 	bl	8002bf8 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d0:	f7fe fb92 	bl	8002bf8 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e04d      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e2:	4b2a      	ldr	r3, [pc, #168]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0f0      	beq.n	80044d0 <HAL_RCC_OscConfig+0x41c>
 80044ee:	e045      	b.n	800457c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f0:	4b27      	ldr	r3, [pc, #156]	; (8004590 <HAL_RCC_OscConfig+0x4dc>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f6:	f7fe fb7f 	bl	8002bf8 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044fe:	f7fe fb7b 	bl	8002bf8 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e036      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004510:	4b1e      	ldr	r3, [pc, #120]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1f0      	bne.n	80044fe <HAL_RCC_OscConfig+0x44a>
 800451c:	e02e      	b.n	800457c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d101      	bne.n	800452a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e029      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800452a:	4b18      	ldr	r3, [pc, #96]	; (800458c <HAL_RCC_OscConfig+0x4d8>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	429a      	cmp	r2, r3
 800453c:	d11c      	bne.n	8004578 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004548:	429a      	cmp	r2, r3
 800454a:	d115      	bne.n	8004578 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004552:	4013      	ands	r3, r2
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004558:	4293      	cmp	r3, r2
 800455a:	d10d      	bne.n	8004578 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004566:	429a      	cmp	r2, r3
 8004568:	d106      	bne.n	8004578 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	40007000 	.word	0x40007000
 800458c:	40023800 	.word	0x40023800
 8004590:	42470060 	.word	0x42470060

08004594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0cc      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045a8:	4b68      	ldr	r3, [pc, #416]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 030f 	and.w	r3, r3, #15
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d90c      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b65      	ldr	r3, [pc, #404]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4a58      	ldr	r2, [pc, #352]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a52      	ldr	r2, [pc, #328]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800460a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	4313      	orrs	r3, r2
 800461c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d044      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d119      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d003      	beq.n	8004652 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800464e:	2b03      	cmp	r3, #3
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004652:	4b3f      	ldr	r3, [pc, #252]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e06f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004662:	4b3b      	ldr	r3, [pc, #236]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e067      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004672:	4b37      	ldr	r3, [pc, #220]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f023 0203 	bic.w	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	4934      	ldr	r1, [pc, #208]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004680:	4313      	orrs	r3, r2
 8004682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004684:	f7fe fab8 	bl	8002bf8 <HAL_GetTick>
 8004688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	e00a      	b.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468c:	f7fe fab4 	bl	8002bf8 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	f241 3288 	movw	r2, #5000	; 0x1388
 800469a:	4293      	cmp	r3, r2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e04f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	4b2b      	ldr	r3, [pc, #172]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 020c 	and.w	r2, r3, #12
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d1eb      	bne.n	800468c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046b4:	4b25      	ldr	r3, [pc, #148]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d20c      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	4b22      	ldr	r3, [pc, #136]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004706:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f821 	bl	8004760 <HAL_RCC_GetSysClockFreq>
 800471e:	4601      	mov	r1, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	4a0a      	ldr	r2, [pc, #40]	; (8004754 <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	5cd3      	ldrb	r3, [r2, r3]
 800472e:	fa21 f303 	lsr.w	r3, r1, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	; (8004758 <HAL_RCC_ClockConfig+0x1c4>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	; (800475c <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fe fa18 	bl	8002b70 <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40023c00 	.word	0x40023c00
 8004750:	40023800 	.word	0x40023800
 8004754:	080091c0 	.word	0x080091c0
 8004758:	20000000 	.word	0x20000000
 800475c:	20000004 	.word	0x20000004

08004760 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	607b      	str	r3, [r7, #4]
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	2300      	movs	r3, #0
 8004770:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004772:	2300      	movs	r3, #0
 8004774:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004776:	4b63      	ldr	r3, [pc, #396]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 030c 	and.w	r3, r3, #12
 800477e:	2b04      	cmp	r3, #4
 8004780:	d007      	beq.n	8004792 <HAL_RCC_GetSysClockFreq+0x32>
 8004782:	2b08      	cmp	r3, #8
 8004784:	d008      	beq.n	8004798 <HAL_RCC_GetSysClockFreq+0x38>
 8004786:	2b00      	cmp	r3, #0
 8004788:	f040 80b4 	bne.w	80048f4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800478c:	4b5e      	ldr	r3, [pc, #376]	; (8004908 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800478e:	60bb      	str	r3, [r7, #8]
       break;
 8004790:	e0b3      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004792:	4b5e      	ldr	r3, [pc, #376]	; (800490c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004794:	60bb      	str	r3, [r7, #8]
      break;
 8004796:	e0b0      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004798:	4b5a      	ldr	r3, [pc, #360]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047a2:	4b58      	ldr	r3, [pc, #352]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d04a      	beq.n	8004844 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ae:	4b55      	ldr	r3, [pc, #340]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	099b      	lsrs	r3, r3, #6
 80047b4:	f04f 0400 	mov.w	r4, #0
 80047b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	ea03 0501 	and.w	r5, r3, r1
 80047c4:	ea04 0602 	and.w	r6, r4, r2
 80047c8:	4629      	mov	r1, r5
 80047ca:	4632      	mov	r2, r6
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	f04f 0400 	mov.w	r4, #0
 80047d4:	0154      	lsls	r4, r2, #5
 80047d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80047da:	014b      	lsls	r3, r1, #5
 80047dc:	4619      	mov	r1, r3
 80047de:	4622      	mov	r2, r4
 80047e0:	1b49      	subs	r1, r1, r5
 80047e2:	eb62 0206 	sbc.w	r2, r2, r6
 80047e6:	f04f 0300 	mov.w	r3, #0
 80047ea:	f04f 0400 	mov.w	r4, #0
 80047ee:	0194      	lsls	r4, r2, #6
 80047f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80047f4:	018b      	lsls	r3, r1, #6
 80047f6:	1a5b      	subs	r3, r3, r1
 80047f8:	eb64 0402 	sbc.w	r4, r4, r2
 80047fc:	f04f 0100 	mov.w	r1, #0
 8004800:	f04f 0200 	mov.w	r2, #0
 8004804:	00e2      	lsls	r2, r4, #3
 8004806:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800480a:	00d9      	lsls	r1, r3, #3
 800480c:	460b      	mov	r3, r1
 800480e:	4614      	mov	r4, r2
 8004810:	195b      	adds	r3, r3, r5
 8004812:	eb44 0406 	adc.w	r4, r4, r6
 8004816:	f04f 0100 	mov.w	r1, #0
 800481a:	f04f 0200 	mov.w	r2, #0
 800481e:	0262      	lsls	r2, r4, #9
 8004820:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004824:	0259      	lsls	r1, r3, #9
 8004826:	460b      	mov	r3, r1
 8004828:	4614      	mov	r4, r2
 800482a:	4618      	mov	r0, r3
 800482c:	4621      	mov	r1, r4
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f04f 0400 	mov.w	r4, #0
 8004834:	461a      	mov	r2, r3
 8004836:	4623      	mov	r3, r4
 8004838:	f7fc f962 	bl	8000b00 <__aeabi_uldivmod>
 800483c:	4603      	mov	r3, r0
 800483e:	460c      	mov	r4, r1
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	e049      	b.n	80048d8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004844:	4b2f      	ldr	r3, [pc, #188]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	099b      	lsrs	r3, r3, #6
 800484a:	f04f 0400 	mov.w	r4, #0
 800484e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	ea03 0501 	and.w	r5, r3, r1
 800485a:	ea04 0602 	and.w	r6, r4, r2
 800485e:	4629      	mov	r1, r5
 8004860:	4632      	mov	r2, r6
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	f04f 0400 	mov.w	r4, #0
 800486a:	0154      	lsls	r4, r2, #5
 800486c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004870:	014b      	lsls	r3, r1, #5
 8004872:	4619      	mov	r1, r3
 8004874:	4622      	mov	r2, r4
 8004876:	1b49      	subs	r1, r1, r5
 8004878:	eb62 0206 	sbc.w	r2, r2, r6
 800487c:	f04f 0300 	mov.w	r3, #0
 8004880:	f04f 0400 	mov.w	r4, #0
 8004884:	0194      	lsls	r4, r2, #6
 8004886:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800488a:	018b      	lsls	r3, r1, #6
 800488c:	1a5b      	subs	r3, r3, r1
 800488e:	eb64 0402 	sbc.w	r4, r4, r2
 8004892:	f04f 0100 	mov.w	r1, #0
 8004896:	f04f 0200 	mov.w	r2, #0
 800489a:	00e2      	lsls	r2, r4, #3
 800489c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80048a0:	00d9      	lsls	r1, r3, #3
 80048a2:	460b      	mov	r3, r1
 80048a4:	4614      	mov	r4, r2
 80048a6:	195b      	adds	r3, r3, r5
 80048a8:	eb44 0406 	adc.w	r4, r4, r6
 80048ac:	f04f 0100 	mov.w	r1, #0
 80048b0:	f04f 0200 	mov.w	r2, #0
 80048b4:	02a2      	lsls	r2, r4, #10
 80048b6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80048ba:	0299      	lsls	r1, r3, #10
 80048bc:	460b      	mov	r3, r1
 80048be:	4614      	mov	r4, r2
 80048c0:	4618      	mov	r0, r3
 80048c2:	4621      	mov	r1, r4
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f04f 0400 	mov.w	r4, #0
 80048ca:	461a      	mov	r2, r3
 80048cc:	4623      	mov	r3, r4
 80048ce:	f7fc f917 	bl	8000b00 <__aeabi_uldivmod>
 80048d2:	4603      	mov	r3, r0
 80048d4:	460c      	mov	r4, r1
 80048d6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048d8:	4b0a      	ldr	r3, [pc, #40]	; (8004904 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	0c1b      	lsrs	r3, r3, #16
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	3301      	adds	r3, #1
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f0:	60bb      	str	r3, [r7, #8]
      break;
 80048f2:	e002      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048f4:	4b04      	ldr	r3, [pc, #16]	; (8004908 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80048f6:	60bb      	str	r3, [r7, #8]
      break;
 80048f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048fa:	68bb      	ldr	r3, [r7, #8]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004904:	40023800 	.word	0x40023800
 8004908:	00f42400 	.word	0x00f42400
 800490c:	007a1200 	.word	0x007a1200

08004910 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004914:	4b03      	ldr	r3, [pc, #12]	; (8004924 <HAL_RCC_GetHCLKFreq+0x14>)
 8004916:	681b      	ldr	r3, [r3, #0]
}
 8004918:	4618      	mov	r0, r3
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	20000000 	.word	0x20000000

08004928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800492c:	f7ff fff0 	bl	8004910 <HAL_RCC_GetHCLKFreq>
 8004930:	4601      	mov	r1, r0
 8004932:	4b05      	ldr	r3, [pc, #20]	; (8004948 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	0a9b      	lsrs	r3, r3, #10
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	4a03      	ldr	r2, [pc, #12]	; (800494c <HAL_RCC_GetPCLK1Freq+0x24>)
 800493e:	5cd3      	ldrb	r3, [r2, r3]
 8004940:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004944:	4618      	mov	r0, r3
 8004946:	bd80      	pop	{r7, pc}
 8004948:	40023800 	.word	0x40023800
 800494c:	080091d0 	.word	0x080091d0

08004950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004954:	f7ff ffdc 	bl	8004910 <HAL_RCC_GetHCLKFreq>
 8004958:	4601      	mov	r1, r0
 800495a:	4b05      	ldr	r3, [pc, #20]	; (8004970 <HAL_RCC_GetPCLK2Freq+0x20>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	0b5b      	lsrs	r3, r3, #13
 8004960:	f003 0307 	and.w	r3, r3, #7
 8004964:	4a03      	ldr	r2, [pc, #12]	; (8004974 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004966:	5cd3      	ldrb	r3, [r2, r3]
 8004968:	fa21 f303 	lsr.w	r3, r1, r3
}
 800496c:	4618      	mov	r0, r3
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40023800 	.word	0x40023800
 8004974:	080091d0 	.word	0x080091d0

08004978 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e01d      	b.n	80049c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d106      	bne.n	80049a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fd fe56 	bl	8002650 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3304      	adds	r3, #4
 80049b4:	4619      	mov	r1, r3
 80049b6:	4610      	mov	r0, r2
 80049b8:	f000 f9fa 	bl	8004db0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b082      	sub	sp, #8
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e01d      	b.n	8004a1c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d106      	bne.n	80049fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f815 	bl	8004a24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2202      	movs	r2, #2
 80049fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f000 f9cf 	bl	8004db0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2201      	movs	r2, #1
 8004a48:	6839      	ldr	r1, [r7, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fc9a 	bl	8005384 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a15      	ldr	r2, [pc, #84]	; (8004aac <HAL_TIM_PWM_Start+0x74>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d004      	beq.n	8004a64 <HAL_TIM_PWM_Start+0x2c>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a14      	ldr	r2, [pc, #80]	; (8004ab0 <HAL_TIM_PWM_Start+0x78>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d101      	bne.n	8004a68 <HAL_TIM_PWM_Start+0x30>
 8004a64:	2301      	movs	r3, #1
 8004a66:	e000      	b.n	8004a6a <HAL_TIM_PWM_Start+0x32>
 8004a68:	2300      	movs	r3, #0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2b06      	cmp	r3, #6
 8004a8e:	d007      	beq.n	8004aa0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40010000 	.word	0x40010000
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e0b4      	b.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b0c      	cmp	r3, #12
 8004ae2:	f200 809f 	bhi.w	8004c24 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b21 	.word	0x08004b21
 8004af0:	08004c25 	.word	0x08004c25
 8004af4:	08004c25 	.word	0x08004c25
 8004af8:	08004c25 	.word	0x08004c25
 8004afc:	08004b61 	.word	0x08004b61
 8004b00:	08004c25 	.word	0x08004c25
 8004b04:	08004c25 	.word	0x08004c25
 8004b08:	08004c25 	.word	0x08004c25
 8004b0c:	08004ba3 	.word	0x08004ba3
 8004b10:	08004c25 	.word	0x08004c25
 8004b14:	08004c25 	.word	0x08004c25
 8004b18:	08004c25 	.word	0x08004c25
 8004b1c:	08004be3 	.word	0x08004be3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68b9      	ldr	r1, [r7, #8]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 f9e2 	bl	8004ef0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0208 	orr.w	r2, r2, #8
 8004b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0204 	bic.w	r2, r2, #4
 8004b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6999      	ldr	r1, [r3, #24]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	619a      	str	r2, [r3, #24]
      break;
 8004b5e:	e062      	b.n	8004c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fa32 	bl	8004fd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	699a      	ldr	r2, [r3, #24]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6999      	ldr	r1, [r3, #24]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	021a      	lsls	r2, r3, #8
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	619a      	str	r2, [r3, #24]
      break;
 8004ba0:	e041      	b.n	8004c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68b9      	ldr	r1, [r7, #8]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 fa87 	bl	80050bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69da      	ldr	r2, [r3, #28]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f042 0208 	orr.w	r2, r2, #8
 8004bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	69da      	ldr	r2, [r3, #28]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0204 	bic.w	r2, r2, #4
 8004bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69d9      	ldr	r1, [r3, #28]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	61da      	str	r2, [r3, #28]
      break;
 8004be0:	e021      	b.n	8004c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68b9      	ldr	r1, [r7, #8]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f000 fadb 	bl	80051a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69da      	ldr	r2, [r3, #28]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69da      	ldr	r2, [r3, #28]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69d9      	ldr	r1, [r3, #28]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	021a      	lsls	r2, r3, #8
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	61da      	str	r2, [r3, #28]
      break;
 8004c22:	e000      	b.n	8004c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004c24:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_TIM_ConfigClockSource+0x18>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e0a6      	b.n	8004da6 <HAL_TIM_ConfigClockSource+0x166>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c7e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b40      	cmp	r3, #64	; 0x40
 8004c8e:	d067      	beq.n	8004d60 <HAL_TIM_ConfigClockSource+0x120>
 8004c90:	2b40      	cmp	r3, #64	; 0x40
 8004c92:	d80b      	bhi.n	8004cac <HAL_TIM_ConfigClockSource+0x6c>
 8004c94:	2b10      	cmp	r3, #16
 8004c96:	d073      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x140>
 8004c98:	2b10      	cmp	r3, #16
 8004c9a:	d802      	bhi.n	8004ca2 <HAL_TIM_ConfigClockSource+0x62>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d06f      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004ca0:	e078      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d06c      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x140>
 8004ca6:	2b30      	cmp	r3, #48	; 0x30
 8004ca8:	d06a      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004caa:	e073      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004cac:	2b70      	cmp	r3, #112	; 0x70
 8004cae:	d00d      	beq.n	8004ccc <HAL_TIM_ConfigClockSource+0x8c>
 8004cb0:	2b70      	cmp	r3, #112	; 0x70
 8004cb2:	d804      	bhi.n	8004cbe <HAL_TIM_ConfigClockSource+0x7e>
 8004cb4:	2b50      	cmp	r3, #80	; 0x50
 8004cb6:	d033      	beq.n	8004d20 <HAL_TIM_ConfigClockSource+0xe0>
 8004cb8:	2b60      	cmp	r3, #96	; 0x60
 8004cba:	d041      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004cbc:	e06a      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc2:	d066      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x152>
 8004cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc8:	d017      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004cca:	e063      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6818      	ldr	r0, [r3, #0]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	6899      	ldr	r1, [r3, #8]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	f000 fb32 	bl	8005344 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	609a      	str	r2, [r3, #8]
      break;
 8004cf8:	e04c      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6899      	ldr	r1, [r3, #8]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f000 fb1b 	bl	8005344 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d1c:	609a      	str	r2, [r3, #8]
      break;
 8004d1e:	e039      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	6859      	ldr	r1, [r3, #4]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	f000 fa8f 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2150      	movs	r1, #80	; 0x50
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fae8 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8004d3e:	e029      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6818      	ldr	r0, [r3, #0]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	6859      	ldr	r1, [r3, #4]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f000 faae 	bl	80052ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2160      	movs	r1, #96	; 0x60
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 fad8 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8004d5e:	e019      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6818      	ldr	r0, [r3, #0]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6859      	ldr	r1, [r3, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	f000 fa6f 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2140      	movs	r1, #64	; 0x40
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 fac8 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8004d7e:	e009      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	f000 fabf 	bl	800530e <TIM_ITRx_SetConfig>
      break;
 8004d90:	e000      	b.n	8004d94 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004d92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
	...

08004db0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a40      	ldr	r2, [pc, #256]	; (8004ec4 <TIM_Base_SetConfig+0x114>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d013      	beq.n	8004df0 <TIM_Base_SetConfig+0x40>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dce:	d00f      	beq.n	8004df0 <TIM_Base_SetConfig+0x40>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a3d      	ldr	r2, [pc, #244]	; (8004ec8 <TIM_Base_SetConfig+0x118>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00b      	beq.n	8004df0 <TIM_Base_SetConfig+0x40>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a3c      	ldr	r2, [pc, #240]	; (8004ecc <TIM_Base_SetConfig+0x11c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d007      	beq.n	8004df0 <TIM_Base_SetConfig+0x40>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a3b      	ldr	r2, [pc, #236]	; (8004ed0 <TIM_Base_SetConfig+0x120>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d003      	beq.n	8004df0 <TIM_Base_SetConfig+0x40>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a3a      	ldr	r2, [pc, #232]	; (8004ed4 <TIM_Base_SetConfig+0x124>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d108      	bne.n	8004e02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a2f      	ldr	r2, [pc, #188]	; (8004ec4 <TIM_Base_SetConfig+0x114>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d02b      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e10:	d027      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a2c      	ldr	r2, [pc, #176]	; (8004ec8 <TIM_Base_SetConfig+0x118>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d023      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a2b      	ldr	r2, [pc, #172]	; (8004ecc <TIM_Base_SetConfig+0x11c>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d01f      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a2a      	ldr	r2, [pc, #168]	; (8004ed0 <TIM_Base_SetConfig+0x120>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d01b      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a29      	ldr	r2, [pc, #164]	; (8004ed4 <TIM_Base_SetConfig+0x124>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d017      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a28      	ldr	r2, [pc, #160]	; (8004ed8 <TIM_Base_SetConfig+0x128>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d013      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a27      	ldr	r2, [pc, #156]	; (8004edc <TIM_Base_SetConfig+0x12c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d00f      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a26      	ldr	r2, [pc, #152]	; (8004ee0 <TIM_Base_SetConfig+0x130>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d00b      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a25      	ldr	r2, [pc, #148]	; (8004ee4 <TIM_Base_SetConfig+0x134>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d007      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a24      	ldr	r2, [pc, #144]	; (8004ee8 <TIM_Base_SetConfig+0x138>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d003      	beq.n	8004e62 <TIM_Base_SetConfig+0xb2>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a23      	ldr	r2, [pc, #140]	; (8004eec <TIM_Base_SetConfig+0x13c>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d108      	bne.n	8004e74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a0a      	ldr	r2, [pc, #40]	; (8004ec4 <TIM_Base_SetConfig+0x114>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d003      	beq.n	8004ea8 <TIM_Base_SetConfig+0xf8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a0c      	ldr	r2, [pc, #48]	; (8004ed4 <TIM_Base_SetConfig+0x124>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d103      	bne.n	8004eb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	691a      	ldr	r2, [r3, #16]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	615a      	str	r2, [r3, #20]
}
 8004eb6:	bf00      	nop
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40010000 	.word	0x40010000
 8004ec8:	40000400 	.word	0x40000400
 8004ecc:	40000800 	.word	0x40000800
 8004ed0:	40000c00 	.word	0x40000c00
 8004ed4:	40010400 	.word	0x40010400
 8004ed8:	40014000 	.word	0x40014000
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	40014800 	.word	0x40014800
 8004ee4:	40001800 	.word	0x40001800
 8004ee8:	40001c00 	.word	0x40001c00
 8004eec:	40002000 	.word	0x40002000

08004ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	f023 0201 	bic.w	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f023 0303 	bic.w	r3, r3, #3
 8004f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f023 0302 	bic.w	r3, r3, #2
 8004f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a20      	ldr	r2, [pc, #128]	; (8004fc8 <TIM_OC1_SetConfig+0xd8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_OC1_SetConfig+0x64>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a1f      	ldr	r2, [pc, #124]	; (8004fcc <TIM_OC1_SetConfig+0xdc>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d10c      	bne.n	8004f6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f023 0308 	bic.w	r3, r3, #8
 8004f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f023 0304 	bic.w	r3, r3, #4
 8004f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a15      	ldr	r2, [pc, #84]	; (8004fc8 <TIM_OC1_SetConfig+0xd8>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d003      	beq.n	8004f7e <TIM_OC1_SetConfig+0x8e>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a14      	ldr	r2, [pc, #80]	; (8004fcc <TIM_OC1_SetConfig+0xdc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d111      	bne.n	8004fa2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	621a      	str	r2, [r3, #32]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	40010000 	.word	0x40010000
 8004fcc:	40010400 	.word	0x40010400

08004fd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	f023 0210 	bic.w	r2, r3, #16
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	021b      	lsls	r3, r3, #8
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f023 0320 	bic.w	r3, r3, #32
 800501a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	011b      	lsls	r3, r3, #4
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a22      	ldr	r2, [pc, #136]	; (80050b4 <TIM_OC2_SetConfig+0xe4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d003      	beq.n	8005038 <TIM_OC2_SetConfig+0x68>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a21      	ldr	r2, [pc, #132]	; (80050b8 <TIM_OC2_SetConfig+0xe8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d10d      	bne.n	8005054 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800503e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	4313      	orrs	r3, r2
 800504a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005052:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a17      	ldr	r2, [pc, #92]	; (80050b4 <TIM_OC2_SetConfig+0xe4>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d003      	beq.n	8005064 <TIM_OC2_SetConfig+0x94>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a16      	ldr	r2, [pc, #88]	; (80050b8 <TIM_OC2_SetConfig+0xe8>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d113      	bne.n	800508c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800506a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005072:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	621a      	str	r2, [r3, #32]
}
 80050a6:	bf00      	nop
 80050a8:	371c      	adds	r7, #28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	40010000 	.word	0x40010000
 80050b8:	40010400 	.word	0x40010400

080050bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0303 	bic.w	r3, r3, #3
 80050f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	021b      	lsls	r3, r3, #8
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	4313      	orrs	r3, r2
 8005110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a21      	ldr	r2, [pc, #132]	; (800519c <TIM_OC3_SetConfig+0xe0>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d003      	beq.n	8005122 <TIM_OC3_SetConfig+0x66>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a20      	ldr	r2, [pc, #128]	; (80051a0 <TIM_OC3_SetConfig+0xe4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d10d      	bne.n	800513e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	021b      	lsls	r3, r3, #8
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800513c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a16      	ldr	r2, [pc, #88]	; (800519c <TIM_OC3_SetConfig+0xe0>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d003      	beq.n	800514e <TIM_OC3_SetConfig+0x92>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a15      	ldr	r2, [pc, #84]	; (80051a0 <TIM_OC3_SetConfig+0xe4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d113      	bne.n	8005176 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800515c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	621a      	str	r2, [r3, #32]
}
 8005190:	bf00      	nop
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	40010000 	.word	0x40010000
 80051a0:	40010400 	.word	0x40010400

080051a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
 80051be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	021b      	lsls	r3, r3, #8
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	031b      	lsls	r3, r3, #12
 80051f6:	693a      	ldr	r2, [r7, #16]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a12      	ldr	r2, [pc, #72]	; (8005248 <TIM_OC4_SetConfig+0xa4>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d003      	beq.n	800520c <TIM_OC4_SetConfig+0x68>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a11      	ldr	r2, [pc, #68]	; (800524c <TIM_OC4_SetConfig+0xa8>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d109      	bne.n	8005220 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005212:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	695b      	ldr	r3, [r3, #20]
 8005218:	019b      	lsls	r3, r3, #6
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	4313      	orrs	r3, r2
 800521e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	40010000 	.word	0x40010000
 800524c:	40010400 	.word	0x40010400

08005250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	f023 0201 	bic.w	r2, r3, #1
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800527a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	011b      	lsls	r3, r3, #4
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4313      	orrs	r3, r2
 8005284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 030a 	bic.w	r3, r3, #10
 800528c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b087      	sub	sp, #28
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	f023 0210 	bic.w	r2, r3, #16
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	031b      	lsls	r3, r3, #12
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	011b      	lsls	r3, r3, #4
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800530e:	b480      	push	{r7}
 8005310:	b085      	sub	sp, #20
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
 8005316:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005324:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4313      	orrs	r3, r2
 800532c:	f043 0307 	orr.w	r3, r3, #7
 8005330:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	609a      	str	r2, [r3, #8]
}
 8005338:	bf00      	nop
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
 8005350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800535e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	021a      	lsls	r2, r3, #8
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	431a      	orrs	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	4313      	orrs	r3, r2
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	609a      	str	r2, [r3, #8]
}
 8005378:	bf00      	nop
 800537a:	371c      	adds	r7, #28
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f003 031f 	and.w	r3, r3, #31
 8005396:	2201      	movs	r2, #1
 8005398:	fa02 f303 	lsl.w	r3, r2, r3
 800539c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a1a      	ldr	r2, [r3, #32]
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	43db      	mvns	r3, r3
 80053a6:	401a      	ands	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a1a      	ldr	r2, [r3, #32]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f003 031f 	and.w	r3, r3, #31
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	fa01 f303 	lsl.w	r3, r1, r3
 80053bc:	431a      	orrs	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	621a      	str	r2, [r3, #32]
}
 80053c2:	bf00      	nop
 80053c4:	371c      	adds	r7, #28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
	...

080053d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053e4:	2302      	movs	r3, #2
 80053e6:	e05a      	b.n	800549e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800540e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a21      	ldr	r2, [pc, #132]	; (80054ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d022      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005434:	d01d      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a1d      	ldr	r2, [pc, #116]	; (80054b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d018      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a1b      	ldr	r2, [pc, #108]	; (80054b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d013      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a1a      	ldr	r2, [pc, #104]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00e      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a18      	ldr	r2, [pc, #96]	; (80054bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d009      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a17      	ldr	r2, [pc, #92]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d004      	beq.n	8005472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a15      	ldr	r2, [pc, #84]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d10c      	bne.n	800548c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	4313      	orrs	r3, r2
 8005482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3714      	adds	r7, #20
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40010000 	.word	0x40010000
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40000800 	.word	0x40000800
 80054b8:	40000c00 	.word	0x40000c00
 80054bc:	40010400 	.word	0x40010400
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40001800 	.word	0x40001800

080054c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e03f      	b.n	800555a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d106      	bne.n	80054f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7fd f968 	bl	80027c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2224      	movs	r2, #36	; 0x24
 80054f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800550a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 fab3 	bl	8005a78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005520:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695a      	ldr	r2, [r3, #20]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005530:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005540:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2220      	movs	r2, #32
 800554c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2220      	movs	r2, #32
 8005554:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3708      	adds	r7, #8
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005562:	b480      	push	{r7}
 8005564:	b085      	sub	sp, #20
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	4613      	mov	r3, r2
 800556e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b20      	cmp	r3, #32
 800557a:	d140      	bne.n	80055fe <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d002      	beq.n	8005588 <HAL_UART_Receive_IT+0x26>
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e039      	b.n	8005600 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005592:	2b01      	cmp	r3, #1
 8005594:	d101      	bne.n	800559a <HAL_UART_Receive_IT+0x38>
 8005596:	2302      	movs	r3, #2
 8005598:	e032      	b.n	8005600 <HAL_UART_Receive_IT+0x9e>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	88fa      	ldrh	r2, [r7, #6]
 80055b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2222      	movs	r2, #34	; 0x22
 80055be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055d8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	695a      	ldr	r2, [r3, #20]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f042 0201 	orr.w	r2, r2, #1
 80055e8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f042 0220 	orr.w	r2, r2, #32
 80055f8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80055fa:	2300      	movs	r3, #0
 80055fc:	e000      	b.n	8005600 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80055fe:	2302      	movs	r3, #2
  }
}
 8005600:	4618      	mov	r0, r3
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b088      	sub	sp, #32
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800562c:	2300      	movs	r3, #0
 800562e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005630:	2300      	movs	r3, #0
 8005632:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10d      	bne.n	800565e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b00      	cmp	r3, #0
 800564a:	d008      	beq.n	800565e <HAL_UART_IRQHandler+0x52>
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	f003 0320 	and.w	r3, r3, #32
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f98c 	bl	8005974 <UART_Receive_IT>
      return;
 800565c:	e0d1      	b.n	8005802 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80b0 	beq.w	80057c6 <HAL_UART_IRQHandler+0x1ba>
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b00      	cmp	r3, #0
 800566e:	d105      	bne.n	800567c <HAL_UART_IRQHandler+0x70>
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 80a5 	beq.w	80057c6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <HAL_UART_IRQHandler+0x90>
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005694:	f043 0201 	orr.w	r2, r3, #1
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00a      	beq.n	80056bc <HAL_UART_IRQHandler+0xb0>
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d005      	beq.n	80056bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b4:	f043 0202 	orr.w	r2, r3, #2
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_UART_IRQHandler+0xd0>
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d005      	beq.n	80056dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d4:	f043 0204 	orr.w	r2, r3, #4
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	f003 0308 	and.w	r3, r3, #8
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00f      	beq.n	8005706 <HAL_UART_IRQHandler+0xfa>
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	f003 0320 	and.w	r3, r3, #32
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d104      	bne.n	80056fa <HAL_UART_IRQHandler+0xee>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d005      	beq.n	8005706 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fe:	f043 0208 	orr.w	r2, r3, #8
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800570a:	2b00      	cmp	r3, #0
 800570c:	d078      	beq.n	8005800 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	f003 0320 	and.w	r3, r3, #32
 8005714:	2b00      	cmp	r3, #0
 8005716:	d007      	beq.n	8005728 <HAL_UART_IRQHandler+0x11c>
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f926 	bl	8005974 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005732:	2b40      	cmp	r3, #64	; 0x40
 8005734:	bf0c      	ite	eq
 8005736:	2301      	moveq	r3, #1
 8005738:	2300      	movne	r3, #0
 800573a:	b2db      	uxtb	r3, r3
 800573c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005742:	f003 0308 	and.w	r3, r3, #8
 8005746:	2b00      	cmp	r3, #0
 8005748:	d102      	bne.n	8005750 <HAL_UART_IRQHandler+0x144>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d031      	beq.n	80057b4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 f86f 	bl	8005834 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005760:	2b40      	cmp	r3, #64	; 0x40
 8005762:	d123      	bne.n	80057ac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695a      	ldr	r2, [r3, #20]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005772:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005778:	2b00      	cmp	r3, #0
 800577a:	d013      	beq.n	80057a4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005780:	4a21      	ldr	r2, [pc, #132]	; (8005808 <HAL_UART_IRQHandler+0x1fc>)
 8005782:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005788:	4618      	mov	r0, r3
 800578a:	f7fe f86f 	bl	800386c <HAL_DMA_Abort_IT>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d016      	beq.n	80057c2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800579e:	4610      	mov	r0, r2
 80057a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a2:	e00e      	b.n	80057c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f83b 	bl	8005820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057aa:	e00a      	b.n	80057c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f837 	bl	8005820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b2:	e006      	b.n	80057c2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f833 	bl	8005820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80057c0:	e01e      	b.n	8005800 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c2:	bf00      	nop
    return;
 80057c4:	e01c      	b.n	8005800 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d008      	beq.n	80057e2 <HAL_UART_IRQHandler+0x1d6>
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f85c 	bl	8005898 <UART_Transmit_IT>
    return;
 80057e0:	e00f      	b.n	8005802 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <HAL_UART_IRQHandler+0x1f6>
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f8a4 	bl	8005944 <UART_EndTransmit_IT>
    return;
 80057fc:	bf00      	nop
 80057fe:	e000      	b.n	8005802 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005800:	bf00      	nop
  }
}
 8005802:	3720      	adds	r7, #32
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	08005871 	.word	0x08005871

0800580c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68da      	ldr	r2, [r3, #12]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800584a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695a      	ldr	r2, [r3, #20]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0201 	bic.w	r2, r2, #1
 800585a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f7ff ffc8 	bl	8005820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005890:	bf00      	nop
 8005892:	3710      	adds	r7, #16
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b21      	cmp	r3, #33	; 0x21
 80058aa:	d144      	bne.n	8005936 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b4:	d11a      	bne.n	80058ec <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
 80058ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	881b      	ldrh	r3, [r3, #0]
 80058c0:	461a      	mov	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ca:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d105      	bne.n	80058e0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	1c9a      	adds	r2, r3, #2
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	621a      	str	r2, [r3, #32]
 80058de:	e00e      	b.n	80058fe <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	621a      	str	r2, [r3, #32]
 80058ea:	e008      	b.n	80058fe <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	1c59      	adds	r1, r3, #1
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	6211      	str	r1, [r2, #32]
 80058f6:	781a      	ldrb	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29b      	uxth	r3, r3
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	4619      	mov	r1, r3
 800590c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10f      	bne.n	8005932 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005920:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005930:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005932:	2300      	movs	r3, #0
 8005934:	e000      	b.n	8005938 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005936:	2302      	movs	r3, #2
  }
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800595a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff ff51 	bl	800580c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b22      	cmp	r3, #34	; 0x22
 8005986:	d171      	bne.n	8005a6c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005990:	d123      	bne.n	80059da <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005996:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10e      	bne.n	80059be <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b6:	1c9a      	adds	r2, r3, #2
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	629a      	str	r2, [r3, #40]	; 0x28
 80059bc:	e029      	b.n	8005a12 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	629a      	str	r2, [r3, #40]	; 0x28
 80059d8:	e01b      	b.n	8005a12 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10a      	bne.n	80059f8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6858      	ldr	r0, [r3, #4]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ec:	1c59      	adds	r1, r3, #1
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6291      	str	r1, [r2, #40]	; 0x28
 80059f2:	b2c2      	uxtb	r2, r0
 80059f4:	701a      	strb	r2, [r3, #0]
 80059f6:	e00c      	b.n	8005a12 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a04:	1c58      	adds	r0, r3, #1
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	6288      	str	r0, [r1, #40]	; 0x28
 8005a0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a0e:	b2d2      	uxtb	r2, r2
 8005a10:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d120      	bne.n	8005a68 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 0220 	bic.w	r2, r2, #32
 8005a34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	695a      	ldr	r2, [r3, #20]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0201 	bic.w	r2, r2, #1
 8005a54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7fb ff28 	bl	80018b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	e002      	b.n	8005a6e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	e000      	b.n	8005a6e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a7c:	b085      	sub	sp, #20
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68da      	ldr	r2, [r3, #12]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	431a      	orrs	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69db      	ldr	r3, [r3, #28]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005aba:	f023 030c 	bic.w	r3, r3, #12
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	6812      	ldr	r2, [r2, #0]
 8005ac2:	68f9      	ldr	r1, [r7, #12]
 8005ac4:	430b      	orrs	r3, r1
 8005ac6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	699a      	ldr	r2, [r3, #24]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae6:	f040 818b 	bne.w	8005e00 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4ac1      	ldr	r2, [pc, #772]	; (8005df4 <UART_SetConfig+0x37c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d005      	beq.n	8005b00 <UART_SetConfig+0x88>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4abf      	ldr	r2, [pc, #764]	; (8005df8 <UART_SetConfig+0x380>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	f040 80bd 	bne.w	8005c7a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b00:	f7fe ff26 	bl	8004950 <HAL_RCC_GetPCLK2Freq>
 8005b04:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	461d      	mov	r5, r3
 8005b0a:	f04f 0600 	mov.w	r6, #0
 8005b0e:	46a8      	mov	r8, r5
 8005b10:	46b1      	mov	r9, r6
 8005b12:	eb18 0308 	adds.w	r3, r8, r8
 8005b16:	eb49 0409 	adc.w	r4, r9, r9
 8005b1a:	4698      	mov	r8, r3
 8005b1c:	46a1      	mov	r9, r4
 8005b1e:	eb18 0805 	adds.w	r8, r8, r5
 8005b22:	eb49 0906 	adc.w	r9, r9, r6
 8005b26:	f04f 0100 	mov.w	r1, #0
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b32:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b36:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b3a:	4688      	mov	r8, r1
 8005b3c:	4691      	mov	r9, r2
 8005b3e:	eb18 0005 	adds.w	r0, r8, r5
 8005b42:	eb49 0106 	adc.w	r1, r9, r6
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	461d      	mov	r5, r3
 8005b4c:	f04f 0600 	mov.w	r6, #0
 8005b50:	196b      	adds	r3, r5, r5
 8005b52:	eb46 0406 	adc.w	r4, r6, r6
 8005b56:	461a      	mov	r2, r3
 8005b58:	4623      	mov	r3, r4
 8005b5a:	f7fa ffd1 	bl	8000b00 <__aeabi_uldivmod>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	460c      	mov	r4, r1
 8005b62:	461a      	mov	r2, r3
 8005b64:	4ba5      	ldr	r3, [pc, #660]	; (8005dfc <UART_SetConfig+0x384>)
 8005b66:	fba3 2302 	umull	r2, r3, r3, r2
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	461d      	mov	r5, r3
 8005b74:	f04f 0600 	mov.w	r6, #0
 8005b78:	46a9      	mov	r9, r5
 8005b7a:	46b2      	mov	sl, r6
 8005b7c:	eb19 0309 	adds.w	r3, r9, r9
 8005b80:	eb4a 040a 	adc.w	r4, sl, sl
 8005b84:	4699      	mov	r9, r3
 8005b86:	46a2      	mov	sl, r4
 8005b88:	eb19 0905 	adds.w	r9, r9, r5
 8005b8c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005b90:	f04f 0100 	mov.w	r1, #0
 8005b94:	f04f 0200 	mov.w	r2, #0
 8005b98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ba0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ba4:	4689      	mov	r9, r1
 8005ba6:	4692      	mov	sl, r2
 8005ba8:	eb19 0005 	adds.w	r0, r9, r5
 8005bac:	eb4a 0106 	adc.w	r1, sl, r6
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	461d      	mov	r5, r3
 8005bb6:	f04f 0600 	mov.w	r6, #0
 8005bba:	196b      	adds	r3, r5, r5
 8005bbc:	eb46 0406 	adc.w	r4, r6, r6
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	4623      	mov	r3, r4
 8005bc4:	f7fa ff9c 	bl	8000b00 <__aeabi_uldivmod>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	460c      	mov	r4, r1
 8005bcc:	461a      	mov	r2, r3
 8005bce:	4b8b      	ldr	r3, [pc, #556]	; (8005dfc <UART_SetConfig+0x384>)
 8005bd0:	fba3 1302 	umull	r1, r3, r3, r2
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	2164      	movs	r1, #100	; 0x64
 8005bd8:	fb01 f303 	mul.w	r3, r1, r3
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	3332      	adds	r3, #50	; 0x32
 8005be2:	4a86      	ldr	r2, [pc, #536]	; (8005dfc <UART_SetConfig+0x384>)
 8005be4:	fba2 2303 	umull	r2, r3, r2, r3
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bf0:	4498      	add	r8, r3
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	461d      	mov	r5, r3
 8005bf6:	f04f 0600 	mov.w	r6, #0
 8005bfa:	46a9      	mov	r9, r5
 8005bfc:	46b2      	mov	sl, r6
 8005bfe:	eb19 0309 	adds.w	r3, r9, r9
 8005c02:	eb4a 040a 	adc.w	r4, sl, sl
 8005c06:	4699      	mov	r9, r3
 8005c08:	46a2      	mov	sl, r4
 8005c0a:	eb19 0905 	adds.w	r9, r9, r5
 8005c0e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c12:	f04f 0100 	mov.w	r1, #0
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c1e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c22:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c26:	4689      	mov	r9, r1
 8005c28:	4692      	mov	sl, r2
 8005c2a:	eb19 0005 	adds.w	r0, r9, r5
 8005c2e:	eb4a 0106 	adc.w	r1, sl, r6
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	461d      	mov	r5, r3
 8005c38:	f04f 0600 	mov.w	r6, #0
 8005c3c:	196b      	adds	r3, r5, r5
 8005c3e:	eb46 0406 	adc.w	r4, r6, r6
 8005c42:	461a      	mov	r2, r3
 8005c44:	4623      	mov	r3, r4
 8005c46:	f7fa ff5b 	bl	8000b00 <__aeabi_uldivmod>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	460c      	mov	r4, r1
 8005c4e:	461a      	mov	r2, r3
 8005c50:	4b6a      	ldr	r3, [pc, #424]	; (8005dfc <UART_SetConfig+0x384>)
 8005c52:	fba3 1302 	umull	r1, r3, r3, r2
 8005c56:	095b      	lsrs	r3, r3, #5
 8005c58:	2164      	movs	r1, #100	; 0x64
 8005c5a:	fb01 f303 	mul.w	r3, r1, r3
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	3332      	adds	r3, #50	; 0x32
 8005c64:	4a65      	ldr	r2, [pc, #404]	; (8005dfc <UART_SetConfig+0x384>)
 8005c66:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6a:	095b      	lsrs	r3, r3, #5
 8005c6c:	f003 0207 	and.w	r2, r3, #7
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4442      	add	r2, r8
 8005c76:	609a      	str	r2, [r3, #8]
 8005c78:	e26f      	b.n	800615a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c7a:	f7fe fe55 	bl	8004928 <HAL_RCC_GetPCLK1Freq>
 8005c7e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	461d      	mov	r5, r3
 8005c84:	f04f 0600 	mov.w	r6, #0
 8005c88:	46a8      	mov	r8, r5
 8005c8a:	46b1      	mov	r9, r6
 8005c8c:	eb18 0308 	adds.w	r3, r8, r8
 8005c90:	eb49 0409 	adc.w	r4, r9, r9
 8005c94:	4698      	mov	r8, r3
 8005c96:	46a1      	mov	r9, r4
 8005c98:	eb18 0805 	adds.w	r8, r8, r5
 8005c9c:	eb49 0906 	adc.w	r9, r9, r6
 8005ca0:	f04f 0100 	mov.w	r1, #0
 8005ca4:	f04f 0200 	mov.w	r2, #0
 8005ca8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005cac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005cb0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005cb4:	4688      	mov	r8, r1
 8005cb6:	4691      	mov	r9, r2
 8005cb8:	eb18 0005 	adds.w	r0, r8, r5
 8005cbc:	eb49 0106 	adc.w	r1, r9, r6
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	461d      	mov	r5, r3
 8005cc6:	f04f 0600 	mov.w	r6, #0
 8005cca:	196b      	adds	r3, r5, r5
 8005ccc:	eb46 0406 	adc.w	r4, r6, r6
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4623      	mov	r3, r4
 8005cd4:	f7fa ff14 	bl	8000b00 <__aeabi_uldivmod>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	460c      	mov	r4, r1
 8005cdc:	461a      	mov	r2, r3
 8005cde:	4b47      	ldr	r3, [pc, #284]	; (8005dfc <UART_SetConfig+0x384>)
 8005ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	461d      	mov	r5, r3
 8005cee:	f04f 0600 	mov.w	r6, #0
 8005cf2:	46a9      	mov	r9, r5
 8005cf4:	46b2      	mov	sl, r6
 8005cf6:	eb19 0309 	adds.w	r3, r9, r9
 8005cfa:	eb4a 040a 	adc.w	r4, sl, sl
 8005cfe:	4699      	mov	r9, r3
 8005d00:	46a2      	mov	sl, r4
 8005d02:	eb19 0905 	adds.w	r9, r9, r5
 8005d06:	eb4a 0a06 	adc.w	sl, sl, r6
 8005d0a:	f04f 0100 	mov.w	r1, #0
 8005d0e:	f04f 0200 	mov.w	r2, #0
 8005d12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d16:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d1a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d1e:	4689      	mov	r9, r1
 8005d20:	4692      	mov	sl, r2
 8005d22:	eb19 0005 	adds.w	r0, r9, r5
 8005d26:	eb4a 0106 	adc.w	r1, sl, r6
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	461d      	mov	r5, r3
 8005d30:	f04f 0600 	mov.w	r6, #0
 8005d34:	196b      	adds	r3, r5, r5
 8005d36:	eb46 0406 	adc.w	r4, r6, r6
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	4623      	mov	r3, r4
 8005d3e:	f7fa fedf 	bl	8000b00 <__aeabi_uldivmod>
 8005d42:	4603      	mov	r3, r0
 8005d44:	460c      	mov	r4, r1
 8005d46:	461a      	mov	r2, r3
 8005d48:	4b2c      	ldr	r3, [pc, #176]	; (8005dfc <UART_SetConfig+0x384>)
 8005d4a:	fba3 1302 	umull	r1, r3, r3, r2
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	2164      	movs	r1, #100	; 0x64
 8005d52:	fb01 f303 	mul.w	r3, r1, r3
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	3332      	adds	r3, #50	; 0x32
 8005d5c:	4a27      	ldr	r2, [pc, #156]	; (8005dfc <UART_SetConfig+0x384>)
 8005d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d62:	095b      	lsrs	r3, r3, #5
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d6a:	4498      	add	r8, r3
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	461d      	mov	r5, r3
 8005d70:	f04f 0600 	mov.w	r6, #0
 8005d74:	46a9      	mov	r9, r5
 8005d76:	46b2      	mov	sl, r6
 8005d78:	eb19 0309 	adds.w	r3, r9, r9
 8005d7c:	eb4a 040a 	adc.w	r4, sl, sl
 8005d80:	4699      	mov	r9, r3
 8005d82:	46a2      	mov	sl, r4
 8005d84:	eb19 0905 	adds.w	r9, r9, r5
 8005d88:	eb4a 0a06 	adc.w	sl, sl, r6
 8005d8c:	f04f 0100 	mov.w	r1, #0
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d98:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d9c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005da0:	4689      	mov	r9, r1
 8005da2:	4692      	mov	sl, r2
 8005da4:	eb19 0005 	adds.w	r0, r9, r5
 8005da8:	eb4a 0106 	adc.w	r1, sl, r6
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	461d      	mov	r5, r3
 8005db2:	f04f 0600 	mov.w	r6, #0
 8005db6:	196b      	adds	r3, r5, r5
 8005db8:	eb46 0406 	adc.w	r4, r6, r6
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	4623      	mov	r3, r4
 8005dc0:	f7fa fe9e 	bl	8000b00 <__aeabi_uldivmod>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4b0c      	ldr	r3, [pc, #48]	; (8005dfc <UART_SetConfig+0x384>)
 8005dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8005dd0:	095b      	lsrs	r3, r3, #5
 8005dd2:	2164      	movs	r1, #100	; 0x64
 8005dd4:	fb01 f303 	mul.w	r3, r1, r3
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	00db      	lsls	r3, r3, #3
 8005ddc:	3332      	adds	r3, #50	; 0x32
 8005dde:	4a07      	ldr	r2, [pc, #28]	; (8005dfc <UART_SetConfig+0x384>)
 8005de0:	fba2 2303 	umull	r2, r3, r2, r3
 8005de4:	095b      	lsrs	r3, r3, #5
 8005de6:	f003 0207 	and.w	r2, r3, #7
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4442      	add	r2, r8
 8005df0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005df2:	e1b2      	b.n	800615a <UART_SetConfig+0x6e2>
 8005df4:	40011000 	.word	0x40011000
 8005df8:	40011400 	.word	0x40011400
 8005dfc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4ad7      	ldr	r2, [pc, #860]	; (8006164 <UART_SetConfig+0x6ec>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d005      	beq.n	8005e16 <UART_SetConfig+0x39e>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4ad6      	ldr	r2, [pc, #856]	; (8006168 <UART_SetConfig+0x6f0>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	f040 80d1 	bne.w	8005fb8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e16:	f7fe fd9b 	bl	8004950 <HAL_RCC_GetPCLK2Freq>
 8005e1a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	469a      	mov	sl, r3
 8005e20:	f04f 0b00 	mov.w	fp, #0
 8005e24:	46d0      	mov	r8, sl
 8005e26:	46d9      	mov	r9, fp
 8005e28:	eb18 0308 	adds.w	r3, r8, r8
 8005e2c:	eb49 0409 	adc.w	r4, r9, r9
 8005e30:	4698      	mov	r8, r3
 8005e32:	46a1      	mov	r9, r4
 8005e34:	eb18 080a 	adds.w	r8, r8, sl
 8005e38:	eb49 090b 	adc.w	r9, r9, fp
 8005e3c:	f04f 0100 	mov.w	r1, #0
 8005e40:	f04f 0200 	mov.w	r2, #0
 8005e44:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005e48:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005e4c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005e50:	4688      	mov	r8, r1
 8005e52:	4691      	mov	r9, r2
 8005e54:	eb1a 0508 	adds.w	r5, sl, r8
 8005e58:	eb4b 0609 	adc.w	r6, fp, r9
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	4619      	mov	r1, r3
 8005e62:	f04f 0200 	mov.w	r2, #0
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	f04f 0400 	mov.w	r4, #0
 8005e6e:	0094      	lsls	r4, r2, #2
 8005e70:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e74:	008b      	lsls	r3, r1, #2
 8005e76:	461a      	mov	r2, r3
 8005e78:	4623      	mov	r3, r4
 8005e7a:	4628      	mov	r0, r5
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	f7fa fe3f 	bl	8000b00 <__aeabi_uldivmod>
 8005e82:	4603      	mov	r3, r0
 8005e84:	460c      	mov	r4, r1
 8005e86:	461a      	mov	r2, r3
 8005e88:	4bb8      	ldr	r3, [pc, #736]	; (800616c <UART_SetConfig+0x6f4>)
 8005e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e8e:	095b      	lsrs	r3, r3, #5
 8005e90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	469b      	mov	fp, r3
 8005e98:	f04f 0c00 	mov.w	ip, #0
 8005e9c:	46d9      	mov	r9, fp
 8005e9e:	46e2      	mov	sl, ip
 8005ea0:	eb19 0309 	adds.w	r3, r9, r9
 8005ea4:	eb4a 040a 	adc.w	r4, sl, sl
 8005ea8:	4699      	mov	r9, r3
 8005eaa:	46a2      	mov	sl, r4
 8005eac:	eb19 090b 	adds.w	r9, r9, fp
 8005eb0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005eb4:	f04f 0100 	mov.w	r1, #0
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ec0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ec4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ec8:	4689      	mov	r9, r1
 8005eca:	4692      	mov	sl, r2
 8005ecc:	eb1b 0509 	adds.w	r5, fp, r9
 8005ed0:	eb4c 060a 	adc.w	r6, ip, sl
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	4619      	mov	r1, r3
 8005eda:	f04f 0200 	mov.w	r2, #0
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	f04f 0400 	mov.w	r4, #0
 8005ee6:	0094      	lsls	r4, r2, #2
 8005ee8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005eec:	008b      	lsls	r3, r1, #2
 8005eee:	461a      	mov	r2, r3
 8005ef0:	4623      	mov	r3, r4
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	4631      	mov	r1, r6
 8005ef6:	f7fa fe03 	bl	8000b00 <__aeabi_uldivmod>
 8005efa:	4603      	mov	r3, r0
 8005efc:	460c      	mov	r4, r1
 8005efe:	461a      	mov	r2, r3
 8005f00:	4b9a      	ldr	r3, [pc, #616]	; (800616c <UART_SetConfig+0x6f4>)
 8005f02:	fba3 1302 	umull	r1, r3, r3, r2
 8005f06:	095b      	lsrs	r3, r3, #5
 8005f08:	2164      	movs	r1, #100	; 0x64
 8005f0a:	fb01 f303 	mul.w	r3, r1, r3
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	011b      	lsls	r3, r3, #4
 8005f12:	3332      	adds	r3, #50	; 0x32
 8005f14:	4a95      	ldr	r2, [pc, #596]	; (800616c <UART_SetConfig+0x6f4>)
 8005f16:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1a:	095b      	lsrs	r3, r3, #5
 8005f1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f20:	4498      	add	r8, r3
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	469b      	mov	fp, r3
 8005f26:	f04f 0c00 	mov.w	ip, #0
 8005f2a:	46d9      	mov	r9, fp
 8005f2c:	46e2      	mov	sl, ip
 8005f2e:	eb19 0309 	adds.w	r3, r9, r9
 8005f32:	eb4a 040a 	adc.w	r4, sl, sl
 8005f36:	4699      	mov	r9, r3
 8005f38:	46a2      	mov	sl, r4
 8005f3a:	eb19 090b 	adds.w	r9, r9, fp
 8005f3e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f42:	f04f 0100 	mov.w	r1, #0
 8005f46:	f04f 0200 	mov.w	r2, #0
 8005f4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f56:	4689      	mov	r9, r1
 8005f58:	4692      	mov	sl, r2
 8005f5a:	eb1b 0509 	adds.w	r5, fp, r9
 8005f5e:	eb4c 060a 	adc.w	r6, ip, sl
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	4619      	mov	r1, r3
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	f04f 0300 	mov.w	r3, #0
 8005f70:	f04f 0400 	mov.w	r4, #0
 8005f74:	0094      	lsls	r4, r2, #2
 8005f76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f7a:	008b      	lsls	r3, r1, #2
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	4623      	mov	r3, r4
 8005f80:	4628      	mov	r0, r5
 8005f82:	4631      	mov	r1, r6
 8005f84:	f7fa fdbc 	bl	8000b00 <__aeabi_uldivmod>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	460c      	mov	r4, r1
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	4b77      	ldr	r3, [pc, #476]	; (800616c <UART_SetConfig+0x6f4>)
 8005f90:	fba3 1302 	umull	r1, r3, r3, r2
 8005f94:	095b      	lsrs	r3, r3, #5
 8005f96:	2164      	movs	r1, #100	; 0x64
 8005f98:	fb01 f303 	mul.w	r3, r1, r3
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	3332      	adds	r3, #50	; 0x32
 8005fa2:	4a72      	ldr	r2, [pc, #456]	; (800616c <UART_SetConfig+0x6f4>)
 8005fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	f003 020f 	and.w	r2, r3, #15
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4442      	add	r2, r8
 8005fb4:	609a      	str	r2, [r3, #8]
 8005fb6:	e0d0      	b.n	800615a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fb8:	f7fe fcb6 	bl	8004928 <HAL_RCC_GetPCLK1Freq>
 8005fbc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	469a      	mov	sl, r3
 8005fc2:	f04f 0b00 	mov.w	fp, #0
 8005fc6:	46d0      	mov	r8, sl
 8005fc8:	46d9      	mov	r9, fp
 8005fca:	eb18 0308 	adds.w	r3, r8, r8
 8005fce:	eb49 0409 	adc.w	r4, r9, r9
 8005fd2:	4698      	mov	r8, r3
 8005fd4:	46a1      	mov	r9, r4
 8005fd6:	eb18 080a 	adds.w	r8, r8, sl
 8005fda:	eb49 090b 	adc.w	r9, r9, fp
 8005fde:	f04f 0100 	mov.w	r1, #0
 8005fe2:	f04f 0200 	mov.w	r2, #0
 8005fe6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005fea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005fee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ff2:	4688      	mov	r8, r1
 8005ff4:	4691      	mov	r9, r2
 8005ff6:	eb1a 0508 	adds.w	r5, sl, r8
 8005ffa:	eb4b 0609 	adc.w	r6, fp, r9
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	4619      	mov	r1, r3
 8006004:	f04f 0200 	mov.w	r2, #0
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	f04f 0400 	mov.w	r4, #0
 8006010:	0094      	lsls	r4, r2, #2
 8006012:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006016:	008b      	lsls	r3, r1, #2
 8006018:	461a      	mov	r2, r3
 800601a:	4623      	mov	r3, r4
 800601c:	4628      	mov	r0, r5
 800601e:	4631      	mov	r1, r6
 8006020:	f7fa fd6e 	bl	8000b00 <__aeabi_uldivmod>
 8006024:	4603      	mov	r3, r0
 8006026:	460c      	mov	r4, r1
 8006028:	461a      	mov	r2, r3
 800602a:	4b50      	ldr	r3, [pc, #320]	; (800616c <UART_SetConfig+0x6f4>)
 800602c:	fba3 2302 	umull	r2, r3, r3, r2
 8006030:	095b      	lsrs	r3, r3, #5
 8006032:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	469b      	mov	fp, r3
 800603a:	f04f 0c00 	mov.w	ip, #0
 800603e:	46d9      	mov	r9, fp
 8006040:	46e2      	mov	sl, ip
 8006042:	eb19 0309 	adds.w	r3, r9, r9
 8006046:	eb4a 040a 	adc.w	r4, sl, sl
 800604a:	4699      	mov	r9, r3
 800604c:	46a2      	mov	sl, r4
 800604e:	eb19 090b 	adds.w	r9, r9, fp
 8006052:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006056:	f04f 0100 	mov.w	r1, #0
 800605a:	f04f 0200 	mov.w	r2, #0
 800605e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006062:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006066:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800606a:	4689      	mov	r9, r1
 800606c:	4692      	mov	sl, r2
 800606e:	eb1b 0509 	adds.w	r5, fp, r9
 8006072:	eb4c 060a 	adc.w	r6, ip, sl
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	4619      	mov	r1, r3
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	f04f 0400 	mov.w	r4, #0
 8006088:	0094      	lsls	r4, r2, #2
 800608a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800608e:	008b      	lsls	r3, r1, #2
 8006090:	461a      	mov	r2, r3
 8006092:	4623      	mov	r3, r4
 8006094:	4628      	mov	r0, r5
 8006096:	4631      	mov	r1, r6
 8006098:	f7fa fd32 	bl	8000b00 <__aeabi_uldivmod>
 800609c:	4603      	mov	r3, r0
 800609e:	460c      	mov	r4, r1
 80060a0:	461a      	mov	r2, r3
 80060a2:	4b32      	ldr	r3, [pc, #200]	; (800616c <UART_SetConfig+0x6f4>)
 80060a4:	fba3 1302 	umull	r1, r3, r3, r2
 80060a8:	095b      	lsrs	r3, r3, #5
 80060aa:	2164      	movs	r1, #100	; 0x64
 80060ac:	fb01 f303 	mul.w	r3, r1, r3
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	3332      	adds	r3, #50	; 0x32
 80060b6:	4a2d      	ldr	r2, [pc, #180]	; (800616c <UART_SetConfig+0x6f4>)
 80060b8:	fba2 2303 	umull	r2, r3, r2, r3
 80060bc:	095b      	lsrs	r3, r3, #5
 80060be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060c2:	4498      	add	r8, r3
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	469b      	mov	fp, r3
 80060c8:	f04f 0c00 	mov.w	ip, #0
 80060cc:	46d9      	mov	r9, fp
 80060ce:	46e2      	mov	sl, ip
 80060d0:	eb19 0309 	adds.w	r3, r9, r9
 80060d4:	eb4a 040a 	adc.w	r4, sl, sl
 80060d8:	4699      	mov	r9, r3
 80060da:	46a2      	mov	sl, r4
 80060dc:	eb19 090b 	adds.w	r9, r9, fp
 80060e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80060e4:	f04f 0100 	mov.w	r1, #0
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80060f8:	4689      	mov	r9, r1
 80060fa:	4692      	mov	sl, r2
 80060fc:	eb1b 0509 	adds.w	r5, fp, r9
 8006100:	eb4c 060a 	adc.w	r6, ip, sl
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	4619      	mov	r1, r3
 800610a:	f04f 0200 	mov.w	r2, #0
 800610e:	f04f 0300 	mov.w	r3, #0
 8006112:	f04f 0400 	mov.w	r4, #0
 8006116:	0094      	lsls	r4, r2, #2
 8006118:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800611c:	008b      	lsls	r3, r1, #2
 800611e:	461a      	mov	r2, r3
 8006120:	4623      	mov	r3, r4
 8006122:	4628      	mov	r0, r5
 8006124:	4631      	mov	r1, r6
 8006126:	f7fa fceb 	bl	8000b00 <__aeabi_uldivmod>
 800612a:	4603      	mov	r3, r0
 800612c:	460c      	mov	r4, r1
 800612e:	461a      	mov	r2, r3
 8006130:	4b0e      	ldr	r3, [pc, #56]	; (800616c <UART_SetConfig+0x6f4>)
 8006132:	fba3 1302 	umull	r1, r3, r3, r2
 8006136:	095b      	lsrs	r3, r3, #5
 8006138:	2164      	movs	r1, #100	; 0x64
 800613a:	fb01 f303 	mul.w	r3, r1, r3
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	011b      	lsls	r3, r3, #4
 8006142:	3332      	adds	r3, #50	; 0x32
 8006144:	4a09      	ldr	r2, [pc, #36]	; (800616c <UART_SetConfig+0x6f4>)
 8006146:	fba2 2303 	umull	r2, r3, r2, r3
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	f003 020f 	and.w	r2, r3, #15
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4442      	add	r2, r8
 8006156:	609a      	str	r2, [r3, #8]
}
 8006158:	e7ff      	b.n	800615a <UART_SetConfig+0x6e2>
 800615a:	bf00      	nop
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006164:	40011000 	.word	0x40011000
 8006168:	40011400 	.word	0x40011400
 800616c:	51eb851f 	.word	0x51eb851f

08006170 <atol>:
 8006170:	220a      	movs	r2, #10
 8006172:	2100      	movs	r1, #0
 8006174:	f000 bd34 	b.w	8006be0 <strtol>

08006178 <__errno>:
 8006178:	4b01      	ldr	r3, [pc, #4]	; (8006180 <__errno+0x8>)
 800617a:	6818      	ldr	r0, [r3, #0]
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	2000000c 	.word	0x2000000c

08006184 <exit>:
 8006184:	b508      	push	{r3, lr}
 8006186:	4b07      	ldr	r3, [pc, #28]	; (80061a4 <exit+0x20>)
 8006188:	4604      	mov	r4, r0
 800618a:	b113      	cbz	r3, 8006192 <exit+0xe>
 800618c:	2100      	movs	r1, #0
 800618e:	f3af 8000 	nop.w
 8006192:	4b05      	ldr	r3, [pc, #20]	; (80061a8 <exit+0x24>)
 8006194:	6818      	ldr	r0, [r3, #0]
 8006196:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006198:	b103      	cbz	r3, 800619c <exit+0x18>
 800619a:	4798      	blx	r3
 800619c:	4620      	mov	r0, r4
 800619e:	f7fc fc4f 	bl	8002a40 <_exit>
 80061a2:	bf00      	nop
 80061a4:	00000000 	.word	0x00000000
 80061a8:	080091e0 	.word	0x080091e0

080061ac <__libc_init_array>:
 80061ac:	b570      	push	{r4, r5, r6, lr}
 80061ae:	4e0d      	ldr	r6, [pc, #52]	; (80061e4 <__libc_init_array+0x38>)
 80061b0:	4c0d      	ldr	r4, [pc, #52]	; (80061e8 <__libc_init_array+0x3c>)
 80061b2:	1ba4      	subs	r4, r4, r6
 80061b4:	10a4      	asrs	r4, r4, #2
 80061b6:	2500      	movs	r5, #0
 80061b8:	42a5      	cmp	r5, r4
 80061ba:	d109      	bne.n	80061d0 <__libc_init_array+0x24>
 80061bc:	4e0b      	ldr	r6, [pc, #44]	; (80061ec <__libc_init_array+0x40>)
 80061be:	4c0c      	ldr	r4, [pc, #48]	; (80061f0 <__libc_init_array+0x44>)
 80061c0:	f002 fff0 	bl	80091a4 <_init>
 80061c4:	1ba4      	subs	r4, r4, r6
 80061c6:	10a4      	asrs	r4, r4, #2
 80061c8:	2500      	movs	r5, #0
 80061ca:	42a5      	cmp	r5, r4
 80061cc:	d105      	bne.n	80061da <__libc_init_array+0x2e>
 80061ce:	bd70      	pop	{r4, r5, r6, pc}
 80061d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061d4:	4798      	blx	r3
 80061d6:	3501      	adds	r5, #1
 80061d8:	e7ee      	b.n	80061b8 <__libc_init_array+0xc>
 80061da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061de:	4798      	blx	r3
 80061e0:	3501      	adds	r5, #1
 80061e2:	e7f2      	b.n	80061ca <__libc_init_array+0x1e>
 80061e4:	080095f8 	.word	0x080095f8
 80061e8:	080095f8 	.word	0x080095f8
 80061ec:	080095f8 	.word	0x080095f8
 80061f0:	080095fc 	.word	0x080095fc

080061f4 <malloc>:
 80061f4:	4b02      	ldr	r3, [pc, #8]	; (8006200 <malloc+0xc>)
 80061f6:	4601      	mov	r1, r0
 80061f8:	6818      	ldr	r0, [r3, #0]
 80061fa:	f000 b86d 	b.w	80062d8 <_malloc_r>
 80061fe:	bf00      	nop
 8006200:	2000000c 	.word	0x2000000c

08006204 <free>:
 8006204:	4b02      	ldr	r3, [pc, #8]	; (8006210 <free+0xc>)
 8006206:	4601      	mov	r1, r0
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	f000 b817 	b.w	800623c <_free_r>
 800620e:	bf00      	nop
 8006210:	2000000c 	.word	0x2000000c

08006214 <memcpy>:
 8006214:	b510      	push	{r4, lr}
 8006216:	1e43      	subs	r3, r0, #1
 8006218:	440a      	add	r2, r1
 800621a:	4291      	cmp	r1, r2
 800621c:	d100      	bne.n	8006220 <memcpy+0xc>
 800621e:	bd10      	pop	{r4, pc}
 8006220:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006224:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006228:	e7f7      	b.n	800621a <memcpy+0x6>

0800622a <memset>:
 800622a:	4402      	add	r2, r0
 800622c:	4603      	mov	r3, r0
 800622e:	4293      	cmp	r3, r2
 8006230:	d100      	bne.n	8006234 <memset+0xa>
 8006232:	4770      	bx	lr
 8006234:	f803 1b01 	strb.w	r1, [r3], #1
 8006238:	e7f9      	b.n	800622e <memset+0x4>
	...

0800623c <_free_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4605      	mov	r5, r0
 8006240:	2900      	cmp	r1, #0
 8006242:	d045      	beq.n	80062d0 <_free_r+0x94>
 8006244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006248:	1f0c      	subs	r4, r1, #4
 800624a:	2b00      	cmp	r3, #0
 800624c:	bfb8      	it	lt
 800624e:	18e4      	addlt	r4, r4, r3
 8006250:	f001 fb46 	bl	80078e0 <__malloc_lock>
 8006254:	4a1f      	ldr	r2, [pc, #124]	; (80062d4 <_free_r+0x98>)
 8006256:	6813      	ldr	r3, [r2, #0]
 8006258:	4610      	mov	r0, r2
 800625a:	b933      	cbnz	r3, 800626a <_free_r+0x2e>
 800625c:	6063      	str	r3, [r4, #4]
 800625e:	6014      	str	r4, [r2, #0]
 8006260:	4628      	mov	r0, r5
 8006262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006266:	f001 bb3c 	b.w	80078e2 <__malloc_unlock>
 800626a:	42a3      	cmp	r3, r4
 800626c:	d90c      	bls.n	8006288 <_free_r+0x4c>
 800626e:	6821      	ldr	r1, [r4, #0]
 8006270:	1862      	adds	r2, r4, r1
 8006272:	4293      	cmp	r3, r2
 8006274:	bf04      	itt	eq
 8006276:	681a      	ldreq	r2, [r3, #0]
 8006278:	685b      	ldreq	r3, [r3, #4]
 800627a:	6063      	str	r3, [r4, #4]
 800627c:	bf04      	itt	eq
 800627e:	1852      	addeq	r2, r2, r1
 8006280:	6022      	streq	r2, [r4, #0]
 8006282:	6004      	str	r4, [r0, #0]
 8006284:	e7ec      	b.n	8006260 <_free_r+0x24>
 8006286:	4613      	mov	r3, r2
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	b10a      	cbz	r2, 8006290 <_free_r+0x54>
 800628c:	42a2      	cmp	r2, r4
 800628e:	d9fa      	bls.n	8006286 <_free_r+0x4a>
 8006290:	6819      	ldr	r1, [r3, #0]
 8006292:	1858      	adds	r0, r3, r1
 8006294:	42a0      	cmp	r0, r4
 8006296:	d10b      	bne.n	80062b0 <_free_r+0x74>
 8006298:	6820      	ldr	r0, [r4, #0]
 800629a:	4401      	add	r1, r0
 800629c:	1858      	adds	r0, r3, r1
 800629e:	4282      	cmp	r2, r0
 80062a0:	6019      	str	r1, [r3, #0]
 80062a2:	d1dd      	bne.n	8006260 <_free_r+0x24>
 80062a4:	6810      	ldr	r0, [r2, #0]
 80062a6:	6852      	ldr	r2, [r2, #4]
 80062a8:	605a      	str	r2, [r3, #4]
 80062aa:	4401      	add	r1, r0
 80062ac:	6019      	str	r1, [r3, #0]
 80062ae:	e7d7      	b.n	8006260 <_free_r+0x24>
 80062b0:	d902      	bls.n	80062b8 <_free_r+0x7c>
 80062b2:	230c      	movs	r3, #12
 80062b4:	602b      	str	r3, [r5, #0]
 80062b6:	e7d3      	b.n	8006260 <_free_r+0x24>
 80062b8:	6820      	ldr	r0, [r4, #0]
 80062ba:	1821      	adds	r1, r4, r0
 80062bc:	428a      	cmp	r2, r1
 80062be:	bf04      	itt	eq
 80062c0:	6811      	ldreq	r1, [r2, #0]
 80062c2:	6852      	ldreq	r2, [r2, #4]
 80062c4:	6062      	str	r2, [r4, #4]
 80062c6:	bf04      	itt	eq
 80062c8:	1809      	addeq	r1, r1, r0
 80062ca:	6021      	streq	r1, [r4, #0]
 80062cc:	605c      	str	r4, [r3, #4]
 80062ce:	e7c7      	b.n	8006260 <_free_r+0x24>
 80062d0:	bd38      	pop	{r3, r4, r5, pc}
 80062d2:	bf00      	nop
 80062d4:	2000169c 	.word	0x2000169c

080062d8 <_malloc_r>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	1ccd      	adds	r5, r1, #3
 80062dc:	f025 0503 	bic.w	r5, r5, #3
 80062e0:	3508      	adds	r5, #8
 80062e2:	2d0c      	cmp	r5, #12
 80062e4:	bf38      	it	cc
 80062e6:	250c      	movcc	r5, #12
 80062e8:	2d00      	cmp	r5, #0
 80062ea:	4606      	mov	r6, r0
 80062ec:	db01      	blt.n	80062f2 <_malloc_r+0x1a>
 80062ee:	42a9      	cmp	r1, r5
 80062f0:	d903      	bls.n	80062fa <_malloc_r+0x22>
 80062f2:	230c      	movs	r3, #12
 80062f4:	6033      	str	r3, [r6, #0]
 80062f6:	2000      	movs	r0, #0
 80062f8:	bd70      	pop	{r4, r5, r6, pc}
 80062fa:	f001 faf1 	bl	80078e0 <__malloc_lock>
 80062fe:	4a21      	ldr	r2, [pc, #132]	; (8006384 <_malloc_r+0xac>)
 8006300:	6814      	ldr	r4, [r2, #0]
 8006302:	4621      	mov	r1, r4
 8006304:	b991      	cbnz	r1, 800632c <_malloc_r+0x54>
 8006306:	4c20      	ldr	r4, [pc, #128]	; (8006388 <_malloc_r+0xb0>)
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	b91b      	cbnz	r3, 8006314 <_malloc_r+0x3c>
 800630c:	4630      	mov	r0, r6
 800630e:	f000 fb87 	bl	8006a20 <_sbrk_r>
 8006312:	6020      	str	r0, [r4, #0]
 8006314:	4629      	mov	r1, r5
 8006316:	4630      	mov	r0, r6
 8006318:	f000 fb82 	bl	8006a20 <_sbrk_r>
 800631c:	1c43      	adds	r3, r0, #1
 800631e:	d124      	bne.n	800636a <_malloc_r+0x92>
 8006320:	230c      	movs	r3, #12
 8006322:	6033      	str	r3, [r6, #0]
 8006324:	4630      	mov	r0, r6
 8006326:	f001 fadc 	bl	80078e2 <__malloc_unlock>
 800632a:	e7e4      	b.n	80062f6 <_malloc_r+0x1e>
 800632c:	680b      	ldr	r3, [r1, #0]
 800632e:	1b5b      	subs	r3, r3, r5
 8006330:	d418      	bmi.n	8006364 <_malloc_r+0x8c>
 8006332:	2b0b      	cmp	r3, #11
 8006334:	d90f      	bls.n	8006356 <_malloc_r+0x7e>
 8006336:	600b      	str	r3, [r1, #0]
 8006338:	50cd      	str	r5, [r1, r3]
 800633a:	18cc      	adds	r4, r1, r3
 800633c:	4630      	mov	r0, r6
 800633e:	f001 fad0 	bl	80078e2 <__malloc_unlock>
 8006342:	f104 000b 	add.w	r0, r4, #11
 8006346:	1d23      	adds	r3, r4, #4
 8006348:	f020 0007 	bic.w	r0, r0, #7
 800634c:	1ac3      	subs	r3, r0, r3
 800634e:	d0d3      	beq.n	80062f8 <_malloc_r+0x20>
 8006350:	425a      	negs	r2, r3
 8006352:	50e2      	str	r2, [r4, r3]
 8006354:	e7d0      	b.n	80062f8 <_malloc_r+0x20>
 8006356:	428c      	cmp	r4, r1
 8006358:	684b      	ldr	r3, [r1, #4]
 800635a:	bf16      	itet	ne
 800635c:	6063      	strne	r3, [r4, #4]
 800635e:	6013      	streq	r3, [r2, #0]
 8006360:	460c      	movne	r4, r1
 8006362:	e7eb      	b.n	800633c <_malloc_r+0x64>
 8006364:	460c      	mov	r4, r1
 8006366:	6849      	ldr	r1, [r1, #4]
 8006368:	e7cc      	b.n	8006304 <_malloc_r+0x2c>
 800636a:	1cc4      	adds	r4, r0, #3
 800636c:	f024 0403 	bic.w	r4, r4, #3
 8006370:	42a0      	cmp	r0, r4
 8006372:	d005      	beq.n	8006380 <_malloc_r+0xa8>
 8006374:	1a21      	subs	r1, r4, r0
 8006376:	4630      	mov	r0, r6
 8006378:	f000 fb52 	bl	8006a20 <_sbrk_r>
 800637c:	3001      	adds	r0, #1
 800637e:	d0cf      	beq.n	8006320 <_malloc_r+0x48>
 8006380:	6025      	str	r5, [r4, #0]
 8006382:	e7db      	b.n	800633c <_malloc_r+0x64>
 8006384:	2000169c 	.word	0x2000169c
 8006388:	200016a0 	.word	0x200016a0

0800638c <__cvt>:
 800638c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006390:	ec55 4b10 	vmov	r4, r5, d0
 8006394:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006396:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800639a:	2d00      	cmp	r5, #0
 800639c:	460e      	mov	r6, r1
 800639e:	4691      	mov	r9, r2
 80063a0:	4619      	mov	r1, r3
 80063a2:	bfb8      	it	lt
 80063a4:	4622      	movlt	r2, r4
 80063a6:	462b      	mov	r3, r5
 80063a8:	f027 0720 	bic.w	r7, r7, #32
 80063ac:	bfbb      	ittet	lt
 80063ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80063b2:	461d      	movlt	r5, r3
 80063b4:	2300      	movge	r3, #0
 80063b6:	232d      	movlt	r3, #45	; 0x2d
 80063b8:	bfb8      	it	lt
 80063ba:	4614      	movlt	r4, r2
 80063bc:	2f46      	cmp	r7, #70	; 0x46
 80063be:	700b      	strb	r3, [r1, #0]
 80063c0:	d004      	beq.n	80063cc <__cvt+0x40>
 80063c2:	2f45      	cmp	r7, #69	; 0x45
 80063c4:	d100      	bne.n	80063c8 <__cvt+0x3c>
 80063c6:	3601      	adds	r6, #1
 80063c8:	2102      	movs	r1, #2
 80063ca:	e000      	b.n	80063ce <__cvt+0x42>
 80063cc:	2103      	movs	r1, #3
 80063ce:	ab03      	add	r3, sp, #12
 80063d0:	9301      	str	r3, [sp, #4]
 80063d2:	ab02      	add	r3, sp, #8
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	4632      	mov	r2, r6
 80063d8:	4653      	mov	r3, sl
 80063da:	ec45 4b10 	vmov	d0, r4, r5
 80063de:	f000 fca3 	bl	8006d28 <_dtoa_r>
 80063e2:	2f47      	cmp	r7, #71	; 0x47
 80063e4:	4680      	mov	r8, r0
 80063e6:	d102      	bne.n	80063ee <__cvt+0x62>
 80063e8:	f019 0f01 	tst.w	r9, #1
 80063ec:	d026      	beq.n	800643c <__cvt+0xb0>
 80063ee:	2f46      	cmp	r7, #70	; 0x46
 80063f0:	eb08 0906 	add.w	r9, r8, r6
 80063f4:	d111      	bne.n	800641a <__cvt+0x8e>
 80063f6:	f898 3000 	ldrb.w	r3, [r8]
 80063fa:	2b30      	cmp	r3, #48	; 0x30
 80063fc:	d10a      	bne.n	8006414 <__cvt+0x88>
 80063fe:	2200      	movs	r2, #0
 8006400:	2300      	movs	r3, #0
 8006402:	4620      	mov	r0, r4
 8006404:	4629      	mov	r1, r5
 8006406:	f7fa fb0b 	bl	8000a20 <__aeabi_dcmpeq>
 800640a:	b918      	cbnz	r0, 8006414 <__cvt+0x88>
 800640c:	f1c6 0601 	rsb	r6, r6, #1
 8006410:	f8ca 6000 	str.w	r6, [sl]
 8006414:	f8da 3000 	ldr.w	r3, [sl]
 8006418:	4499      	add	r9, r3
 800641a:	2200      	movs	r2, #0
 800641c:	2300      	movs	r3, #0
 800641e:	4620      	mov	r0, r4
 8006420:	4629      	mov	r1, r5
 8006422:	f7fa fafd 	bl	8000a20 <__aeabi_dcmpeq>
 8006426:	b938      	cbnz	r0, 8006438 <__cvt+0xac>
 8006428:	2230      	movs	r2, #48	; 0x30
 800642a:	9b03      	ldr	r3, [sp, #12]
 800642c:	454b      	cmp	r3, r9
 800642e:	d205      	bcs.n	800643c <__cvt+0xb0>
 8006430:	1c59      	adds	r1, r3, #1
 8006432:	9103      	str	r1, [sp, #12]
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	e7f8      	b.n	800642a <__cvt+0x9e>
 8006438:	f8cd 900c 	str.w	r9, [sp, #12]
 800643c:	9b03      	ldr	r3, [sp, #12]
 800643e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006440:	eba3 0308 	sub.w	r3, r3, r8
 8006444:	4640      	mov	r0, r8
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	b004      	add	sp, #16
 800644a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800644e <__exponent>:
 800644e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006450:	2900      	cmp	r1, #0
 8006452:	4604      	mov	r4, r0
 8006454:	bfba      	itte	lt
 8006456:	4249      	neglt	r1, r1
 8006458:	232d      	movlt	r3, #45	; 0x2d
 800645a:	232b      	movge	r3, #43	; 0x2b
 800645c:	2909      	cmp	r1, #9
 800645e:	f804 2b02 	strb.w	r2, [r4], #2
 8006462:	7043      	strb	r3, [r0, #1]
 8006464:	dd20      	ble.n	80064a8 <__exponent+0x5a>
 8006466:	f10d 0307 	add.w	r3, sp, #7
 800646a:	461f      	mov	r7, r3
 800646c:	260a      	movs	r6, #10
 800646e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006472:	fb06 1115 	mls	r1, r6, r5, r1
 8006476:	3130      	adds	r1, #48	; 0x30
 8006478:	2d09      	cmp	r5, #9
 800647a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800647e:	f103 32ff 	add.w	r2, r3, #4294967295
 8006482:	4629      	mov	r1, r5
 8006484:	dc09      	bgt.n	800649a <__exponent+0x4c>
 8006486:	3130      	adds	r1, #48	; 0x30
 8006488:	3b02      	subs	r3, #2
 800648a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800648e:	42bb      	cmp	r3, r7
 8006490:	4622      	mov	r2, r4
 8006492:	d304      	bcc.n	800649e <__exponent+0x50>
 8006494:	1a10      	subs	r0, r2, r0
 8006496:	b003      	add	sp, #12
 8006498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800649a:	4613      	mov	r3, r2
 800649c:	e7e7      	b.n	800646e <__exponent+0x20>
 800649e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064a2:	f804 2b01 	strb.w	r2, [r4], #1
 80064a6:	e7f2      	b.n	800648e <__exponent+0x40>
 80064a8:	2330      	movs	r3, #48	; 0x30
 80064aa:	4419      	add	r1, r3
 80064ac:	7083      	strb	r3, [r0, #2]
 80064ae:	1d02      	adds	r2, r0, #4
 80064b0:	70c1      	strb	r1, [r0, #3]
 80064b2:	e7ef      	b.n	8006494 <__exponent+0x46>

080064b4 <_printf_float>:
 80064b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b8:	b08d      	sub	sp, #52	; 0x34
 80064ba:	460c      	mov	r4, r1
 80064bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80064c0:	4616      	mov	r6, r2
 80064c2:	461f      	mov	r7, r3
 80064c4:	4605      	mov	r5, r0
 80064c6:	f001 f9eb 	bl	80078a0 <_localeconv_r>
 80064ca:	6803      	ldr	r3, [r0, #0]
 80064cc:	9304      	str	r3, [sp, #16]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7f9 fe7a 	bl	80001c8 <strlen>
 80064d4:	2300      	movs	r3, #0
 80064d6:	930a      	str	r3, [sp, #40]	; 0x28
 80064d8:	f8d8 3000 	ldr.w	r3, [r8]
 80064dc:	9005      	str	r0, [sp, #20]
 80064de:	3307      	adds	r3, #7
 80064e0:	f023 0307 	bic.w	r3, r3, #7
 80064e4:	f103 0208 	add.w	r2, r3, #8
 80064e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80064ec:	f8d4 b000 	ldr.w	fp, [r4]
 80064f0:	f8c8 2000 	str.w	r2, [r8]
 80064f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80064fc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006500:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006504:	9307      	str	r3, [sp, #28]
 8006506:	f8cd 8018 	str.w	r8, [sp, #24]
 800650a:	f04f 32ff 	mov.w	r2, #4294967295
 800650e:	4ba7      	ldr	r3, [pc, #668]	; (80067ac <_printf_float+0x2f8>)
 8006510:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006514:	f7fa fab6 	bl	8000a84 <__aeabi_dcmpun>
 8006518:	bb70      	cbnz	r0, 8006578 <_printf_float+0xc4>
 800651a:	f04f 32ff 	mov.w	r2, #4294967295
 800651e:	4ba3      	ldr	r3, [pc, #652]	; (80067ac <_printf_float+0x2f8>)
 8006520:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006524:	f7fa fa90 	bl	8000a48 <__aeabi_dcmple>
 8006528:	bb30      	cbnz	r0, 8006578 <_printf_float+0xc4>
 800652a:	2200      	movs	r2, #0
 800652c:	2300      	movs	r3, #0
 800652e:	4640      	mov	r0, r8
 8006530:	4649      	mov	r1, r9
 8006532:	f7fa fa7f 	bl	8000a34 <__aeabi_dcmplt>
 8006536:	b110      	cbz	r0, 800653e <_printf_float+0x8a>
 8006538:	232d      	movs	r3, #45	; 0x2d
 800653a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800653e:	4a9c      	ldr	r2, [pc, #624]	; (80067b0 <_printf_float+0x2fc>)
 8006540:	4b9c      	ldr	r3, [pc, #624]	; (80067b4 <_printf_float+0x300>)
 8006542:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006546:	bf8c      	ite	hi
 8006548:	4690      	movhi	r8, r2
 800654a:	4698      	movls	r8, r3
 800654c:	2303      	movs	r3, #3
 800654e:	f02b 0204 	bic.w	r2, fp, #4
 8006552:	6123      	str	r3, [r4, #16]
 8006554:	6022      	str	r2, [r4, #0]
 8006556:	f04f 0900 	mov.w	r9, #0
 800655a:	9700      	str	r7, [sp, #0]
 800655c:	4633      	mov	r3, r6
 800655e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006560:	4621      	mov	r1, r4
 8006562:	4628      	mov	r0, r5
 8006564:	f000 f9e6 	bl	8006934 <_printf_common>
 8006568:	3001      	adds	r0, #1
 800656a:	f040 808d 	bne.w	8006688 <_printf_float+0x1d4>
 800656e:	f04f 30ff 	mov.w	r0, #4294967295
 8006572:	b00d      	add	sp, #52	; 0x34
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	4642      	mov	r2, r8
 800657a:	464b      	mov	r3, r9
 800657c:	4640      	mov	r0, r8
 800657e:	4649      	mov	r1, r9
 8006580:	f7fa fa80 	bl	8000a84 <__aeabi_dcmpun>
 8006584:	b110      	cbz	r0, 800658c <_printf_float+0xd8>
 8006586:	4a8c      	ldr	r2, [pc, #560]	; (80067b8 <_printf_float+0x304>)
 8006588:	4b8c      	ldr	r3, [pc, #560]	; (80067bc <_printf_float+0x308>)
 800658a:	e7da      	b.n	8006542 <_printf_float+0x8e>
 800658c:	6861      	ldr	r1, [r4, #4]
 800658e:	1c4b      	adds	r3, r1, #1
 8006590:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006594:	a80a      	add	r0, sp, #40	; 0x28
 8006596:	d13e      	bne.n	8006616 <_printf_float+0x162>
 8006598:	2306      	movs	r3, #6
 800659a:	6063      	str	r3, [r4, #4]
 800659c:	2300      	movs	r3, #0
 800659e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80065a2:	ab09      	add	r3, sp, #36	; 0x24
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	ec49 8b10 	vmov	d0, r8, r9
 80065aa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065ae:	6022      	str	r2, [r4, #0]
 80065b0:	f8cd a004 	str.w	sl, [sp, #4]
 80065b4:	6861      	ldr	r1, [r4, #4]
 80065b6:	4628      	mov	r0, r5
 80065b8:	f7ff fee8 	bl	800638c <__cvt>
 80065bc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80065c0:	2b47      	cmp	r3, #71	; 0x47
 80065c2:	4680      	mov	r8, r0
 80065c4:	d109      	bne.n	80065da <_printf_float+0x126>
 80065c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c8:	1cd8      	adds	r0, r3, #3
 80065ca:	db02      	blt.n	80065d2 <_printf_float+0x11e>
 80065cc:	6862      	ldr	r2, [r4, #4]
 80065ce:	4293      	cmp	r3, r2
 80065d0:	dd47      	ble.n	8006662 <_printf_float+0x1ae>
 80065d2:	f1aa 0a02 	sub.w	sl, sl, #2
 80065d6:	fa5f fa8a 	uxtb.w	sl, sl
 80065da:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80065de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065e0:	d824      	bhi.n	800662c <_printf_float+0x178>
 80065e2:	3901      	subs	r1, #1
 80065e4:	4652      	mov	r2, sl
 80065e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80065ea:	9109      	str	r1, [sp, #36]	; 0x24
 80065ec:	f7ff ff2f 	bl	800644e <__exponent>
 80065f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065f2:	1813      	adds	r3, r2, r0
 80065f4:	2a01      	cmp	r2, #1
 80065f6:	4681      	mov	r9, r0
 80065f8:	6123      	str	r3, [r4, #16]
 80065fa:	dc02      	bgt.n	8006602 <_printf_float+0x14e>
 80065fc:	6822      	ldr	r2, [r4, #0]
 80065fe:	07d1      	lsls	r1, r2, #31
 8006600:	d501      	bpl.n	8006606 <_printf_float+0x152>
 8006602:	3301      	adds	r3, #1
 8006604:	6123      	str	r3, [r4, #16]
 8006606:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800660a:	2b00      	cmp	r3, #0
 800660c:	d0a5      	beq.n	800655a <_printf_float+0xa6>
 800660e:	232d      	movs	r3, #45	; 0x2d
 8006610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006614:	e7a1      	b.n	800655a <_printf_float+0xa6>
 8006616:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800661a:	f000 8177 	beq.w	800690c <_printf_float+0x458>
 800661e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006622:	d1bb      	bne.n	800659c <_printf_float+0xe8>
 8006624:	2900      	cmp	r1, #0
 8006626:	d1b9      	bne.n	800659c <_printf_float+0xe8>
 8006628:	2301      	movs	r3, #1
 800662a:	e7b6      	b.n	800659a <_printf_float+0xe6>
 800662c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006630:	d119      	bne.n	8006666 <_printf_float+0x1b2>
 8006632:	2900      	cmp	r1, #0
 8006634:	6863      	ldr	r3, [r4, #4]
 8006636:	dd0c      	ble.n	8006652 <_printf_float+0x19e>
 8006638:	6121      	str	r1, [r4, #16]
 800663a:	b913      	cbnz	r3, 8006642 <_printf_float+0x18e>
 800663c:	6822      	ldr	r2, [r4, #0]
 800663e:	07d2      	lsls	r2, r2, #31
 8006640:	d502      	bpl.n	8006648 <_printf_float+0x194>
 8006642:	3301      	adds	r3, #1
 8006644:	440b      	add	r3, r1
 8006646:	6123      	str	r3, [r4, #16]
 8006648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664a:	65a3      	str	r3, [r4, #88]	; 0x58
 800664c:	f04f 0900 	mov.w	r9, #0
 8006650:	e7d9      	b.n	8006606 <_printf_float+0x152>
 8006652:	b913      	cbnz	r3, 800665a <_printf_float+0x1a6>
 8006654:	6822      	ldr	r2, [r4, #0]
 8006656:	07d0      	lsls	r0, r2, #31
 8006658:	d501      	bpl.n	800665e <_printf_float+0x1aa>
 800665a:	3302      	adds	r3, #2
 800665c:	e7f3      	b.n	8006646 <_printf_float+0x192>
 800665e:	2301      	movs	r3, #1
 8006660:	e7f1      	b.n	8006646 <_printf_float+0x192>
 8006662:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006666:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800666a:	4293      	cmp	r3, r2
 800666c:	db05      	blt.n	800667a <_printf_float+0x1c6>
 800666e:	6822      	ldr	r2, [r4, #0]
 8006670:	6123      	str	r3, [r4, #16]
 8006672:	07d1      	lsls	r1, r2, #31
 8006674:	d5e8      	bpl.n	8006648 <_printf_float+0x194>
 8006676:	3301      	adds	r3, #1
 8006678:	e7e5      	b.n	8006646 <_printf_float+0x192>
 800667a:	2b00      	cmp	r3, #0
 800667c:	bfd4      	ite	le
 800667e:	f1c3 0302 	rsble	r3, r3, #2
 8006682:	2301      	movgt	r3, #1
 8006684:	4413      	add	r3, r2
 8006686:	e7de      	b.n	8006646 <_printf_float+0x192>
 8006688:	6823      	ldr	r3, [r4, #0]
 800668a:	055a      	lsls	r2, r3, #21
 800668c:	d407      	bmi.n	800669e <_printf_float+0x1ea>
 800668e:	6923      	ldr	r3, [r4, #16]
 8006690:	4642      	mov	r2, r8
 8006692:	4631      	mov	r1, r6
 8006694:	4628      	mov	r0, r5
 8006696:	47b8      	blx	r7
 8006698:	3001      	adds	r0, #1
 800669a:	d12b      	bne.n	80066f4 <_printf_float+0x240>
 800669c:	e767      	b.n	800656e <_printf_float+0xba>
 800669e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80066a2:	f240 80dc 	bls.w	800685e <_printf_float+0x3aa>
 80066a6:	2200      	movs	r2, #0
 80066a8:	2300      	movs	r3, #0
 80066aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066ae:	f7fa f9b7 	bl	8000a20 <__aeabi_dcmpeq>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d033      	beq.n	800671e <_printf_float+0x26a>
 80066b6:	2301      	movs	r3, #1
 80066b8:	4a41      	ldr	r2, [pc, #260]	; (80067c0 <_printf_float+0x30c>)
 80066ba:	4631      	mov	r1, r6
 80066bc:	4628      	mov	r0, r5
 80066be:	47b8      	blx	r7
 80066c0:	3001      	adds	r0, #1
 80066c2:	f43f af54 	beq.w	800656e <_printf_float+0xba>
 80066c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066ca:	429a      	cmp	r2, r3
 80066cc:	db02      	blt.n	80066d4 <_printf_float+0x220>
 80066ce:	6823      	ldr	r3, [r4, #0]
 80066d0:	07d8      	lsls	r0, r3, #31
 80066d2:	d50f      	bpl.n	80066f4 <_printf_float+0x240>
 80066d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066d8:	4631      	mov	r1, r6
 80066da:	4628      	mov	r0, r5
 80066dc:	47b8      	blx	r7
 80066de:	3001      	adds	r0, #1
 80066e0:	f43f af45 	beq.w	800656e <_printf_float+0xba>
 80066e4:	f04f 0800 	mov.w	r8, #0
 80066e8:	f104 091a 	add.w	r9, r4, #26
 80066ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ee:	3b01      	subs	r3, #1
 80066f0:	4543      	cmp	r3, r8
 80066f2:	dc09      	bgt.n	8006708 <_printf_float+0x254>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	079b      	lsls	r3, r3, #30
 80066f8:	f100 8103 	bmi.w	8006902 <_printf_float+0x44e>
 80066fc:	68e0      	ldr	r0, [r4, #12]
 80066fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006700:	4298      	cmp	r0, r3
 8006702:	bfb8      	it	lt
 8006704:	4618      	movlt	r0, r3
 8006706:	e734      	b.n	8006572 <_printf_float+0xbe>
 8006708:	2301      	movs	r3, #1
 800670a:	464a      	mov	r2, r9
 800670c:	4631      	mov	r1, r6
 800670e:	4628      	mov	r0, r5
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	f43f af2b 	beq.w	800656e <_printf_float+0xba>
 8006718:	f108 0801 	add.w	r8, r8, #1
 800671c:	e7e6      	b.n	80066ec <_printf_float+0x238>
 800671e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	dc2b      	bgt.n	800677c <_printf_float+0x2c8>
 8006724:	2301      	movs	r3, #1
 8006726:	4a26      	ldr	r2, [pc, #152]	; (80067c0 <_printf_float+0x30c>)
 8006728:	4631      	mov	r1, r6
 800672a:	4628      	mov	r0, r5
 800672c:	47b8      	blx	r7
 800672e:	3001      	adds	r0, #1
 8006730:	f43f af1d 	beq.w	800656e <_printf_float+0xba>
 8006734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006736:	b923      	cbnz	r3, 8006742 <_printf_float+0x28e>
 8006738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673a:	b913      	cbnz	r3, 8006742 <_printf_float+0x28e>
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	07d9      	lsls	r1, r3, #31
 8006740:	d5d8      	bpl.n	80066f4 <_printf_float+0x240>
 8006742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	f43f af0e 	beq.w	800656e <_printf_float+0xba>
 8006752:	f04f 0900 	mov.w	r9, #0
 8006756:	f104 0a1a 	add.w	sl, r4, #26
 800675a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800675c:	425b      	negs	r3, r3
 800675e:	454b      	cmp	r3, r9
 8006760:	dc01      	bgt.n	8006766 <_printf_float+0x2b2>
 8006762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006764:	e794      	b.n	8006690 <_printf_float+0x1dc>
 8006766:	2301      	movs	r3, #1
 8006768:	4652      	mov	r2, sl
 800676a:	4631      	mov	r1, r6
 800676c:	4628      	mov	r0, r5
 800676e:	47b8      	blx	r7
 8006770:	3001      	adds	r0, #1
 8006772:	f43f aefc 	beq.w	800656e <_printf_float+0xba>
 8006776:	f109 0901 	add.w	r9, r9, #1
 800677a:	e7ee      	b.n	800675a <_printf_float+0x2a6>
 800677c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800677e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006780:	429a      	cmp	r2, r3
 8006782:	bfa8      	it	ge
 8006784:	461a      	movge	r2, r3
 8006786:	2a00      	cmp	r2, #0
 8006788:	4691      	mov	r9, r2
 800678a:	dd07      	ble.n	800679c <_printf_float+0x2e8>
 800678c:	4613      	mov	r3, r2
 800678e:	4631      	mov	r1, r6
 8006790:	4642      	mov	r2, r8
 8006792:	4628      	mov	r0, r5
 8006794:	47b8      	blx	r7
 8006796:	3001      	adds	r0, #1
 8006798:	f43f aee9 	beq.w	800656e <_printf_float+0xba>
 800679c:	f104 031a 	add.w	r3, r4, #26
 80067a0:	f04f 0b00 	mov.w	fp, #0
 80067a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067a8:	9306      	str	r3, [sp, #24]
 80067aa:	e015      	b.n	80067d8 <_printf_float+0x324>
 80067ac:	7fefffff 	.word	0x7fefffff
 80067b0:	080091e8 	.word	0x080091e8
 80067b4:	080091e4 	.word	0x080091e4
 80067b8:	080091f0 	.word	0x080091f0
 80067bc:	080091ec 	.word	0x080091ec
 80067c0:	080091f4 	.word	0x080091f4
 80067c4:	2301      	movs	r3, #1
 80067c6:	9a06      	ldr	r2, [sp, #24]
 80067c8:	4631      	mov	r1, r6
 80067ca:	4628      	mov	r0, r5
 80067cc:	47b8      	blx	r7
 80067ce:	3001      	adds	r0, #1
 80067d0:	f43f aecd 	beq.w	800656e <_printf_float+0xba>
 80067d4:	f10b 0b01 	add.w	fp, fp, #1
 80067d8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80067dc:	ebaa 0309 	sub.w	r3, sl, r9
 80067e0:	455b      	cmp	r3, fp
 80067e2:	dcef      	bgt.n	80067c4 <_printf_float+0x310>
 80067e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067e8:	429a      	cmp	r2, r3
 80067ea:	44d0      	add	r8, sl
 80067ec:	db15      	blt.n	800681a <_printf_float+0x366>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	07da      	lsls	r2, r3, #31
 80067f2:	d412      	bmi.n	800681a <_printf_float+0x366>
 80067f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067f8:	eba3 020a 	sub.w	r2, r3, sl
 80067fc:	eba3 0a01 	sub.w	sl, r3, r1
 8006800:	4592      	cmp	sl, r2
 8006802:	bfa8      	it	ge
 8006804:	4692      	movge	sl, r2
 8006806:	f1ba 0f00 	cmp.w	sl, #0
 800680a:	dc0e      	bgt.n	800682a <_printf_float+0x376>
 800680c:	f04f 0800 	mov.w	r8, #0
 8006810:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006814:	f104 091a 	add.w	r9, r4, #26
 8006818:	e019      	b.n	800684e <_printf_float+0x39a>
 800681a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	d1e5      	bne.n	80067f4 <_printf_float+0x340>
 8006828:	e6a1      	b.n	800656e <_printf_float+0xba>
 800682a:	4653      	mov	r3, sl
 800682c:	4642      	mov	r2, r8
 800682e:	4631      	mov	r1, r6
 8006830:	4628      	mov	r0, r5
 8006832:	47b8      	blx	r7
 8006834:	3001      	adds	r0, #1
 8006836:	d1e9      	bne.n	800680c <_printf_float+0x358>
 8006838:	e699      	b.n	800656e <_printf_float+0xba>
 800683a:	2301      	movs	r3, #1
 800683c:	464a      	mov	r2, r9
 800683e:	4631      	mov	r1, r6
 8006840:	4628      	mov	r0, r5
 8006842:	47b8      	blx	r7
 8006844:	3001      	adds	r0, #1
 8006846:	f43f ae92 	beq.w	800656e <_printf_float+0xba>
 800684a:	f108 0801 	add.w	r8, r8, #1
 800684e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006852:	1a9b      	subs	r3, r3, r2
 8006854:	eba3 030a 	sub.w	r3, r3, sl
 8006858:	4543      	cmp	r3, r8
 800685a:	dcee      	bgt.n	800683a <_printf_float+0x386>
 800685c:	e74a      	b.n	80066f4 <_printf_float+0x240>
 800685e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006860:	2a01      	cmp	r2, #1
 8006862:	dc01      	bgt.n	8006868 <_printf_float+0x3b4>
 8006864:	07db      	lsls	r3, r3, #31
 8006866:	d53a      	bpl.n	80068de <_printf_float+0x42a>
 8006868:	2301      	movs	r3, #1
 800686a:	4642      	mov	r2, r8
 800686c:	4631      	mov	r1, r6
 800686e:	4628      	mov	r0, r5
 8006870:	47b8      	blx	r7
 8006872:	3001      	adds	r0, #1
 8006874:	f43f ae7b 	beq.w	800656e <_printf_float+0xba>
 8006878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f108 0801 	add.w	r8, r8, #1
 8006888:	f43f ae71 	beq.w	800656e <_printf_float+0xba>
 800688c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800688e:	2200      	movs	r2, #0
 8006890:	f103 3aff 	add.w	sl, r3, #4294967295
 8006894:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006898:	2300      	movs	r3, #0
 800689a:	f7fa f8c1 	bl	8000a20 <__aeabi_dcmpeq>
 800689e:	b9c8      	cbnz	r0, 80068d4 <_printf_float+0x420>
 80068a0:	4653      	mov	r3, sl
 80068a2:	4642      	mov	r2, r8
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	d10e      	bne.n	80068cc <_printf_float+0x418>
 80068ae:	e65e      	b.n	800656e <_printf_float+0xba>
 80068b0:	2301      	movs	r3, #1
 80068b2:	4652      	mov	r2, sl
 80068b4:	4631      	mov	r1, r6
 80068b6:	4628      	mov	r0, r5
 80068b8:	47b8      	blx	r7
 80068ba:	3001      	adds	r0, #1
 80068bc:	f43f ae57 	beq.w	800656e <_printf_float+0xba>
 80068c0:	f108 0801 	add.w	r8, r8, #1
 80068c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068c6:	3b01      	subs	r3, #1
 80068c8:	4543      	cmp	r3, r8
 80068ca:	dcf1      	bgt.n	80068b0 <_printf_float+0x3fc>
 80068cc:	464b      	mov	r3, r9
 80068ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068d2:	e6de      	b.n	8006692 <_printf_float+0x1de>
 80068d4:	f04f 0800 	mov.w	r8, #0
 80068d8:	f104 0a1a 	add.w	sl, r4, #26
 80068dc:	e7f2      	b.n	80068c4 <_printf_float+0x410>
 80068de:	2301      	movs	r3, #1
 80068e0:	e7df      	b.n	80068a2 <_printf_float+0x3ee>
 80068e2:	2301      	movs	r3, #1
 80068e4:	464a      	mov	r2, r9
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f ae3e 	beq.w	800656e <_printf_float+0xba>
 80068f2:	f108 0801 	add.w	r8, r8, #1
 80068f6:	68e3      	ldr	r3, [r4, #12]
 80068f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068fa:	1a9b      	subs	r3, r3, r2
 80068fc:	4543      	cmp	r3, r8
 80068fe:	dcf0      	bgt.n	80068e2 <_printf_float+0x42e>
 8006900:	e6fc      	b.n	80066fc <_printf_float+0x248>
 8006902:	f04f 0800 	mov.w	r8, #0
 8006906:	f104 0919 	add.w	r9, r4, #25
 800690a:	e7f4      	b.n	80068f6 <_printf_float+0x442>
 800690c:	2900      	cmp	r1, #0
 800690e:	f43f ae8b 	beq.w	8006628 <_printf_float+0x174>
 8006912:	2300      	movs	r3, #0
 8006914:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006918:	ab09      	add	r3, sp, #36	; 0x24
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	ec49 8b10 	vmov	d0, r8, r9
 8006920:	6022      	str	r2, [r4, #0]
 8006922:	f8cd a004 	str.w	sl, [sp, #4]
 8006926:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800692a:	4628      	mov	r0, r5
 800692c:	f7ff fd2e 	bl	800638c <__cvt>
 8006930:	4680      	mov	r8, r0
 8006932:	e648      	b.n	80065c6 <_printf_float+0x112>

08006934 <_printf_common>:
 8006934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006938:	4691      	mov	r9, r2
 800693a:	461f      	mov	r7, r3
 800693c:	688a      	ldr	r2, [r1, #8]
 800693e:	690b      	ldr	r3, [r1, #16]
 8006940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006944:	4293      	cmp	r3, r2
 8006946:	bfb8      	it	lt
 8006948:	4613      	movlt	r3, r2
 800694a:	f8c9 3000 	str.w	r3, [r9]
 800694e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006952:	4606      	mov	r6, r0
 8006954:	460c      	mov	r4, r1
 8006956:	b112      	cbz	r2, 800695e <_printf_common+0x2a>
 8006958:	3301      	adds	r3, #1
 800695a:	f8c9 3000 	str.w	r3, [r9]
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	0699      	lsls	r1, r3, #26
 8006962:	bf42      	ittt	mi
 8006964:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006968:	3302      	addmi	r3, #2
 800696a:	f8c9 3000 	strmi.w	r3, [r9]
 800696e:	6825      	ldr	r5, [r4, #0]
 8006970:	f015 0506 	ands.w	r5, r5, #6
 8006974:	d107      	bne.n	8006986 <_printf_common+0x52>
 8006976:	f104 0a19 	add.w	sl, r4, #25
 800697a:	68e3      	ldr	r3, [r4, #12]
 800697c:	f8d9 2000 	ldr.w	r2, [r9]
 8006980:	1a9b      	subs	r3, r3, r2
 8006982:	42ab      	cmp	r3, r5
 8006984:	dc28      	bgt.n	80069d8 <_printf_common+0xa4>
 8006986:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800698a:	6822      	ldr	r2, [r4, #0]
 800698c:	3300      	adds	r3, #0
 800698e:	bf18      	it	ne
 8006990:	2301      	movne	r3, #1
 8006992:	0692      	lsls	r2, r2, #26
 8006994:	d42d      	bmi.n	80069f2 <_printf_common+0xbe>
 8006996:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800699a:	4639      	mov	r1, r7
 800699c:	4630      	mov	r0, r6
 800699e:	47c0      	blx	r8
 80069a0:	3001      	adds	r0, #1
 80069a2:	d020      	beq.n	80069e6 <_printf_common+0xb2>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	68e5      	ldr	r5, [r4, #12]
 80069a8:	f8d9 2000 	ldr.w	r2, [r9]
 80069ac:	f003 0306 	and.w	r3, r3, #6
 80069b0:	2b04      	cmp	r3, #4
 80069b2:	bf08      	it	eq
 80069b4:	1aad      	subeq	r5, r5, r2
 80069b6:	68a3      	ldr	r3, [r4, #8]
 80069b8:	6922      	ldr	r2, [r4, #16]
 80069ba:	bf0c      	ite	eq
 80069bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069c0:	2500      	movne	r5, #0
 80069c2:	4293      	cmp	r3, r2
 80069c4:	bfc4      	itt	gt
 80069c6:	1a9b      	subgt	r3, r3, r2
 80069c8:	18ed      	addgt	r5, r5, r3
 80069ca:	f04f 0900 	mov.w	r9, #0
 80069ce:	341a      	adds	r4, #26
 80069d0:	454d      	cmp	r5, r9
 80069d2:	d11a      	bne.n	8006a0a <_printf_common+0xd6>
 80069d4:	2000      	movs	r0, #0
 80069d6:	e008      	b.n	80069ea <_printf_common+0xb6>
 80069d8:	2301      	movs	r3, #1
 80069da:	4652      	mov	r2, sl
 80069dc:	4639      	mov	r1, r7
 80069de:	4630      	mov	r0, r6
 80069e0:	47c0      	blx	r8
 80069e2:	3001      	adds	r0, #1
 80069e4:	d103      	bne.n	80069ee <_printf_common+0xba>
 80069e6:	f04f 30ff 	mov.w	r0, #4294967295
 80069ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ee:	3501      	adds	r5, #1
 80069f0:	e7c3      	b.n	800697a <_printf_common+0x46>
 80069f2:	18e1      	adds	r1, r4, r3
 80069f4:	1c5a      	adds	r2, r3, #1
 80069f6:	2030      	movs	r0, #48	; 0x30
 80069f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069fc:	4422      	add	r2, r4
 80069fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a06:	3302      	adds	r3, #2
 8006a08:	e7c5      	b.n	8006996 <_printf_common+0x62>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	4639      	mov	r1, r7
 8006a10:	4630      	mov	r0, r6
 8006a12:	47c0      	blx	r8
 8006a14:	3001      	adds	r0, #1
 8006a16:	d0e6      	beq.n	80069e6 <_printf_common+0xb2>
 8006a18:	f109 0901 	add.w	r9, r9, #1
 8006a1c:	e7d8      	b.n	80069d0 <_printf_common+0x9c>
	...

08006a20 <_sbrk_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	4c06      	ldr	r4, [pc, #24]	; (8006a3c <_sbrk_r+0x1c>)
 8006a24:	2300      	movs	r3, #0
 8006a26:	4605      	mov	r5, r0
 8006a28:	4608      	mov	r0, r1
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	f7fc f812 	bl	8002a54 <_sbrk>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_sbrk_r+0x1a>
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_sbrk_r+0x1a>
 8006a38:	602b      	str	r3, [r5, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	200020b0 	.word	0x200020b0

08006a40 <strtok>:
 8006a40:	4b13      	ldr	r3, [pc, #76]	; (8006a90 <strtok+0x50>)
 8006a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a46:	681d      	ldr	r5, [r3, #0]
 8006a48:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	b9b4      	cbnz	r4, 8006a7e <strtok+0x3e>
 8006a50:	2050      	movs	r0, #80	; 0x50
 8006a52:	f7ff fbcf 	bl	80061f4 <malloc>
 8006a56:	65a8      	str	r0, [r5, #88]	; 0x58
 8006a58:	e9c0 4400 	strd	r4, r4, [r0]
 8006a5c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006a60:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006a64:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006a68:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006a6c:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006a70:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006a74:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006a78:	6184      	str	r4, [r0, #24]
 8006a7a:	7704      	strb	r4, [r0, #28]
 8006a7c:	6244      	str	r4, [r0, #36]	; 0x24
 8006a7e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8006a80:	4639      	mov	r1, r7
 8006a82:	4630      	mov	r0, r6
 8006a84:	2301      	movs	r3, #1
 8006a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8a:	f000 b803 	b.w	8006a94 <__strtok_r>
 8006a8e:	bf00      	nop
 8006a90:	2000000c 	.word	0x2000000c

08006a94 <__strtok_r>:
 8006a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a96:	b918      	cbnz	r0, 8006aa0 <__strtok_r+0xc>
 8006a98:	6810      	ldr	r0, [r2, #0]
 8006a9a:	b908      	cbnz	r0, 8006aa0 <__strtok_r+0xc>
 8006a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	4604      	mov	r4, r0
 8006aa2:	460f      	mov	r7, r1
 8006aa4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006aa8:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006aac:	b91e      	cbnz	r6, 8006ab6 <__strtok_r+0x22>
 8006aae:	b96d      	cbnz	r5, 8006acc <__strtok_r+0x38>
 8006ab0:	6015      	str	r5, [r2, #0]
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	e7f2      	b.n	8006a9c <__strtok_r+0x8>
 8006ab6:	42b5      	cmp	r5, r6
 8006ab8:	d1f6      	bne.n	8006aa8 <__strtok_r+0x14>
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1ef      	bne.n	8006a9e <__strtok_r+0xa>
 8006abe:	6014      	str	r4, [r2, #0]
 8006ac0:	7003      	strb	r3, [r0, #0]
 8006ac2:	e7eb      	b.n	8006a9c <__strtok_r+0x8>
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	e00d      	b.n	8006ae4 <__strtok_r+0x50>
 8006ac8:	b926      	cbnz	r6, 8006ad4 <__strtok_r+0x40>
 8006aca:	461c      	mov	r4, r3
 8006acc:	4623      	mov	r3, r4
 8006ace:	460f      	mov	r7, r1
 8006ad0:	f813 5b01 	ldrb.w	r5, [r3], #1
 8006ad4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006ad8:	42b5      	cmp	r5, r6
 8006ada:	d1f5      	bne.n	8006ac8 <__strtok_r+0x34>
 8006adc:	2d00      	cmp	r5, #0
 8006ade:	d0f1      	beq.n	8006ac4 <__strtok_r+0x30>
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	7021      	strb	r1, [r4, #0]
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	e7d9      	b.n	8006a9c <__strtok_r+0x8>

08006ae8 <_strtol_l.isra.0>:
 8006ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aec:	4680      	mov	r8, r0
 8006aee:	4689      	mov	r9, r1
 8006af0:	4692      	mov	sl, r2
 8006af2:	461e      	mov	r6, r3
 8006af4:	460f      	mov	r7, r1
 8006af6:	463d      	mov	r5, r7
 8006af8:	9808      	ldr	r0, [sp, #32]
 8006afa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006afe:	f000 fecb 	bl	8007898 <__locale_ctype_ptr_l>
 8006b02:	4420      	add	r0, r4
 8006b04:	7843      	ldrb	r3, [r0, #1]
 8006b06:	f013 0308 	ands.w	r3, r3, #8
 8006b0a:	d132      	bne.n	8006b72 <_strtol_l.isra.0+0x8a>
 8006b0c:	2c2d      	cmp	r4, #45	; 0x2d
 8006b0e:	d132      	bne.n	8006b76 <_strtol_l.isra.0+0x8e>
 8006b10:	787c      	ldrb	r4, [r7, #1]
 8006b12:	1cbd      	adds	r5, r7, #2
 8006b14:	2201      	movs	r2, #1
 8006b16:	2e00      	cmp	r6, #0
 8006b18:	d05d      	beq.n	8006bd6 <_strtol_l.isra.0+0xee>
 8006b1a:	2e10      	cmp	r6, #16
 8006b1c:	d109      	bne.n	8006b32 <_strtol_l.isra.0+0x4a>
 8006b1e:	2c30      	cmp	r4, #48	; 0x30
 8006b20:	d107      	bne.n	8006b32 <_strtol_l.isra.0+0x4a>
 8006b22:	782b      	ldrb	r3, [r5, #0]
 8006b24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b28:	2b58      	cmp	r3, #88	; 0x58
 8006b2a:	d14f      	bne.n	8006bcc <_strtol_l.isra.0+0xe4>
 8006b2c:	786c      	ldrb	r4, [r5, #1]
 8006b2e:	2610      	movs	r6, #16
 8006b30:	3502      	adds	r5, #2
 8006b32:	2a00      	cmp	r2, #0
 8006b34:	bf14      	ite	ne
 8006b36:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006b3a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006b3e:	2700      	movs	r7, #0
 8006b40:	fbb1 fcf6 	udiv	ip, r1, r6
 8006b44:	4638      	mov	r0, r7
 8006b46:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006b4a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006b4e:	2b09      	cmp	r3, #9
 8006b50:	d817      	bhi.n	8006b82 <_strtol_l.isra.0+0x9a>
 8006b52:	461c      	mov	r4, r3
 8006b54:	42a6      	cmp	r6, r4
 8006b56:	dd23      	ble.n	8006ba0 <_strtol_l.isra.0+0xb8>
 8006b58:	1c7b      	adds	r3, r7, #1
 8006b5a:	d007      	beq.n	8006b6c <_strtol_l.isra.0+0x84>
 8006b5c:	4584      	cmp	ip, r0
 8006b5e:	d31c      	bcc.n	8006b9a <_strtol_l.isra.0+0xb2>
 8006b60:	d101      	bne.n	8006b66 <_strtol_l.isra.0+0x7e>
 8006b62:	45a6      	cmp	lr, r4
 8006b64:	db19      	blt.n	8006b9a <_strtol_l.isra.0+0xb2>
 8006b66:	fb00 4006 	mla	r0, r0, r6, r4
 8006b6a:	2701      	movs	r7, #1
 8006b6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b70:	e7eb      	b.n	8006b4a <_strtol_l.isra.0+0x62>
 8006b72:	462f      	mov	r7, r5
 8006b74:	e7bf      	b.n	8006af6 <_strtol_l.isra.0+0xe>
 8006b76:	2c2b      	cmp	r4, #43	; 0x2b
 8006b78:	bf04      	itt	eq
 8006b7a:	1cbd      	addeq	r5, r7, #2
 8006b7c:	787c      	ldrbeq	r4, [r7, #1]
 8006b7e:	461a      	mov	r2, r3
 8006b80:	e7c9      	b.n	8006b16 <_strtol_l.isra.0+0x2e>
 8006b82:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006b86:	2b19      	cmp	r3, #25
 8006b88:	d801      	bhi.n	8006b8e <_strtol_l.isra.0+0xa6>
 8006b8a:	3c37      	subs	r4, #55	; 0x37
 8006b8c:	e7e2      	b.n	8006b54 <_strtol_l.isra.0+0x6c>
 8006b8e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006b92:	2b19      	cmp	r3, #25
 8006b94:	d804      	bhi.n	8006ba0 <_strtol_l.isra.0+0xb8>
 8006b96:	3c57      	subs	r4, #87	; 0x57
 8006b98:	e7dc      	b.n	8006b54 <_strtol_l.isra.0+0x6c>
 8006b9a:	f04f 37ff 	mov.w	r7, #4294967295
 8006b9e:	e7e5      	b.n	8006b6c <_strtol_l.isra.0+0x84>
 8006ba0:	1c7b      	adds	r3, r7, #1
 8006ba2:	d108      	bne.n	8006bb6 <_strtol_l.isra.0+0xce>
 8006ba4:	2322      	movs	r3, #34	; 0x22
 8006ba6:	f8c8 3000 	str.w	r3, [r8]
 8006baa:	4608      	mov	r0, r1
 8006bac:	f1ba 0f00 	cmp.w	sl, #0
 8006bb0:	d107      	bne.n	8006bc2 <_strtol_l.isra.0+0xda>
 8006bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb6:	b102      	cbz	r2, 8006bba <_strtol_l.isra.0+0xd2>
 8006bb8:	4240      	negs	r0, r0
 8006bba:	f1ba 0f00 	cmp.w	sl, #0
 8006bbe:	d0f8      	beq.n	8006bb2 <_strtol_l.isra.0+0xca>
 8006bc0:	b10f      	cbz	r7, 8006bc6 <_strtol_l.isra.0+0xde>
 8006bc2:	f105 39ff 	add.w	r9, r5, #4294967295
 8006bc6:	f8ca 9000 	str.w	r9, [sl]
 8006bca:	e7f2      	b.n	8006bb2 <_strtol_l.isra.0+0xca>
 8006bcc:	2430      	movs	r4, #48	; 0x30
 8006bce:	2e00      	cmp	r6, #0
 8006bd0:	d1af      	bne.n	8006b32 <_strtol_l.isra.0+0x4a>
 8006bd2:	2608      	movs	r6, #8
 8006bd4:	e7ad      	b.n	8006b32 <_strtol_l.isra.0+0x4a>
 8006bd6:	2c30      	cmp	r4, #48	; 0x30
 8006bd8:	d0a3      	beq.n	8006b22 <_strtol_l.isra.0+0x3a>
 8006bda:	260a      	movs	r6, #10
 8006bdc:	e7a9      	b.n	8006b32 <_strtol_l.isra.0+0x4a>
	...

08006be0 <strtol>:
 8006be0:	4b08      	ldr	r3, [pc, #32]	; (8006c04 <strtol+0x24>)
 8006be2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006be4:	681c      	ldr	r4, [r3, #0]
 8006be6:	4d08      	ldr	r5, [pc, #32]	; (8006c08 <strtol+0x28>)
 8006be8:	6a23      	ldr	r3, [r4, #32]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	bf08      	it	eq
 8006bee:	462b      	moveq	r3, r5
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	460a      	mov	r2, r1
 8006bf6:	4601      	mov	r1, r0
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f7ff ff75 	bl	8006ae8 <_strtol_l.isra.0>
 8006bfe:	b003      	add	sp, #12
 8006c00:	bd30      	pop	{r4, r5, pc}
 8006c02:	bf00      	nop
 8006c04:	2000000c 	.word	0x2000000c
 8006c08:	20000070 	.word	0x20000070

08006c0c <quorem>:
 8006c0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c10:	6903      	ldr	r3, [r0, #16]
 8006c12:	690c      	ldr	r4, [r1, #16]
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	4680      	mov	r8, r0
 8006c18:	f2c0 8082 	blt.w	8006d20 <quorem+0x114>
 8006c1c:	3c01      	subs	r4, #1
 8006c1e:	f101 0714 	add.w	r7, r1, #20
 8006c22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006c26:	f100 0614 	add.w	r6, r0, #20
 8006c2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006c2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006c32:	eb06 030c 	add.w	r3, r6, ip
 8006c36:	3501      	adds	r5, #1
 8006c38:	eb07 090c 	add.w	r9, r7, ip
 8006c3c:	9301      	str	r3, [sp, #4]
 8006c3e:	fbb0 f5f5 	udiv	r5, r0, r5
 8006c42:	b395      	cbz	r5, 8006caa <quorem+0x9e>
 8006c44:	f04f 0a00 	mov.w	sl, #0
 8006c48:	4638      	mov	r0, r7
 8006c4a:	46b6      	mov	lr, r6
 8006c4c:	46d3      	mov	fp, sl
 8006c4e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c52:	b293      	uxth	r3, r2
 8006c54:	fb05 a303 	mla	r3, r5, r3, sl
 8006c58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	ebab 0303 	sub.w	r3, fp, r3
 8006c62:	0c12      	lsrs	r2, r2, #16
 8006c64:	f8de b000 	ldr.w	fp, [lr]
 8006c68:	fb05 a202 	mla	r2, r5, r2, sl
 8006c6c:	fa13 f38b 	uxtah	r3, r3, fp
 8006c70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006c74:	fa1f fb82 	uxth.w	fp, r2
 8006c78:	f8de 2000 	ldr.w	r2, [lr]
 8006c7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006c80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c8a:	4581      	cmp	r9, r0
 8006c8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006c90:	f84e 3b04 	str.w	r3, [lr], #4
 8006c94:	d2db      	bcs.n	8006c4e <quorem+0x42>
 8006c96:	f856 300c 	ldr.w	r3, [r6, ip]
 8006c9a:	b933      	cbnz	r3, 8006caa <quorem+0x9e>
 8006c9c:	9b01      	ldr	r3, [sp, #4]
 8006c9e:	3b04      	subs	r3, #4
 8006ca0:	429e      	cmp	r6, r3
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	d330      	bcc.n	8006d08 <quorem+0xfc>
 8006ca6:	f8c8 4010 	str.w	r4, [r8, #16]
 8006caa:	4640      	mov	r0, r8
 8006cac:	f001 f830 	bl	8007d10 <__mcmp>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	db25      	blt.n	8006d00 <quorem+0xf4>
 8006cb4:	3501      	adds	r5, #1
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f04f 0c00 	mov.w	ip, #0
 8006cbc:	f857 2b04 	ldr.w	r2, [r7], #4
 8006cc0:	f8d0 e000 	ldr.w	lr, [r0]
 8006cc4:	b293      	uxth	r3, r2
 8006cc6:	ebac 0303 	sub.w	r3, ip, r3
 8006cca:	0c12      	lsrs	r2, r2, #16
 8006ccc:	fa13 f38e 	uxtah	r3, r3, lr
 8006cd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006cd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cde:	45b9      	cmp	r9, r7
 8006ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ce4:	f840 3b04 	str.w	r3, [r0], #4
 8006ce8:	d2e8      	bcs.n	8006cbc <quorem+0xb0>
 8006cea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006cee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006cf2:	b92a      	cbnz	r2, 8006d00 <quorem+0xf4>
 8006cf4:	3b04      	subs	r3, #4
 8006cf6:	429e      	cmp	r6, r3
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	d30b      	bcc.n	8006d14 <quorem+0x108>
 8006cfc:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d00:	4628      	mov	r0, r5
 8006d02:	b003      	add	sp, #12
 8006d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d08:	6812      	ldr	r2, [r2, #0]
 8006d0a:	3b04      	subs	r3, #4
 8006d0c:	2a00      	cmp	r2, #0
 8006d0e:	d1ca      	bne.n	8006ca6 <quorem+0x9a>
 8006d10:	3c01      	subs	r4, #1
 8006d12:	e7c5      	b.n	8006ca0 <quorem+0x94>
 8006d14:	6812      	ldr	r2, [r2, #0]
 8006d16:	3b04      	subs	r3, #4
 8006d18:	2a00      	cmp	r2, #0
 8006d1a:	d1ef      	bne.n	8006cfc <quorem+0xf0>
 8006d1c:	3c01      	subs	r4, #1
 8006d1e:	e7ea      	b.n	8006cf6 <quorem+0xea>
 8006d20:	2000      	movs	r0, #0
 8006d22:	e7ee      	b.n	8006d02 <quorem+0xf6>
 8006d24:	0000      	movs	r0, r0
	...

08006d28 <_dtoa_r>:
 8006d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2c:	ec57 6b10 	vmov	r6, r7, d0
 8006d30:	b097      	sub	sp, #92	; 0x5c
 8006d32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d34:	9106      	str	r1, [sp, #24]
 8006d36:	4604      	mov	r4, r0
 8006d38:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d3a:	9312      	str	r3, [sp, #72]	; 0x48
 8006d3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006d40:	e9cd 6700 	strd	r6, r7, [sp]
 8006d44:	b93d      	cbnz	r5, 8006d56 <_dtoa_r+0x2e>
 8006d46:	2010      	movs	r0, #16
 8006d48:	f7ff fa54 	bl	80061f4 <malloc>
 8006d4c:	6260      	str	r0, [r4, #36]	; 0x24
 8006d4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d52:	6005      	str	r5, [r0, #0]
 8006d54:	60c5      	str	r5, [r0, #12]
 8006d56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d58:	6819      	ldr	r1, [r3, #0]
 8006d5a:	b151      	cbz	r1, 8006d72 <_dtoa_r+0x4a>
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	604a      	str	r2, [r1, #4]
 8006d60:	2301      	movs	r3, #1
 8006d62:	4093      	lsls	r3, r2
 8006d64:	608b      	str	r3, [r1, #8]
 8006d66:	4620      	mov	r0, r4
 8006d68:	f000 fdf0 	bl	800794c <_Bfree>
 8006d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d6e:	2200      	movs	r2, #0
 8006d70:	601a      	str	r2, [r3, #0]
 8006d72:	1e3b      	subs	r3, r7, #0
 8006d74:	bfbb      	ittet	lt
 8006d76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d7a:	9301      	strlt	r3, [sp, #4]
 8006d7c:	2300      	movge	r3, #0
 8006d7e:	2201      	movlt	r2, #1
 8006d80:	bfac      	ite	ge
 8006d82:	f8c8 3000 	strge.w	r3, [r8]
 8006d86:	f8c8 2000 	strlt.w	r2, [r8]
 8006d8a:	4baf      	ldr	r3, [pc, #700]	; (8007048 <_dtoa_r+0x320>)
 8006d8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006d90:	ea33 0308 	bics.w	r3, r3, r8
 8006d94:	d114      	bne.n	8006dc0 <_dtoa_r+0x98>
 8006d96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d98:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	9b00      	ldr	r3, [sp, #0]
 8006da0:	b923      	cbnz	r3, 8006dac <_dtoa_r+0x84>
 8006da2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006da6:	2800      	cmp	r0, #0
 8006da8:	f000 8542 	beq.w	8007830 <_dtoa_r+0xb08>
 8006dac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006dae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800705c <_dtoa_r+0x334>
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 8544 	beq.w	8007840 <_dtoa_r+0xb18>
 8006db8:	f10b 0303 	add.w	r3, fp, #3
 8006dbc:	f000 bd3e 	b.w	800783c <_dtoa_r+0xb14>
 8006dc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	4630      	mov	r0, r6
 8006dca:	4639      	mov	r1, r7
 8006dcc:	f7f9 fe28 	bl	8000a20 <__aeabi_dcmpeq>
 8006dd0:	4681      	mov	r9, r0
 8006dd2:	b168      	cbz	r0, 8006df0 <_dtoa_r+0xc8>
 8006dd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	6013      	str	r3, [r2, #0]
 8006dda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 8524 	beq.w	800782a <_dtoa_r+0xb02>
 8006de2:	4b9a      	ldr	r3, [pc, #616]	; (800704c <_dtoa_r+0x324>)
 8006de4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006de6:	f103 3bff 	add.w	fp, r3, #4294967295
 8006dea:	6013      	str	r3, [r2, #0]
 8006dec:	f000 bd28 	b.w	8007840 <_dtoa_r+0xb18>
 8006df0:	aa14      	add	r2, sp, #80	; 0x50
 8006df2:	a915      	add	r1, sp, #84	; 0x54
 8006df4:	ec47 6b10 	vmov	d0, r6, r7
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f001 f800 	bl	8007dfe <__d2b>
 8006dfe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006e02:	9004      	str	r0, [sp, #16]
 8006e04:	2d00      	cmp	r5, #0
 8006e06:	d07c      	beq.n	8006f02 <_dtoa_r+0x1da>
 8006e08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006e0c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006e10:	46b2      	mov	sl, r6
 8006e12:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006e16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006e1a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006e1e:	2200      	movs	r2, #0
 8006e20:	4b8b      	ldr	r3, [pc, #556]	; (8007050 <_dtoa_r+0x328>)
 8006e22:	4650      	mov	r0, sl
 8006e24:	4659      	mov	r1, fp
 8006e26:	f7f9 f9db 	bl	80001e0 <__aeabi_dsub>
 8006e2a:	a381      	add	r3, pc, #516	; (adr r3, 8007030 <_dtoa_r+0x308>)
 8006e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e30:	f7f9 fb8e 	bl	8000550 <__aeabi_dmul>
 8006e34:	a380      	add	r3, pc, #512	; (adr r3, 8007038 <_dtoa_r+0x310>)
 8006e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3a:	f7f9 f9d3 	bl	80001e4 <__adddf3>
 8006e3e:	4606      	mov	r6, r0
 8006e40:	4628      	mov	r0, r5
 8006e42:	460f      	mov	r7, r1
 8006e44:	f7f9 fb1a 	bl	800047c <__aeabi_i2d>
 8006e48:	a37d      	add	r3, pc, #500	; (adr r3, 8007040 <_dtoa_r+0x318>)
 8006e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4e:	f7f9 fb7f 	bl	8000550 <__aeabi_dmul>
 8006e52:	4602      	mov	r2, r0
 8006e54:	460b      	mov	r3, r1
 8006e56:	4630      	mov	r0, r6
 8006e58:	4639      	mov	r1, r7
 8006e5a:	f7f9 f9c3 	bl	80001e4 <__adddf3>
 8006e5e:	4606      	mov	r6, r0
 8006e60:	460f      	mov	r7, r1
 8006e62:	f7f9 fe25 	bl	8000ab0 <__aeabi_d2iz>
 8006e66:	2200      	movs	r2, #0
 8006e68:	4682      	mov	sl, r0
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	4639      	mov	r1, r7
 8006e70:	f7f9 fde0 	bl	8000a34 <__aeabi_dcmplt>
 8006e74:	b148      	cbz	r0, 8006e8a <_dtoa_r+0x162>
 8006e76:	4650      	mov	r0, sl
 8006e78:	f7f9 fb00 	bl	800047c <__aeabi_i2d>
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	463b      	mov	r3, r7
 8006e80:	f7f9 fdce 	bl	8000a20 <__aeabi_dcmpeq>
 8006e84:	b908      	cbnz	r0, 8006e8a <_dtoa_r+0x162>
 8006e86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e8a:	f1ba 0f16 	cmp.w	sl, #22
 8006e8e:	d859      	bhi.n	8006f44 <_dtoa_r+0x21c>
 8006e90:	4970      	ldr	r1, [pc, #448]	; (8007054 <_dtoa_r+0x32c>)
 8006e92:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006e96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e9e:	f7f9 fde7 	bl	8000a70 <__aeabi_dcmpgt>
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	d050      	beq.n	8006f48 <_dtoa_r+0x220>
 8006ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006eaa:	2300      	movs	r3, #0
 8006eac:	930f      	str	r3, [sp, #60]	; 0x3c
 8006eae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006eb0:	1b5d      	subs	r5, r3, r5
 8006eb2:	f1b5 0801 	subs.w	r8, r5, #1
 8006eb6:	bf49      	itett	mi
 8006eb8:	f1c5 0301 	rsbmi	r3, r5, #1
 8006ebc:	2300      	movpl	r3, #0
 8006ebe:	9305      	strmi	r3, [sp, #20]
 8006ec0:	f04f 0800 	movmi.w	r8, #0
 8006ec4:	bf58      	it	pl
 8006ec6:	9305      	strpl	r3, [sp, #20]
 8006ec8:	f1ba 0f00 	cmp.w	sl, #0
 8006ecc:	db3e      	blt.n	8006f4c <_dtoa_r+0x224>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	44d0      	add	r8, sl
 8006ed2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006ed6:	9307      	str	r3, [sp, #28]
 8006ed8:	9b06      	ldr	r3, [sp, #24]
 8006eda:	2b09      	cmp	r3, #9
 8006edc:	f200 8090 	bhi.w	8007000 <_dtoa_r+0x2d8>
 8006ee0:	2b05      	cmp	r3, #5
 8006ee2:	bfc4      	itt	gt
 8006ee4:	3b04      	subgt	r3, #4
 8006ee6:	9306      	strgt	r3, [sp, #24]
 8006ee8:	9b06      	ldr	r3, [sp, #24]
 8006eea:	f1a3 0302 	sub.w	r3, r3, #2
 8006eee:	bfcc      	ite	gt
 8006ef0:	2500      	movgt	r5, #0
 8006ef2:	2501      	movle	r5, #1
 8006ef4:	2b03      	cmp	r3, #3
 8006ef6:	f200 808f 	bhi.w	8007018 <_dtoa_r+0x2f0>
 8006efa:	e8df f003 	tbb	[pc, r3]
 8006efe:	7f7d      	.short	0x7f7d
 8006f00:	7131      	.short	0x7131
 8006f02:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006f06:	441d      	add	r5, r3
 8006f08:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006f0c:	2820      	cmp	r0, #32
 8006f0e:	dd13      	ble.n	8006f38 <_dtoa_r+0x210>
 8006f10:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006f14:	9b00      	ldr	r3, [sp, #0]
 8006f16:	fa08 f800 	lsl.w	r8, r8, r0
 8006f1a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006f1e:	fa23 f000 	lsr.w	r0, r3, r0
 8006f22:	ea48 0000 	orr.w	r0, r8, r0
 8006f26:	f7f9 fa99 	bl	800045c <__aeabi_ui2d>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006f32:	3d01      	subs	r5, #1
 8006f34:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f36:	e772      	b.n	8006e1e <_dtoa_r+0xf6>
 8006f38:	9b00      	ldr	r3, [sp, #0]
 8006f3a:	f1c0 0020 	rsb	r0, r0, #32
 8006f3e:	fa03 f000 	lsl.w	r0, r3, r0
 8006f42:	e7f0      	b.n	8006f26 <_dtoa_r+0x1fe>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e7b1      	b.n	8006eac <_dtoa_r+0x184>
 8006f48:	900f      	str	r0, [sp, #60]	; 0x3c
 8006f4a:	e7b0      	b.n	8006eae <_dtoa_r+0x186>
 8006f4c:	9b05      	ldr	r3, [sp, #20]
 8006f4e:	eba3 030a 	sub.w	r3, r3, sl
 8006f52:	9305      	str	r3, [sp, #20]
 8006f54:	f1ca 0300 	rsb	r3, sl, #0
 8006f58:	9307      	str	r3, [sp, #28]
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	930e      	str	r3, [sp, #56]	; 0x38
 8006f5e:	e7bb      	b.n	8006ed8 <_dtoa_r+0x1b0>
 8006f60:	2301      	movs	r3, #1
 8006f62:	930a      	str	r3, [sp, #40]	; 0x28
 8006f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	dd59      	ble.n	800701e <_dtoa_r+0x2f6>
 8006f6a:	9302      	str	r3, [sp, #8]
 8006f6c:	4699      	mov	r9, r3
 8006f6e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f70:	2200      	movs	r2, #0
 8006f72:	6072      	str	r2, [r6, #4]
 8006f74:	2204      	movs	r2, #4
 8006f76:	f102 0014 	add.w	r0, r2, #20
 8006f7a:	4298      	cmp	r0, r3
 8006f7c:	6871      	ldr	r1, [r6, #4]
 8006f7e:	d953      	bls.n	8007028 <_dtoa_r+0x300>
 8006f80:	4620      	mov	r0, r4
 8006f82:	f000 fcaf 	bl	80078e4 <_Balloc>
 8006f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f88:	6030      	str	r0, [r6, #0]
 8006f8a:	f1b9 0f0e 	cmp.w	r9, #14
 8006f8e:	f8d3 b000 	ldr.w	fp, [r3]
 8006f92:	f200 80e6 	bhi.w	8007162 <_dtoa_r+0x43a>
 8006f96:	2d00      	cmp	r5, #0
 8006f98:	f000 80e3 	beq.w	8007162 <_dtoa_r+0x43a>
 8006f9c:	ed9d 7b00 	vldr	d7, [sp]
 8006fa0:	f1ba 0f00 	cmp.w	sl, #0
 8006fa4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006fa8:	dd74      	ble.n	8007094 <_dtoa_r+0x36c>
 8006faa:	4a2a      	ldr	r2, [pc, #168]	; (8007054 <_dtoa_r+0x32c>)
 8006fac:	f00a 030f 	and.w	r3, sl, #15
 8006fb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fb4:	ed93 7b00 	vldr	d7, [r3]
 8006fb8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006fbc:	06f0      	lsls	r0, r6, #27
 8006fbe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006fc2:	d565      	bpl.n	8007090 <_dtoa_r+0x368>
 8006fc4:	4b24      	ldr	r3, [pc, #144]	; (8007058 <_dtoa_r+0x330>)
 8006fc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006fca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fce:	f7f9 fbe9 	bl	80007a4 <__aeabi_ddiv>
 8006fd2:	e9cd 0100 	strd	r0, r1, [sp]
 8006fd6:	f006 060f 	and.w	r6, r6, #15
 8006fda:	2503      	movs	r5, #3
 8006fdc:	4f1e      	ldr	r7, [pc, #120]	; (8007058 <_dtoa_r+0x330>)
 8006fde:	e04c      	b.n	800707a <_dtoa_r+0x352>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fe4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fe6:	4453      	add	r3, sl
 8006fe8:	f103 0901 	add.w	r9, r3, #1
 8006fec:	9302      	str	r3, [sp, #8]
 8006fee:	464b      	mov	r3, r9
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	bfb8      	it	lt
 8006ff4:	2301      	movlt	r3, #1
 8006ff6:	e7ba      	b.n	8006f6e <_dtoa_r+0x246>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	e7b2      	b.n	8006f62 <_dtoa_r+0x23a>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	e7f0      	b.n	8006fe2 <_dtoa_r+0x2ba>
 8007000:	2501      	movs	r5, #1
 8007002:	2300      	movs	r3, #0
 8007004:	9306      	str	r3, [sp, #24]
 8007006:	950a      	str	r5, [sp, #40]	; 0x28
 8007008:	f04f 33ff 	mov.w	r3, #4294967295
 800700c:	9302      	str	r3, [sp, #8]
 800700e:	4699      	mov	r9, r3
 8007010:	2200      	movs	r2, #0
 8007012:	2312      	movs	r3, #18
 8007014:	920b      	str	r2, [sp, #44]	; 0x2c
 8007016:	e7aa      	b.n	8006f6e <_dtoa_r+0x246>
 8007018:	2301      	movs	r3, #1
 800701a:	930a      	str	r3, [sp, #40]	; 0x28
 800701c:	e7f4      	b.n	8007008 <_dtoa_r+0x2e0>
 800701e:	2301      	movs	r3, #1
 8007020:	9302      	str	r3, [sp, #8]
 8007022:	4699      	mov	r9, r3
 8007024:	461a      	mov	r2, r3
 8007026:	e7f5      	b.n	8007014 <_dtoa_r+0x2ec>
 8007028:	3101      	adds	r1, #1
 800702a:	6071      	str	r1, [r6, #4]
 800702c:	0052      	lsls	r2, r2, #1
 800702e:	e7a2      	b.n	8006f76 <_dtoa_r+0x24e>
 8007030:	636f4361 	.word	0x636f4361
 8007034:	3fd287a7 	.word	0x3fd287a7
 8007038:	8b60c8b3 	.word	0x8b60c8b3
 800703c:	3fc68a28 	.word	0x3fc68a28
 8007040:	509f79fb 	.word	0x509f79fb
 8007044:	3fd34413 	.word	0x3fd34413
 8007048:	7ff00000 	.word	0x7ff00000
 800704c:	080091f5 	.word	0x080091f5
 8007050:	3ff80000 	.word	0x3ff80000
 8007054:	08009238 	.word	0x08009238
 8007058:	08009210 	.word	0x08009210
 800705c:	080091ff 	.word	0x080091ff
 8007060:	07f1      	lsls	r1, r6, #31
 8007062:	d508      	bpl.n	8007076 <_dtoa_r+0x34e>
 8007064:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800706c:	f7f9 fa70 	bl	8000550 <__aeabi_dmul>
 8007070:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007074:	3501      	adds	r5, #1
 8007076:	1076      	asrs	r6, r6, #1
 8007078:	3708      	adds	r7, #8
 800707a:	2e00      	cmp	r6, #0
 800707c:	d1f0      	bne.n	8007060 <_dtoa_r+0x338>
 800707e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007082:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007086:	f7f9 fb8d 	bl	80007a4 <__aeabi_ddiv>
 800708a:	e9cd 0100 	strd	r0, r1, [sp]
 800708e:	e01a      	b.n	80070c6 <_dtoa_r+0x39e>
 8007090:	2502      	movs	r5, #2
 8007092:	e7a3      	b.n	8006fdc <_dtoa_r+0x2b4>
 8007094:	f000 80a0 	beq.w	80071d8 <_dtoa_r+0x4b0>
 8007098:	f1ca 0600 	rsb	r6, sl, #0
 800709c:	4b9f      	ldr	r3, [pc, #636]	; (800731c <_dtoa_r+0x5f4>)
 800709e:	4fa0      	ldr	r7, [pc, #640]	; (8007320 <_dtoa_r+0x5f8>)
 80070a0:	f006 020f 	and.w	r2, r6, #15
 80070a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070b0:	f7f9 fa4e 	bl	8000550 <__aeabi_dmul>
 80070b4:	e9cd 0100 	strd	r0, r1, [sp]
 80070b8:	1136      	asrs	r6, r6, #4
 80070ba:	2300      	movs	r3, #0
 80070bc:	2502      	movs	r5, #2
 80070be:	2e00      	cmp	r6, #0
 80070c0:	d17f      	bne.n	80071c2 <_dtoa_r+0x49a>
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1e1      	bne.n	800708a <_dtoa_r+0x362>
 80070c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 8087 	beq.w	80071dc <_dtoa_r+0x4b4>
 80070ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80070d2:	2200      	movs	r2, #0
 80070d4:	4b93      	ldr	r3, [pc, #588]	; (8007324 <_dtoa_r+0x5fc>)
 80070d6:	4630      	mov	r0, r6
 80070d8:	4639      	mov	r1, r7
 80070da:	f7f9 fcab 	bl	8000a34 <__aeabi_dcmplt>
 80070de:	2800      	cmp	r0, #0
 80070e0:	d07c      	beq.n	80071dc <_dtoa_r+0x4b4>
 80070e2:	f1b9 0f00 	cmp.w	r9, #0
 80070e6:	d079      	beq.n	80071dc <_dtoa_r+0x4b4>
 80070e8:	9b02      	ldr	r3, [sp, #8]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	dd35      	ble.n	800715a <_dtoa_r+0x432>
 80070ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80070f2:	9308      	str	r3, [sp, #32]
 80070f4:	4639      	mov	r1, r7
 80070f6:	2200      	movs	r2, #0
 80070f8:	4b8b      	ldr	r3, [pc, #556]	; (8007328 <_dtoa_r+0x600>)
 80070fa:	4630      	mov	r0, r6
 80070fc:	f7f9 fa28 	bl	8000550 <__aeabi_dmul>
 8007100:	e9cd 0100 	strd	r0, r1, [sp]
 8007104:	9f02      	ldr	r7, [sp, #8]
 8007106:	3501      	adds	r5, #1
 8007108:	4628      	mov	r0, r5
 800710a:	f7f9 f9b7 	bl	800047c <__aeabi_i2d>
 800710e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007112:	f7f9 fa1d 	bl	8000550 <__aeabi_dmul>
 8007116:	2200      	movs	r2, #0
 8007118:	4b84      	ldr	r3, [pc, #528]	; (800732c <_dtoa_r+0x604>)
 800711a:	f7f9 f863 	bl	80001e4 <__adddf3>
 800711e:	4605      	mov	r5, r0
 8007120:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007124:	2f00      	cmp	r7, #0
 8007126:	d15d      	bne.n	80071e4 <_dtoa_r+0x4bc>
 8007128:	2200      	movs	r2, #0
 800712a:	4b81      	ldr	r3, [pc, #516]	; (8007330 <_dtoa_r+0x608>)
 800712c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007130:	f7f9 f856 	bl	80001e0 <__aeabi_dsub>
 8007134:	462a      	mov	r2, r5
 8007136:	4633      	mov	r3, r6
 8007138:	e9cd 0100 	strd	r0, r1, [sp]
 800713c:	f7f9 fc98 	bl	8000a70 <__aeabi_dcmpgt>
 8007140:	2800      	cmp	r0, #0
 8007142:	f040 8288 	bne.w	8007656 <_dtoa_r+0x92e>
 8007146:	462a      	mov	r2, r5
 8007148:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800714c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007150:	f7f9 fc70 	bl	8000a34 <__aeabi_dcmplt>
 8007154:	2800      	cmp	r0, #0
 8007156:	f040 827c 	bne.w	8007652 <_dtoa_r+0x92a>
 800715a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800715e:	e9cd 2300 	strd	r2, r3, [sp]
 8007162:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007164:	2b00      	cmp	r3, #0
 8007166:	f2c0 8150 	blt.w	800740a <_dtoa_r+0x6e2>
 800716a:	f1ba 0f0e 	cmp.w	sl, #14
 800716e:	f300 814c 	bgt.w	800740a <_dtoa_r+0x6e2>
 8007172:	4b6a      	ldr	r3, [pc, #424]	; (800731c <_dtoa_r+0x5f4>)
 8007174:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007178:	ed93 7b00 	vldr	d7, [r3]
 800717c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800717e:	2b00      	cmp	r3, #0
 8007180:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007184:	f280 80d8 	bge.w	8007338 <_dtoa_r+0x610>
 8007188:	f1b9 0f00 	cmp.w	r9, #0
 800718c:	f300 80d4 	bgt.w	8007338 <_dtoa_r+0x610>
 8007190:	f040 825e 	bne.w	8007650 <_dtoa_r+0x928>
 8007194:	2200      	movs	r2, #0
 8007196:	4b66      	ldr	r3, [pc, #408]	; (8007330 <_dtoa_r+0x608>)
 8007198:	ec51 0b17 	vmov	r0, r1, d7
 800719c:	f7f9 f9d8 	bl	8000550 <__aeabi_dmul>
 80071a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071a4:	f7f9 fc5a 	bl	8000a5c <__aeabi_dcmpge>
 80071a8:	464f      	mov	r7, r9
 80071aa:	464e      	mov	r6, r9
 80071ac:	2800      	cmp	r0, #0
 80071ae:	f040 8234 	bne.w	800761a <_dtoa_r+0x8f2>
 80071b2:	2331      	movs	r3, #49	; 0x31
 80071b4:	f10b 0501 	add.w	r5, fp, #1
 80071b8:	f88b 3000 	strb.w	r3, [fp]
 80071bc:	f10a 0a01 	add.w	sl, sl, #1
 80071c0:	e22f      	b.n	8007622 <_dtoa_r+0x8fa>
 80071c2:	07f2      	lsls	r2, r6, #31
 80071c4:	d505      	bpl.n	80071d2 <_dtoa_r+0x4aa>
 80071c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071ca:	f7f9 f9c1 	bl	8000550 <__aeabi_dmul>
 80071ce:	3501      	adds	r5, #1
 80071d0:	2301      	movs	r3, #1
 80071d2:	1076      	asrs	r6, r6, #1
 80071d4:	3708      	adds	r7, #8
 80071d6:	e772      	b.n	80070be <_dtoa_r+0x396>
 80071d8:	2502      	movs	r5, #2
 80071da:	e774      	b.n	80070c6 <_dtoa_r+0x39e>
 80071dc:	f8cd a020 	str.w	sl, [sp, #32]
 80071e0:	464f      	mov	r7, r9
 80071e2:	e791      	b.n	8007108 <_dtoa_r+0x3e0>
 80071e4:	4b4d      	ldr	r3, [pc, #308]	; (800731c <_dtoa_r+0x5f4>)
 80071e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80071ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d047      	beq.n	8007284 <_dtoa_r+0x55c>
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	2000      	movs	r0, #0
 80071fa:	494e      	ldr	r1, [pc, #312]	; (8007334 <_dtoa_r+0x60c>)
 80071fc:	f7f9 fad2 	bl	80007a4 <__aeabi_ddiv>
 8007200:	462a      	mov	r2, r5
 8007202:	4633      	mov	r3, r6
 8007204:	f7f8 ffec 	bl	80001e0 <__aeabi_dsub>
 8007208:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800720c:	465d      	mov	r5, fp
 800720e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007212:	f7f9 fc4d 	bl	8000ab0 <__aeabi_d2iz>
 8007216:	4606      	mov	r6, r0
 8007218:	f7f9 f930 	bl	800047c <__aeabi_i2d>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007224:	f7f8 ffdc 	bl	80001e0 <__aeabi_dsub>
 8007228:	3630      	adds	r6, #48	; 0x30
 800722a:	f805 6b01 	strb.w	r6, [r5], #1
 800722e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007232:	e9cd 0100 	strd	r0, r1, [sp]
 8007236:	f7f9 fbfd 	bl	8000a34 <__aeabi_dcmplt>
 800723a:	2800      	cmp	r0, #0
 800723c:	d163      	bne.n	8007306 <_dtoa_r+0x5de>
 800723e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007242:	2000      	movs	r0, #0
 8007244:	4937      	ldr	r1, [pc, #220]	; (8007324 <_dtoa_r+0x5fc>)
 8007246:	f7f8 ffcb 	bl	80001e0 <__aeabi_dsub>
 800724a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800724e:	f7f9 fbf1 	bl	8000a34 <__aeabi_dcmplt>
 8007252:	2800      	cmp	r0, #0
 8007254:	f040 80b7 	bne.w	80073c6 <_dtoa_r+0x69e>
 8007258:	eba5 030b 	sub.w	r3, r5, fp
 800725c:	429f      	cmp	r7, r3
 800725e:	f77f af7c 	ble.w	800715a <_dtoa_r+0x432>
 8007262:	2200      	movs	r2, #0
 8007264:	4b30      	ldr	r3, [pc, #192]	; (8007328 <_dtoa_r+0x600>)
 8007266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800726a:	f7f9 f971 	bl	8000550 <__aeabi_dmul>
 800726e:	2200      	movs	r2, #0
 8007270:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007274:	4b2c      	ldr	r3, [pc, #176]	; (8007328 <_dtoa_r+0x600>)
 8007276:	e9dd 0100 	ldrd	r0, r1, [sp]
 800727a:	f7f9 f969 	bl	8000550 <__aeabi_dmul>
 800727e:	e9cd 0100 	strd	r0, r1, [sp]
 8007282:	e7c4      	b.n	800720e <_dtoa_r+0x4e6>
 8007284:	462a      	mov	r2, r5
 8007286:	4633      	mov	r3, r6
 8007288:	f7f9 f962 	bl	8000550 <__aeabi_dmul>
 800728c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007290:	eb0b 0507 	add.w	r5, fp, r7
 8007294:	465e      	mov	r6, fp
 8007296:	e9dd 0100 	ldrd	r0, r1, [sp]
 800729a:	f7f9 fc09 	bl	8000ab0 <__aeabi_d2iz>
 800729e:	4607      	mov	r7, r0
 80072a0:	f7f9 f8ec 	bl	800047c <__aeabi_i2d>
 80072a4:	3730      	adds	r7, #48	; 0x30
 80072a6:	4602      	mov	r2, r0
 80072a8:	460b      	mov	r3, r1
 80072aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072ae:	f7f8 ff97 	bl	80001e0 <__aeabi_dsub>
 80072b2:	f806 7b01 	strb.w	r7, [r6], #1
 80072b6:	42ae      	cmp	r6, r5
 80072b8:	e9cd 0100 	strd	r0, r1, [sp]
 80072bc:	f04f 0200 	mov.w	r2, #0
 80072c0:	d126      	bne.n	8007310 <_dtoa_r+0x5e8>
 80072c2:	4b1c      	ldr	r3, [pc, #112]	; (8007334 <_dtoa_r+0x60c>)
 80072c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072c8:	f7f8 ff8c 	bl	80001e4 <__adddf3>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072d4:	f7f9 fbcc 	bl	8000a70 <__aeabi_dcmpgt>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d174      	bne.n	80073c6 <_dtoa_r+0x69e>
 80072dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80072e0:	2000      	movs	r0, #0
 80072e2:	4914      	ldr	r1, [pc, #80]	; (8007334 <_dtoa_r+0x60c>)
 80072e4:	f7f8 ff7c 	bl	80001e0 <__aeabi_dsub>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072f0:	f7f9 fba0 	bl	8000a34 <__aeabi_dcmplt>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f43f af30 	beq.w	800715a <_dtoa_r+0x432>
 80072fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072fe:	2b30      	cmp	r3, #48	; 0x30
 8007300:	f105 32ff 	add.w	r2, r5, #4294967295
 8007304:	d002      	beq.n	800730c <_dtoa_r+0x5e4>
 8007306:	f8dd a020 	ldr.w	sl, [sp, #32]
 800730a:	e04a      	b.n	80073a2 <_dtoa_r+0x67a>
 800730c:	4615      	mov	r5, r2
 800730e:	e7f4      	b.n	80072fa <_dtoa_r+0x5d2>
 8007310:	4b05      	ldr	r3, [pc, #20]	; (8007328 <_dtoa_r+0x600>)
 8007312:	f7f9 f91d 	bl	8000550 <__aeabi_dmul>
 8007316:	e9cd 0100 	strd	r0, r1, [sp]
 800731a:	e7bc      	b.n	8007296 <_dtoa_r+0x56e>
 800731c:	08009238 	.word	0x08009238
 8007320:	08009210 	.word	0x08009210
 8007324:	3ff00000 	.word	0x3ff00000
 8007328:	40240000 	.word	0x40240000
 800732c:	401c0000 	.word	0x401c0000
 8007330:	40140000 	.word	0x40140000
 8007334:	3fe00000 	.word	0x3fe00000
 8007338:	e9dd 6700 	ldrd	r6, r7, [sp]
 800733c:	465d      	mov	r5, fp
 800733e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007342:	4630      	mov	r0, r6
 8007344:	4639      	mov	r1, r7
 8007346:	f7f9 fa2d 	bl	80007a4 <__aeabi_ddiv>
 800734a:	f7f9 fbb1 	bl	8000ab0 <__aeabi_d2iz>
 800734e:	4680      	mov	r8, r0
 8007350:	f7f9 f894 	bl	800047c <__aeabi_i2d>
 8007354:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007358:	f7f9 f8fa 	bl	8000550 <__aeabi_dmul>
 800735c:	4602      	mov	r2, r0
 800735e:	460b      	mov	r3, r1
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007368:	f7f8 ff3a 	bl	80001e0 <__aeabi_dsub>
 800736c:	f805 6b01 	strb.w	r6, [r5], #1
 8007370:	eba5 060b 	sub.w	r6, r5, fp
 8007374:	45b1      	cmp	r9, r6
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	d139      	bne.n	80073f0 <_dtoa_r+0x6c8>
 800737c:	f7f8 ff32 	bl	80001e4 <__adddf3>
 8007380:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007384:	4606      	mov	r6, r0
 8007386:	460f      	mov	r7, r1
 8007388:	f7f9 fb72 	bl	8000a70 <__aeabi_dcmpgt>
 800738c:	b9c8      	cbnz	r0, 80073c2 <_dtoa_r+0x69a>
 800738e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007392:	4630      	mov	r0, r6
 8007394:	4639      	mov	r1, r7
 8007396:	f7f9 fb43 	bl	8000a20 <__aeabi_dcmpeq>
 800739a:	b110      	cbz	r0, 80073a2 <_dtoa_r+0x67a>
 800739c:	f018 0f01 	tst.w	r8, #1
 80073a0:	d10f      	bne.n	80073c2 <_dtoa_r+0x69a>
 80073a2:	9904      	ldr	r1, [sp, #16]
 80073a4:	4620      	mov	r0, r4
 80073a6:	f000 fad1 	bl	800794c <_Bfree>
 80073aa:	2300      	movs	r3, #0
 80073ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073ae:	702b      	strb	r3, [r5, #0]
 80073b0:	f10a 0301 	add.w	r3, sl, #1
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f000 8241 	beq.w	8007840 <_dtoa_r+0xb18>
 80073be:	601d      	str	r5, [r3, #0]
 80073c0:	e23e      	b.n	8007840 <_dtoa_r+0xb18>
 80073c2:	f8cd a020 	str.w	sl, [sp, #32]
 80073c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80073ca:	2a39      	cmp	r2, #57	; 0x39
 80073cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80073d0:	d108      	bne.n	80073e4 <_dtoa_r+0x6bc>
 80073d2:	459b      	cmp	fp, r3
 80073d4:	d10a      	bne.n	80073ec <_dtoa_r+0x6c4>
 80073d6:	9b08      	ldr	r3, [sp, #32]
 80073d8:	3301      	adds	r3, #1
 80073da:	9308      	str	r3, [sp, #32]
 80073dc:	2330      	movs	r3, #48	; 0x30
 80073de:	f88b 3000 	strb.w	r3, [fp]
 80073e2:	465b      	mov	r3, fp
 80073e4:	781a      	ldrb	r2, [r3, #0]
 80073e6:	3201      	adds	r2, #1
 80073e8:	701a      	strb	r2, [r3, #0]
 80073ea:	e78c      	b.n	8007306 <_dtoa_r+0x5de>
 80073ec:	461d      	mov	r5, r3
 80073ee:	e7ea      	b.n	80073c6 <_dtoa_r+0x69e>
 80073f0:	2200      	movs	r2, #0
 80073f2:	4b9b      	ldr	r3, [pc, #620]	; (8007660 <_dtoa_r+0x938>)
 80073f4:	f7f9 f8ac 	bl	8000550 <__aeabi_dmul>
 80073f8:	2200      	movs	r2, #0
 80073fa:	2300      	movs	r3, #0
 80073fc:	4606      	mov	r6, r0
 80073fe:	460f      	mov	r7, r1
 8007400:	f7f9 fb0e 	bl	8000a20 <__aeabi_dcmpeq>
 8007404:	2800      	cmp	r0, #0
 8007406:	d09a      	beq.n	800733e <_dtoa_r+0x616>
 8007408:	e7cb      	b.n	80073a2 <_dtoa_r+0x67a>
 800740a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800740c:	2a00      	cmp	r2, #0
 800740e:	f000 808b 	beq.w	8007528 <_dtoa_r+0x800>
 8007412:	9a06      	ldr	r2, [sp, #24]
 8007414:	2a01      	cmp	r2, #1
 8007416:	dc6e      	bgt.n	80074f6 <_dtoa_r+0x7ce>
 8007418:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800741a:	2a00      	cmp	r2, #0
 800741c:	d067      	beq.n	80074ee <_dtoa_r+0x7c6>
 800741e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007422:	9f07      	ldr	r7, [sp, #28]
 8007424:	9d05      	ldr	r5, [sp, #20]
 8007426:	9a05      	ldr	r2, [sp, #20]
 8007428:	2101      	movs	r1, #1
 800742a:	441a      	add	r2, r3
 800742c:	4620      	mov	r0, r4
 800742e:	9205      	str	r2, [sp, #20]
 8007430:	4498      	add	r8, r3
 8007432:	f000 fb2b 	bl	8007a8c <__i2b>
 8007436:	4606      	mov	r6, r0
 8007438:	2d00      	cmp	r5, #0
 800743a:	dd0c      	ble.n	8007456 <_dtoa_r+0x72e>
 800743c:	f1b8 0f00 	cmp.w	r8, #0
 8007440:	dd09      	ble.n	8007456 <_dtoa_r+0x72e>
 8007442:	4545      	cmp	r5, r8
 8007444:	9a05      	ldr	r2, [sp, #20]
 8007446:	462b      	mov	r3, r5
 8007448:	bfa8      	it	ge
 800744a:	4643      	movge	r3, r8
 800744c:	1ad2      	subs	r2, r2, r3
 800744e:	9205      	str	r2, [sp, #20]
 8007450:	1aed      	subs	r5, r5, r3
 8007452:	eba8 0803 	sub.w	r8, r8, r3
 8007456:	9b07      	ldr	r3, [sp, #28]
 8007458:	b1eb      	cbz	r3, 8007496 <_dtoa_r+0x76e>
 800745a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800745c:	2b00      	cmp	r3, #0
 800745e:	d067      	beq.n	8007530 <_dtoa_r+0x808>
 8007460:	b18f      	cbz	r7, 8007486 <_dtoa_r+0x75e>
 8007462:	4631      	mov	r1, r6
 8007464:	463a      	mov	r2, r7
 8007466:	4620      	mov	r0, r4
 8007468:	f000 fbb0 	bl	8007bcc <__pow5mult>
 800746c:	9a04      	ldr	r2, [sp, #16]
 800746e:	4601      	mov	r1, r0
 8007470:	4606      	mov	r6, r0
 8007472:	4620      	mov	r0, r4
 8007474:	f000 fb13 	bl	8007a9e <__multiply>
 8007478:	9904      	ldr	r1, [sp, #16]
 800747a:	9008      	str	r0, [sp, #32]
 800747c:	4620      	mov	r0, r4
 800747e:	f000 fa65 	bl	800794c <_Bfree>
 8007482:	9b08      	ldr	r3, [sp, #32]
 8007484:	9304      	str	r3, [sp, #16]
 8007486:	9b07      	ldr	r3, [sp, #28]
 8007488:	1bda      	subs	r2, r3, r7
 800748a:	d004      	beq.n	8007496 <_dtoa_r+0x76e>
 800748c:	9904      	ldr	r1, [sp, #16]
 800748e:	4620      	mov	r0, r4
 8007490:	f000 fb9c 	bl	8007bcc <__pow5mult>
 8007494:	9004      	str	r0, [sp, #16]
 8007496:	2101      	movs	r1, #1
 8007498:	4620      	mov	r0, r4
 800749a:	f000 faf7 	bl	8007a8c <__i2b>
 800749e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074a0:	4607      	mov	r7, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 81d0 	beq.w	8007848 <_dtoa_r+0xb20>
 80074a8:	461a      	mov	r2, r3
 80074aa:	4601      	mov	r1, r0
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 fb8d 	bl	8007bcc <__pow5mult>
 80074b2:	9b06      	ldr	r3, [sp, #24]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	4607      	mov	r7, r0
 80074b8:	dc40      	bgt.n	800753c <_dtoa_r+0x814>
 80074ba:	9b00      	ldr	r3, [sp, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d139      	bne.n	8007534 <_dtoa_r+0x80c>
 80074c0:	9b01      	ldr	r3, [sp, #4]
 80074c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d136      	bne.n	8007538 <_dtoa_r+0x810>
 80074ca:	9b01      	ldr	r3, [sp, #4]
 80074cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074d0:	0d1b      	lsrs	r3, r3, #20
 80074d2:	051b      	lsls	r3, r3, #20
 80074d4:	b12b      	cbz	r3, 80074e2 <_dtoa_r+0x7ba>
 80074d6:	9b05      	ldr	r3, [sp, #20]
 80074d8:	3301      	adds	r3, #1
 80074da:	9305      	str	r3, [sp, #20]
 80074dc:	f108 0801 	add.w	r8, r8, #1
 80074e0:	2301      	movs	r3, #1
 80074e2:	9307      	str	r3, [sp, #28]
 80074e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d12a      	bne.n	8007540 <_dtoa_r+0x818>
 80074ea:	2001      	movs	r0, #1
 80074ec:	e030      	b.n	8007550 <_dtoa_r+0x828>
 80074ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80074f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074f4:	e795      	b.n	8007422 <_dtoa_r+0x6fa>
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80074fc:	42bb      	cmp	r3, r7
 80074fe:	bfbf      	itttt	lt
 8007500:	9b07      	ldrlt	r3, [sp, #28]
 8007502:	9707      	strlt	r7, [sp, #28]
 8007504:	1afa      	sublt	r2, r7, r3
 8007506:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007508:	bfbb      	ittet	lt
 800750a:	189b      	addlt	r3, r3, r2
 800750c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800750e:	1bdf      	subge	r7, r3, r7
 8007510:	2700      	movlt	r7, #0
 8007512:	f1b9 0f00 	cmp.w	r9, #0
 8007516:	bfb5      	itete	lt
 8007518:	9b05      	ldrlt	r3, [sp, #20]
 800751a:	9d05      	ldrge	r5, [sp, #20]
 800751c:	eba3 0509 	sublt.w	r5, r3, r9
 8007520:	464b      	movge	r3, r9
 8007522:	bfb8      	it	lt
 8007524:	2300      	movlt	r3, #0
 8007526:	e77e      	b.n	8007426 <_dtoa_r+0x6fe>
 8007528:	9f07      	ldr	r7, [sp, #28]
 800752a:	9d05      	ldr	r5, [sp, #20]
 800752c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800752e:	e783      	b.n	8007438 <_dtoa_r+0x710>
 8007530:	9a07      	ldr	r2, [sp, #28]
 8007532:	e7ab      	b.n	800748c <_dtoa_r+0x764>
 8007534:	2300      	movs	r3, #0
 8007536:	e7d4      	b.n	80074e2 <_dtoa_r+0x7ba>
 8007538:	9b00      	ldr	r3, [sp, #0]
 800753a:	e7d2      	b.n	80074e2 <_dtoa_r+0x7ba>
 800753c:	2300      	movs	r3, #0
 800753e:	9307      	str	r3, [sp, #28]
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007546:	6918      	ldr	r0, [r3, #16]
 8007548:	f000 fa52 	bl	80079f0 <__hi0bits>
 800754c:	f1c0 0020 	rsb	r0, r0, #32
 8007550:	4440      	add	r0, r8
 8007552:	f010 001f 	ands.w	r0, r0, #31
 8007556:	d047      	beq.n	80075e8 <_dtoa_r+0x8c0>
 8007558:	f1c0 0320 	rsb	r3, r0, #32
 800755c:	2b04      	cmp	r3, #4
 800755e:	dd3b      	ble.n	80075d8 <_dtoa_r+0x8b0>
 8007560:	9b05      	ldr	r3, [sp, #20]
 8007562:	f1c0 001c 	rsb	r0, r0, #28
 8007566:	4403      	add	r3, r0
 8007568:	9305      	str	r3, [sp, #20]
 800756a:	4405      	add	r5, r0
 800756c:	4480      	add	r8, r0
 800756e:	9b05      	ldr	r3, [sp, #20]
 8007570:	2b00      	cmp	r3, #0
 8007572:	dd05      	ble.n	8007580 <_dtoa_r+0x858>
 8007574:	461a      	mov	r2, r3
 8007576:	9904      	ldr	r1, [sp, #16]
 8007578:	4620      	mov	r0, r4
 800757a:	f000 fb75 	bl	8007c68 <__lshift>
 800757e:	9004      	str	r0, [sp, #16]
 8007580:	f1b8 0f00 	cmp.w	r8, #0
 8007584:	dd05      	ble.n	8007592 <_dtoa_r+0x86a>
 8007586:	4639      	mov	r1, r7
 8007588:	4642      	mov	r2, r8
 800758a:	4620      	mov	r0, r4
 800758c:	f000 fb6c 	bl	8007c68 <__lshift>
 8007590:	4607      	mov	r7, r0
 8007592:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007594:	b353      	cbz	r3, 80075ec <_dtoa_r+0x8c4>
 8007596:	4639      	mov	r1, r7
 8007598:	9804      	ldr	r0, [sp, #16]
 800759a:	f000 fbb9 	bl	8007d10 <__mcmp>
 800759e:	2800      	cmp	r0, #0
 80075a0:	da24      	bge.n	80075ec <_dtoa_r+0x8c4>
 80075a2:	2300      	movs	r3, #0
 80075a4:	220a      	movs	r2, #10
 80075a6:	9904      	ldr	r1, [sp, #16]
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 f9e6 	bl	800797a <__multadd>
 80075ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075b0:	9004      	str	r0, [sp, #16]
 80075b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f000 814d 	beq.w	8007856 <_dtoa_r+0xb2e>
 80075bc:	2300      	movs	r3, #0
 80075be:	4631      	mov	r1, r6
 80075c0:	220a      	movs	r2, #10
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 f9d9 	bl	800797a <__multadd>
 80075c8:	9b02      	ldr	r3, [sp, #8]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	4606      	mov	r6, r0
 80075ce:	dc4f      	bgt.n	8007670 <_dtoa_r+0x948>
 80075d0:	9b06      	ldr	r3, [sp, #24]
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	dd4c      	ble.n	8007670 <_dtoa_r+0x948>
 80075d6:	e011      	b.n	80075fc <_dtoa_r+0x8d4>
 80075d8:	d0c9      	beq.n	800756e <_dtoa_r+0x846>
 80075da:	9a05      	ldr	r2, [sp, #20]
 80075dc:	331c      	adds	r3, #28
 80075de:	441a      	add	r2, r3
 80075e0:	9205      	str	r2, [sp, #20]
 80075e2:	441d      	add	r5, r3
 80075e4:	4498      	add	r8, r3
 80075e6:	e7c2      	b.n	800756e <_dtoa_r+0x846>
 80075e8:	4603      	mov	r3, r0
 80075ea:	e7f6      	b.n	80075da <_dtoa_r+0x8b2>
 80075ec:	f1b9 0f00 	cmp.w	r9, #0
 80075f0:	dc38      	bgt.n	8007664 <_dtoa_r+0x93c>
 80075f2:	9b06      	ldr	r3, [sp, #24]
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	dd35      	ble.n	8007664 <_dtoa_r+0x93c>
 80075f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80075fc:	9b02      	ldr	r3, [sp, #8]
 80075fe:	b963      	cbnz	r3, 800761a <_dtoa_r+0x8f2>
 8007600:	4639      	mov	r1, r7
 8007602:	2205      	movs	r2, #5
 8007604:	4620      	mov	r0, r4
 8007606:	f000 f9b8 	bl	800797a <__multadd>
 800760a:	4601      	mov	r1, r0
 800760c:	4607      	mov	r7, r0
 800760e:	9804      	ldr	r0, [sp, #16]
 8007610:	f000 fb7e 	bl	8007d10 <__mcmp>
 8007614:	2800      	cmp	r0, #0
 8007616:	f73f adcc 	bgt.w	80071b2 <_dtoa_r+0x48a>
 800761a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800761c:	465d      	mov	r5, fp
 800761e:	ea6f 0a03 	mvn.w	sl, r3
 8007622:	f04f 0900 	mov.w	r9, #0
 8007626:	4639      	mov	r1, r7
 8007628:	4620      	mov	r0, r4
 800762a:	f000 f98f 	bl	800794c <_Bfree>
 800762e:	2e00      	cmp	r6, #0
 8007630:	f43f aeb7 	beq.w	80073a2 <_dtoa_r+0x67a>
 8007634:	f1b9 0f00 	cmp.w	r9, #0
 8007638:	d005      	beq.n	8007646 <_dtoa_r+0x91e>
 800763a:	45b1      	cmp	r9, r6
 800763c:	d003      	beq.n	8007646 <_dtoa_r+0x91e>
 800763e:	4649      	mov	r1, r9
 8007640:	4620      	mov	r0, r4
 8007642:	f000 f983 	bl	800794c <_Bfree>
 8007646:	4631      	mov	r1, r6
 8007648:	4620      	mov	r0, r4
 800764a:	f000 f97f 	bl	800794c <_Bfree>
 800764e:	e6a8      	b.n	80073a2 <_dtoa_r+0x67a>
 8007650:	2700      	movs	r7, #0
 8007652:	463e      	mov	r6, r7
 8007654:	e7e1      	b.n	800761a <_dtoa_r+0x8f2>
 8007656:	f8dd a020 	ldr.w	sl, [sp, #32]
 800765a:	463e      	mov	r6, r7
 800765c:	e5a9      	b.n	80071b2 <_dtoa_r+0x48a>
 800765e:	bf00      	nop
 8007660:	40240000 	.word	0x40240000
 8007664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007666:	f8cd 9008 	str.w	r9, [sp, #8]
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 80fa 	beq.w	8007864 <_dtoa_r+0xb3c>
 8007670:	2d00      	cmp	r5, #0
 8007672:	dd05      	ble.n	8007680 <_dtoa_r+0x958>
 8007674:	4631      	mov	r1, r6
 8007676:	462a      	mov	r2, r5
 8007678:	4620      	mov	r0, r4
 800767a:	f000 faf5 	bl	8007c68 <__lshift>
 800767e:	4606      	mov	r6, r0
 8007680:	9b07      	ldr	r3, [sp, #28]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d04c      	beq.n	8007720 <_dtoa_r+0x9f8>
 8007686:	6871      	ldr	r1, [r6, #4]
 8007688:	4620      	mov	r0, r4
 800768a:	f000 f92b 	bl	80078e4 <_Balloc>
 800768e:	6932      	ldr	r2, [r6, #16]
 8007690:	3202      	adds	r2, #2
 8007692:	4605      	mov	r5, r0
 8007694:	0092      	lsls	r2, r2, #2
 8007696:	f106 010c 	add.w	r1, r6, #12
 800769a:	300c      	adds	r0, #12
 800769c:	f7fe fdba 	bl	8006214 <memcpy>
 80076a0:	2201      	movs	r2, #1
 80076a2:	4629      	mov	r1, r5
 80076a4:	4620      	mov	r0, r4
 80076a6:	f000 fadf 	bl	8007c68 <__lshift>
 80076aa:	9b00      	ldr	r3, [sp, #0]
 80076ac:	f8cd b014 	str.w	fp, [sp, #20]
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	46b1      	mov	r9, r6
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	4606      	mov	r6, r0
 80076ba:	4639      	mov	r1, r7
 80076bc:	9804      	ldr	r0, [sp, #16]
 80076be:	f7ff faa5 	bl	8006c0c <quorem>
 80076c2:	4649      	mov	r1, r9
 80076c4:	4605      	mov	r5, r0
 80076c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80076ca:	9804      	ldr	r0, [sp, #16]
 80076cc:	f000 fb20 	bl	8007d10 <__mcmp>
 80076d0:	4632      	mov	r2, r6
 80076d2:	9000      	str	r0, [sp, #0]
 80076d4:	4639      	mov	r1, r7
 80076d6:	4620      	mov	r0, r4
 80076d8:	f000 fb34 	bl	8007d44 <__mdiff>
 80076dc:	68c3      	ldr	r3, [r0, #12]
 80076de:	4602      	mov	r2, r0
 80076e0:	bb03      	cbnz	r3, 8007724 <_dtoa_r+0x9fc>
 80076e2:	4601      	mov	r1, r0
 80076e4:	9008      	str	r0, [sp, #32]
 80076e6:	9804      	ldr	r0, [sp, #16]
 80076e8:	f000 fb12 	bl	8007d10 <__mcmp>
 80076ec:	9a08      	ldr	r2, [sp, #32]
 80076ee:	4603      	mov	r3, r0
 80076f0:	4611      	mov	r1, r2
 80076f2:	4620      	mov	r0, r4
 80076f4:	9308      	str	r3, [sp, #32]
 80076f6:	f000 f929 	bl	800794c <_Bfree>
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	b9a3      	cbnz	r3, 8007728 <_dtoa_r+0xa00>
 80076fe:	9a06      	ldr	r2, [sp, #24]
 8007700:	b992      	cbnz	r2, 8007728 <_dtoa_r+0xa00>
 8007702:	9a07      	ldr	r2, [sp, #28]
 8007704:	b982      	cbnz	r2, 8007728 <_dtoa_r+0xa00>
 8007706:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800770a:	d029      	beq.n	8007760 <_dtoa_r+0xa38>
 800770c:	9b00      	ldr	r3, [sp, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	dd01      	ble.n	8007716 <_dtoa_r+0x9ee>
 8007712:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007716:	9b05      	ldr	r3, [sp, #20]
 8007718:	1c5d      	adds	r5, r3, #1
 800771a:	f883 8000 	strb.w	r8, [r3]
 800771e:	e782      	b.n	8007626 <_dtoa_r+0x8fe>
 8007720:	4630      	mov	r0, r6
 8007722:	e7c2      	b.n	80076aa <_dtoa_r+0x982>
 8007724:	2301      	movs	r3, #1
 8007726:	e7e3      	b.n	80076f0 <_dtoa_r+0x9c8>
 8007728:	9a00      	ldr	r2, [sp, #0]
 800772a:	2a00      	cmp	r2, #0
 800772c:	db04      	blt.n	8007738 <_dtoa_r+0xa10>
 800772e:	d125      	bne.n	800777c <_dtoa_r+0xa54>
 8007730:	9a06      	ldr	r2, [sp, #24]
 8007732:	bb1a      	cbnz	r2, 800777c <_dtoa_r+0xa54>
 8007734:	9a07      	ldr	r2, [sp, #28]
 8007736:	bb0a      	cbnz	r2, 800777c <_dtoa_r+0xa54>
 8007738:	2b00      	cmp	r3, #0
 800773a:	ddec      	ble.n	8007716 <_dtoa_r+0x9ee>
 800773c:	2201      	movs	r2, #1
 800773e:	9904      	ldr	r1, [sp, #16]
 8007740:	4620      	mov	r0, r4
 8007742:	f000 fa91 	bl	8007c68 <__lshift>
 8007746:	4639      	mov	r1, r7
 8007748:	9004      	str	r0, [sp, #16]
 800774a:	f000 fae1 	bl	8007d10 <__mcmp>
 800774e:	2800      	cmp	r0, #0
 8007750:	dc03      	bgt.n	800775a <_dtoa_r+0xa32>
 8007752:	d1e0      	bne.n	8007716 <_dtoa_r+0x9ee>
 8007754:	f018 0f01 	tst.w	r8, #1
 8007758:	d0dd      	beq.n	8007716 <_dtoa_r+0x9ee>
 800775a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800775e:	d1d8      	bne.n	8007712 <_dtoa_r+0x9ea>
 8007760:	9b05      	ldr	r3, [sp, #20]
 8007762:	9a05      	ldr	r2, [sp, #20]
 8007764:	1c5d      	adds	r5, r3, #1
 8007766:	2339      	movs	r3, #57	; 0x39
 8007768:	7013      	strb	r3, [r2, #0]
 800776a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800776e:	2b39      	cmp	r3, #57	; 0x39
 8007770:	f105 32ff 	add.w	r2, r5, #4294967295
 8007774:	d04f      	beq.n	8007816 <_dtoa_r+0xaee>
 8007776:	3301      	adds	r3, #1
 8007778:	7013      	strb	r3, [r2, #0]
 800777a:	e754      	b.n	8007626 <_dtoa_r+0x8fe>
 800777c:	9a05      	ldr	r2, [sp, #20]
 800777e:	2b00      	cmp	r3, #0
 8007780:	f102 0501 	add.w	r5, r2, #1
 8007784:	dd06      	ble.n	8007794 <_dtoa_r+0xa6c>
 8007786:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800778a:	d0e9      	beq.n	8007760 <_dtoa_r+0xa38>
 800778c:	f108 0801 	add.w	r8, r8, #1
 8007790:	9b05      	ldr	r3, [sp, #20]
 8007792:	e7c2      	b.n	800771a <_dtoa_r+0x9f2>
 8007794:	9a02      	ldr	r2, [sp, #8]
 8007796:	f805 8c01 	strb.w	r8, [r5, #-1]
 800779a:	eba5 030b 	sub.w	r3, r5, fp
 800779e:	4293      	cmp	r3, r2
 80077a0:	d021      	beq.n	80077e6 <_dtoa_r+0xabe>
 80077a2:	2300      	movs	r3, #0
 80077a4:	220a      	movs	r2, #10
 80077a6:	9904      	ldr	r1, [sp, #16]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 f8e6 	bl	800797a <__multadd>
 80077ae:	45b1      	cmp	r9, r6
 80077b0:	9004      	str	r0, [sp, #16]
 80077b2:	f04f 0300 	mov.w	r3, #0
 80077b6:	f04f 020a 	mov.w	r2, #10
 80077ba:	4649      	mov	r1, r9
 80077bc:	4620      	mov	r0, r4
 80077be:	d105      	bne.n	80077cc <_dtoa_r+0xaa4>
 80077c0:	f000 f8db 	bl	800797a <__multadd>
 80077c4:	4681      	mov	r9, r0
 80077c6:	4606      	mov	r6, r0
 80077c8:	9505      	str	r5, [sp, #20]
 80077ca:	e776      	b.n	80076ba <_dtoa_r+0x992>
 80077cc:	f000 f8d5 	bl	800797a <__multadd>
 80077d0:	4631      	mov	r1, r6
 80077d2:	4681      	mov	r9, r0
 80077d4:	2300      	movs	r3, #0
 80077d6:	220a      	movs	r2, #10
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 f8ce 	bl	800797a <__multadd>
 80077de:	4606      	mov	r6, r0
 80077e0:	e7f2      	b.n	80077c8 <_dtoa_r+0xaa0>
 80077e2:	f04f 0900 	mov.w	r9, #0
 80077e6:	2201      	movs	r2, #1
 80077e8:	9904      	ldr	r1, [sp, #16]
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 fa3c 	bl	8007c68 <__lshift>
 80077f0:	4639      	mov	r1, r7
 80077f2:	9004      	str	r0, [sp, #16]
 80077f4:	f000 fa8c 	bl	8007d10 <__mcmp>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	dcb6      	bgt.n	800776a <_dtoa_r+0xa42>
 80077fc:	d102      	bne.n	8007804 <_dtoa_r+0xadc>
 80077fe:	f018 0f01 	tst.w	r8, #1
 8007802:	d1b2      	bne.n	800776a <_dtoa_r+0xa42>
 8007804:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007808:	2b30      	cmp	r3, #48	; 0x30
 800780a:	f105 32ff 	add.w	r2, r5, #4294967295
 800780e:	f47f af0a 	bne.w	8007626 <_dtoa_r+0x8fe>
 8007812:	4615      	mov	r5, r2
 8007814:	e7f6      	b.n	8007804 <_dtoa_r+0xadc>
 8007816:	4593      	cmp	fp, r2
 8007818:	d105      	bne.n	8007826 <_dtoa_r+0xafe>
 800781a:	2331      	movs	r3, #49	; 0x31
 800781c:	f10a 0a01 	add.w	sl, sl, #1
 8007820:	f88b 3000 	strb.w	r3, [fp]
 8007824:	e6ff      	b.n	8007626 <_dtoa_r+0x8fe>
 8007826:	4615      	mov	r5, r2
 8007828:	e79f      	b.n	800776a <_dtoa_r+0xa42>
 800782a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007890 <_dtoa_r+0xb68>
 800782e:	e007      	b.n	8007840 <_dtoa_r+0xb18>
 8007830:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007832:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007894 <_dtoa_r+0xb6c>
 8007836:	b11b      	cbz	r3, 8007840 <_dtoa_r+0xb18>
 8007838:	f10b 0308 	add.w	r3, fp, #8
 800783c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800783e:	6013      	str	r3, [r2, #0]
 8007840:	4658      	mov	r0, fp
 8007842:	b017      	add	sp, #92	; 0x5c
 8007844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007848:	9b06      	ldr	r3, [sp, #24]
 800784a:	2b01      	cmp	r3, #1
 800784c:	f77f ae35 	ble.w	80074ba <_dtoa_r+0x792>
 8007850:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007852:	9307      	str	r3, [sp, #28]
 8007854:	e649      	b.n	80074ea <_dtoa_r+0x7c2>
 8007856:	9b02      	ldr	r3, [sp, #8]
 8007858:	2b00      	cmp	r3, #0
 800785a:	dc03      	bgt.n	8007864 <_dtoa_r+0xb3c>
 800785c:	9b06      	ldr	r3, [sp, #24]
 800785e:	2b02      	cmp	r3, #2
 8007860:	f73f aecc 	bgt.w	80075fc <_dtoa_r+0x8d4>
 8007864:	465d      	mov	r5, fp
 8007866:	4639      	mov	r1, r7
 8007868:	9804      	ldr	r0, [sp, #16]
 800786a:	f7ff f9cf 	bl	8006c0c <quorem>
 800786e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007872:	f805 8b01 	strb.w	r8, [r5], #1
 8007876:	9a02      	ldr	r2, [sp, #8]
 8007878:	eba5 030b 	sub.w	r3, r5, fp
 800787c:	429a      	cmp	r2, r3
 800787e:	ddb0      	ble.n	80077e2 <_dtoa_r+0xaba>
 8007880:	2300      	movs	r3, #0
 8007882:	220a      	movs	r2, #10
 8007884:	9904      	ldr	r1, [sp, #16]
 8007886:	4620      	mov	r0, r4
 8007888:	f000 f877 	bl	800797a <__multadd>
 800788c:	9004      	str	r0, [sp, #16]
 800788e:	e7ea      	b.n	8007866 <_dtoa_r+0xb3e>
 8007890:	080091f4 	.word	0x080091f4
 8007894:	080091f6 	.word	0x080091f6

08007898 <__locale_ctype_ptr_l>:
 8007898:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800789c:	4770      	bx	lr
	...

080078a0 <_localeconv_r>:
 80078a0:	4b04      	ldr	r3, [pc, #16]	; (80078b4 <_localeconv_r+0x14>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6a18      	ldr	r0, [r3, #32]
 80078a6:	4b04      	ldr	r3, [pc, #16]	; (80078b8 <_localeconv_r+0x18>)
 80078a8:	2800      	cmp	r0, #0
 80078aa:	bf08      	it	eq
 80078ac:	4618      	moveq	r0, r3
 80078ae:	30f0      	adds	r0, #240	; 0xf0
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	2000000c 	.word	0x2000000c
 80078b8:	20000070 	.word	0x20000070

080078bc <__ascii_mbtowc>:
 80078bc:	b082      	sub	sp, #8
 80078be:	b901      	cbnz	r1, 80078c2 <__ascii_mbtowc+0x6>
 80078c0:	a901      	add	r1, sp, #4
 80078c2:	b142      	cbz	r2, 80078d6 <__ascii_mbtowc+0x1a>
 80078c4:	b14b      	cbz	r3, 80078da <__ascii_mbtowc+0x1e>
 80078c6:	7813      	ldrb	r3, [r2, #0]
 80078c8:	600b      	str	r3, [r1, #0]
 80078ca:	7812      	ldrb	r2, [r2, #0]
 80078cc:	1c10      	adds	r0, r2, #0
 80078ce:	bf18      	it	ne
 80078d0:	2001      	movne	r0, #1
 80078d2:	b002      	add	sp, #8
 80078d4:	4770      	bx	lr
 80078d6:	4610      	mov	r0, r2
 80078d8:	e7fb      	b.n	80078d2 <__ascii_mbtowc+0x16>
 80078da:	f06f 0001 	mvn.w	r0, #1
 80078de:	e7f8      	b.n	80078d2 <__ascii_mbtowc+0x16>

080078e0 <__malloc_lock>:
 80078e0:	4770      	bx	lr

080078e2 <__malloc_unlock>:
 80078e2:	4770      	bx	lr

080078e4 <_Balloc>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078e8:	4604      	mov	r4, r0
 80078ea:	460e      	mov	r6, r1
 80078ec:	b93d      	cbnz	r5, 80078fe <_Balloc+0x1a>
 80078ee:	2010      	movs	r0, #16
 80078f0:	f7fe fc80 	bl	80061f4 <malloc>
 80078f4:	6260      	str	r0, [r4, #36]	; 0x24
 80078f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078fa:	6005      	str	r5, [r0, #0]
 80078fc:	60c5      	str	r5, [r0, #12]
 80078fe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007900:	68eb      	ldr	r3, [r5, #12]
 8007902:	b183      	cbz	r3, 8007926 <_Balloc+0x42>
 8007904:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800790c:	b9b8      	cbnz	r0, 800793e <_Balloc+0x5a>
 800790e:	2101      	movs	r1, #1
 8007910:	fa01 f506 	lsl.w	r5, r1, r6
 8007914:	1d6a      	adds	r2, r5, #5
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	4620      	mov	r0, r4
 800791a:	f000 fabf 	bl	8007e9c <_calloc_r>
 800791e:	b160      	cbz	r0, 800793a <_Balloc+0x56>
 8007920:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007924:	e00e      	b.n	8007944 <_Balloc+0x60>
 8007926:	2221      	movs	r2, #33	; 0x21
 8007928:	2104      	movs	r1, #4
 800792a:	4620      	mov	r0, r4
 800792c:	f000 fab6 	bl	8007e9c <_calloc_r>
 8007930:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007932:	60e8      	str	r0, [r5, #12]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e4      	bne.n	8007904 <_Balloc+0x20>
 800793a:	2000      	movs	r0, #0
 800793c:	bd70      	pop	{r4, r5, r6, pc}
 800793e:	6802      	ldr	r2, [r0, #0]
 8007940:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007944:	2300      	movs	r3, #0
 8007946:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800794a:	e7f7      	b.n	800793c <_Balloc+0x58>

0800794c <_Bfree>:
 800794c:	b570      	push	{r4, r5, r6, lr}
 800794e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007950:	4606      	mov	r6, r0
 8007952:	460d      	mov	r5, r1
 8007954:	b93c      	cbnz	r4, 8007966 <_Bfree+0x1a>
 8007956:	2010      	movs	r0, #16
 8007958:	f7fe fc4c 	bl	80061f4 <malloc>
 800795c:	6270      	str	r0, [r6, #36]	; 0x24
 800795e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007962:	6004      	str	r4, [r0, #0]
 8007964:	60c4      	str	r4, [r0, #12]
 8007966:	b13d      	cbz	r5, 8007978 <_Bfree+0x2c>
 8007968:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800796a:	686a      	ldr	r2, [r5, #4]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007972:	6029      	str	r1, [r5, #0]
 8007974:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007978:	bd70      	pop	{r4, r5, r6, pc}

0800797a <__multadd>:
 800797a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800797e:	690d      	ldr	r5, [r1, #16]
 8007980:	461f      	mov	r7, r3
 8007982:	4606      	mov	r6, r0
 8007984:	460c      	mov	r4, r1
 8007986:	f101 0c14 	add.w	ip, r1, #20
 800798a:	2300      	movs	r3, #0
 800798c:	f8dc 0000 	ldr.w	r0, [ip]
 8007990:	b281      	uxth	r1, r0
 8007992:	fb02 7101 	mla	r1, r2, r1, r7
 8007996:	0c0f      	lsrs	r7, r1, #16
 8007998:	0c00      	lsrs	r0, r0, #16
 800799a:	fb02 7000 	mla	r0, r2, r0, r7
 800799e:	b289      	uxth	r1, r1
 80079a0:	3301      	adds	r3, #1
 80079a2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80079a6:	429d      	cmp	r5, r3
 80079a8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80079ac:	f84c 1b04 	str.w	r1, [ip], #4
 80079b0:	dcec      	bgt.n	800798c <__multadd+0x12>
 80079b2:	b1d7      	cbz	r7, 80079ea <__multadd+0x70>
 80079b4:	68a3      	ldr	r3, [r4, #8]
 80079b6:	42ab      	cmp	r3, r5
 80079b8:	dc12      	bgt.n	80079e0 <__multadd+0x66>
 80079ba:	6861      	ldr	r1, [r4, #4]
 80079bc:	4630      	mov	r0, r6
 80079be:	3101      	adds	r1, #1
 80079c0:	f7ff ff90 	bl	80078e4 <_Balloc>
 80079c4:	6922      	ldr	r2, [r4, #16]
 80079c6:	3202      	adds	r2, #2
 80079c8:	f104 010c 	add.w	r1, r4, #12
 80079cc:	4680      	mov	r8, r0
 80079ce:	0092      	lsls	r2, r2, #2
 80079d0:	300c      	adds	r0, #12
 80079d2:	f7fe fc1f 	bl	8006214 <memcpy>
 80079d6:	4621      	mov	r1, r4
 80079d8:	4630      	mov	r0, r6
 80079da:	f7ff ffb7 	bl	800794c <_Bfree>
 80079de:	4644      	mov	r4, r8
 80079e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079e4:	3501      	adds	r5, #1
 80079e6:	615f      	str	r7, [r3, #20]
 80079e8:	6125      	str	r5, [r4, #16]
 80079ea:	4620      	mov	r0, r4
 80079ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080079f0 <__hi0bits>:
 80079f0:	0c02      	lsrs	r2, r0, #16
 80079f2:	0412      	lsls	r2, r2, #16
 80079f4:	4603      	mov	r3, r0
 80079f6:	b9b2      	cbnz	r2, 8007a26 <__hi0bits+0x36>
 80079f8:	0403      	lsls	r3, r0, #16
 80079fa:	2010      	movs	r0, #16
 80079fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007a00:	bf04      	itt	eq
 8007a02:	021b      	lsleq	r3, r3, #8
 8007a04:	3008      	addeq	r0, #8
 8007a06:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007a0a:	bf04      	itt	eq
 8007a0c:	011b      	lsleq	r3, r3, #4
 8007a0e:	3004      	addeq	r0, #4
 8007a10:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007a14:	bf04      	itt	eq
 8007a16:	009b      	lsleq	r3, r3, #2
 8007a18:	3002      	addeq	r0, #2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	db06      	blt.n	8007a2c <__hi0bits+0x3c>
 8007a1e:	005b      	lsls	r3, r3, #1
 8007a20:	d503      	bpl.n	8007a2a <__hi0bits+0x3a>
 8007a22:	3001      	adds	r0, #1
 8007a24:	4770      	bx	lr
 8007a26:	2000      	movs	r0, #0
 8007a28:	e7e8      	b.n	80079fc <__hi0bits+0xc>
 8007a2a:	2020      	movs	r0, #32
 8007a2c:	4770      	bx	lr

08007a2e <__lo0bits>:
 8007a2e:	6803      	ldr	r3, [r0, #0]
 8007a30:	f013 0207 	ands.w	r2, r3, #7
 8007a34:	4601      	mov	r1, r0
 8007a36:	d00b      	beq.n	8007a50 <__lo0bits+0x22>
 8007a38:	07da      	lsls	r2, r3, #31
 8007a3a:	d423      	bmi.n	8007a84 <__lo0bits+0x56>
 8007a3c:	0798      	lsls	r0, r3, #30
 8007a3e:	bf49      	itett	mi
 8007a40:	085b      	lsrmi	r3, r3, #1
 8007a42:	089b      	lsrpl	r3, r3, #2
 8007a44:	2001      	movmi	r0, #1
 8007a46:	600b      	strmi	r3, [r1, #0]
 8007a48:	bf5c      	itt	pl
 8007a4a:	600b      	strpl	r3, [r1, #0]
 8007a4c:	2002      	movpl	r0, #2
 8007a4e:	4770      	bx	lr
 8007a50:	b298      	uxth	r0, r3
 8007a52:	b9a8      	cbnz	r0, 8007a80 <__lo0bits+0x52>
 8007a54:	0c1b      	lsrs	r3, r3, #16
 8007a56:	2010      	movs	r0, #16
 8007a58:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a5c:	bf04      	itt	eq
 8007a5e:	0a1b      	lsreq	r3, r3, #8
 8007a60:	3008      	addeq	r0, #8
 8007a62:	071a      	lsls	r2, r3, #28
 8007a64:	bf04      	itt	eq
 8007a66:	091b      	lsreq	r3, r3, #4
 8007a68:	3004      	addeq	r0, #4
 8007a6a:	079a      	lsls	r2, r3, #30
 8007a6c:	bf04      	itt	eq
 8007a6e:	089b      	lsreq	r3, r3, #2
 8007a70:	3002      	addeq	r0, #2
 8007a72:	07da      	lsls	r2, r3, #31
 8007a74:	d402      	bmi.n	8007a7c <__lo0bits+0x4e>
 8007a76:	085b      	lsrs	r3, r3, #1
 8007a78:	d006      	beq.n	8007a88 <__lo0bits+0x5a>
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	600b      	str	r3, [r1, #0]
 8007a7e:	4770      	bx	lr
 8007a80:	4610      	mov	r0, r2
 8007a82:	e7e9      	b.n	8007a58 <__lo0bits+0x2a>
 8007a84:	2000      	movs	r0, #0
 8007a86:	4770      	bx	lr
 8007a88:	2020      	movs	r0, #32
 8007a8a:	4770      	bx	lr

08007a8c <__i2b>:
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	460c      	mov	r4, r1
 8007a90:	2101      	movs	r1, #1
 8007a92:	f7ff ff27 	bl	80078e4 <_Balloc>
 8007a96:	2201      	movs	r2, #1
 8007a98:	6144      	str	r4, [r0, #20]
 8007a9a:	6102      	str	r2, [r0, #16]
 8007a9c:	bd10      	pop	{r4, pc}

08007a9e <__multiply>:
 8007a9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa2:	4614      	mov	r4, r2
 8007aa4:	690a      	ldr	r2, [r1, #16]
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	bfb8      	it	lt
 8007aac:	460b      	movlt	r3, r1
 8007aae:	4688      	mov	r8, r1
 8007ab0:	bfbc      	itt	lt
 8007ab2:	46a0      	movlt	r8, r4
 8007ab4:	461c      	movlt	r4, r3
 8007ab6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007aba:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007abe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ac2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007ac6:	eb07 0609 	add.w	r6, r7, r9
 8007aca:	42b3      	cmp	r3, r6
 8007acc:	bfb8      	it	lt
 8007ace:	3101      	addlt	r1, #1
 8007ad0:	f7ff ff08 	bl	80078e4 <_Balloc>
 8007ad4:	f100 0514 	add.w	r5, r0, #20
 8007ad8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007adc:	462b      	mov	r3, r5
 8007ade:	2200      	movs	r2, #0
 8007ae0:	4573      	cmp	r3, lr
 8007ae2:	d316      	bcc.n	8007b12 <__multiply+0x74>
 8007ae4:	f104 0214 	add.w	r2, r4, #20
 8007ae8:	f108 0114 	add.w	r1, r8, #20
 8007aec:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007af0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	9201      	str	r2, [sp, #4]
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d80c      	bhi.n	8007b18 <__multiply+0x7a>
 8007afe:	2e00      	cmp	r6, #0
 8007b00:	dd03      	ble.n	8007b0a <__multiply+0x6c>
 8007b02:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d05d      	beq.n	8007bc6 <__multiply+0x128>
 8007b0a:	6106      	str	r6, [r0, #16]
 8007b0c:	b003      	add	sp, #12
 8007b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b12:	f843 2b04 	str.w	r2, [r3], #4
 8007b16:	e7e3      	b.n	8007ae0 <__multiply+0x42>
 8007b18:	f8b2 b000 	ldrh.w	fp, [r2]
 8007b1c:	f1bb 0f00 	cmp.w	fp, #0
 8007b20:	d023      	beq.n	8007b6a <__multiply+0xcc>
 8007b22:	4689      	mov	r9, r1
 8007b24:	46ac      	mov	ip, r5
 8007b26:	f04f 0800 	mov.w	r8, #0
 8007b2a:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b2e:	f8dc a000 	ldr.w	sl, [ip]
 8007b32:	b2a3      	uxth	r3, r4
 8007b34:	fa1f fa8a 	uxth.w	sl, sl
 8007b38:	fb0b a303 	mla	r3, fp, r3, sl
 8007b3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007b40:	f8dc 4000 	ldr.w	r4, [ip]
 8007b44:	4443      	add	r3, r8
 8007b46:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007b4a:	fb0b 840a 	mla	r4, fp, sl, r8
 8007b4e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007b52:	46e2      	mov	sl, ip
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b5a:	454f      	cmp	r7, r9
 8007b5c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007b60:	f84a 3b04 	str.w	r3, [sl], #4
 8007b64:	d82b      	bhi.n	8007bbe <__multiply+0x120>
 8007b66:	f8cc 8004 	str.w	r8, [ip, #4]
 8007b6a:	9b01      	ldr	r3, [sp, #4]
 8007b6c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007b70:	3204      	adds	r2, #4
 8007b72:	f1ba 0f00 	cmp.w	sl, #0
 8007b76:	d020      	beq.n	8007bba <__multiply+0x11c>
 8007b78:	682b      	ldr	r3, [r5, #0]
 8007b7a:	4689      	mov	r9, r1
 8007b7c:	46a8      	mov	r8, r5
 8007b7e:	f04f 0b00 	mov.w	fp, #0
 8007b82:	f8b9 c000 	ldrh.w	ip, [r9]
 8007b86:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007b8a:	fb0a 440c 	mla	r4, sl, ip, r4
 8007b8e:	445c      	add	r4, fp
 8007b90:	46c4      	mov	ip, r8
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007b98:	f84c 3b04 	str.w	r3, [ip], #4
 8007b9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ba0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007ba4:	0c1b      	lsrs	r3, r3, #16
 8007ba6:	fb0a b303 	mla	r3, sl, r3, fp
 8007baa:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007bae:	454f      	cmp	r7, r9
 8007bb0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007bb4:	d805      	bhi.n	8007bc2 <__multiply+0x124>
 8007bb6:	f8c8 3004 	str.w	r3, [r8, #4]
 8007bba:	3504      	adds	r5, #4
 8007bbc:	e79b      	b.n	8007af6 <__multiply+0x58>
 8007bbe:	46d4      	mov	ip, sl
 8007bc0:	e7b3      	b.n	8007b2a <__multiply+0x8c>
 8007bc2:	46e0      	mov	r8, ip
 8007bc4:	e7dd      	b.n	8007b82 <__multiply+0xe4>
 8007bc6:	3e01      	subs	r6, #1
 8007bc8:	e799      	b.n	8007afe <__multiply+0x60>
	...

08007bcc <__pow5mult>:
 8007bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd0:	4615      	mov	r5, r2
 8007bd2:	f012 0203 	ands.w	r2, r2, #3
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460f      	mov	r7, r1
 8007bda:	d007      	beq.n	8007bec <__pow5mult+0x20>
 8007bdc:	3a01      	subs	r2, #1
 8007bde:	4c21      	ldr	r4, [pc, #132]	; (8007c64 <__pow5mult+0x98>)
 8007be0:	2300      	movs	r3, #0
 8007be2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007be6:	f7ff fec8 	bl	800797a <__multadd>
 8007bea:	4607      	mov	r7, r0
 8007bec:	10ad      	asrs	r5, r5, #2
 8007bee:	d035      	beq.n	8007c5c <__pow5mult+0x90>
 8007bf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007bf2:	b93c      	cbnz	r4, 8007c04 <__pow5mult+0x38>
 8007bf4:	2010      	movs	r0, #16
 8007bf6:	f7fe fafd 	bl	80061f4 <malloc>
 8007bfa:	6270      	str	r0, [r6, #36]	; 0x24
 8007bfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c00:	6004      	str	r4, [r0, #0]
 8007c02:	60c4      	str	r4, [r0, #12]
 8007c04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c0c:	b94c      	cbnz	r4, 8007c22 <__pow5mult+0x56>
 8007c0e:	f240 2171 	movw	r1, #625	; 0x271
 8007c12:	4630      	mov	r0, r6
 8007c14:	f7ff ff3a 	bl	8007a8c <__i2b>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c1e:	4604      	mov	r4, r0
 8007c20:	6003      	str	r3, [r0, #0]
 8007c22:	f04f 0800 	mov.w	r8, #0
 8007c26:	07eb      	lsls	r3, r5, #31
 8007c28:	d50a      	bpl.n	8007c40 <__pow5mult+0x74>
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	4622      	mov	r2, r4
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f7ff ff35 	bl	8007a9e <__multiply>
 8007c34:	4639      	mov	r1, r7
 8007c36:	4681      	mov	r9, r0
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7ff fe87 	bl	800794c <_Bfree>
 8007c3e:	464f      	mov	r7, r9
 8007c40:	106d      	asrs	r5, r5, #1
 8007c42:	d00b      	beq.n	8007c5c <__pow5mult+0x90>
 8007c44:	6820      	ldr	r0, [r4, #0]
 8007c46:	b938      	cbnz	r0, 8007c58 <__pow5mult+0x8c>
 8007c48:	4622      	mov	r2, r4
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	f7ff ff26 	bl	8007a9e <__multiply>
 8007c52:	6020      	str	r0, [r4, #0]
 8007c54:	f8c0 8000 	str.w	r8, [r0]
 8007c58:	4604      	mov	r4, r0
 8007c5a:	e7e4      	b.n	8007c26 <__pow5mult+0x5a>
 8007c5c:	4638      	mov	r0, r7
 8007c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c62:	bf00      	nop
 8007c64:	08009300 	.word	0x08009300

08007c68 <__lshift>:
 8007c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c6c:	460c      	mov	r4, r1
 8007c6e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c72:	6923      	ldr	r3, [r4, #16]
 8007c74:	6849      	ldr	r1, [r1, #4]
 8007c76:	eb0a 0903 	add.w	r9, sl, r3
 8007c7a:	68a3      	ldr	r3, [r4, #8]
 8007c7c:	4607      	mov	r7, r0
 8007c7e:	4616      	mov	r6, r2
 8007c80:	f109 0501 	add.w	r5, r9, #1
 8007c84:	42ab      	cmp	r3, r5
 8007c86:	db32      	blt.n	8007cee <__lshift+0x86>
 8007c88:	4638      	mov	r0, r7
 8007c8a:	f7ff fe2b 	bl	80078e4 <_Balloc>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	4680      	mov	r8, r0
 8007c92:	f100 0114 	add.w	r1, r0, #20
 8007c96:	461a      	mov	r2, r3
 8007c98:	4553      	cmp	r3, sl
 8007c9a:	db2b      	blt.n	8007cf4 <__lshift+0x8c>
 8007c9c:	6920      	ldr	r0, [r4, #16]
 8007c9e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ca2:	f104 0314 	add.w	r3, r4, #20
 8007ca6:	f016 021f 	ands.w	r2, r6, #31
 8007caa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cb2:	d025      	beq.n	8007d00 <__lshift+0x98>
 8007cb4:	f1c2 0e20 	rsb	lr, r2, #32
 8007cb8:	2000      	movs	r0, #0
 8007cba:	681e      	ldr	r6, [r3, #0]
 8007cbc:	468a      	mov	sl, r1
 8007cbe:	4096      	lsls	r6, r2
 8007cc0:	4330      	orrs	r0, r6
 8007cc2:	f84a 0b04 	str.w	r0, [sl], #4
 8007cc6:	f853 0b04 	ldr.w	r0, [r3], #4
 8007cca:	459c      	cmp	ip, r3
 8007ccc:	fa20 f00e 	lsr.w	r0, r0, lr
 8007cd0:	d814      	bhi.n	8007cfc <__lshift+0x94>
 8007cd2:	6048      	str	r0, [r1, #4]
 8007cd4:	b108      	cbz	r0, 8007cda <__lshift+0x72>
 8007cd6:	f109 0502 	add.w	r5, r9, #2
 8007cda:	3d01      	subs	r5, #1
 8007cdc:	4638      	mov	r0, r7
 8007cde:	f8c8 5010 	str.w	r5, [r8, #16]
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	f7ff fe32 	bl	800794c <_Bfree>
 8007ce8:	4640      	mov	r0, r8
 8007cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cee:	3101      	adds	r1, #1
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	e7c7      	b.n	8007c84 <__lshift+0x1c>
 8007cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	e7cd      	b.n	8007c98 <__lshift+0x30>
 8007cfc:	4651      	mov	r1, sl
 8007cfe:	e7dc      	b.n	8007cba <__lshift+0x52>
 8007d00:	3904      	subs	r1, #4
 8007d02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d06:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d0a:	459c      	cmp	ip, r3
 8007d0c:	d8f9      	bhi.n	8007d02 <__lshift+0x9a>
 8007d0e:	e7e4      	b.n	8007cda <__lshift+0x72>

08007d10 <__mcmp>:
 8007d10:	6903      	ldr	r3, [r0, #16]
 8007d12:	690a      	ldr	r2, [r1, #16]
 8007d14:	1a9b      	subs	r3, r3, r2
 8007d16:	b530      	push	{r4, r5, lr}
 8007d18:	d10c      	bne.n	8007d34 <__mcmp+0x24>
 8007d1a:	0092      	lsls	r2, r2, #2
 8007d1c:	3014      	adds	r0, #20
 8007d1e:	3114      	adds	r1, #20
 8007d20:	1884      	adds	r4, r0, r2
 8007d22:	4411      	add	r1, r2
 8007d24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d2c:	4295      	cmp	r5, r2
 8007d2e:	d003      	beq.n	8007d38 <__mcmp+0x28>
 8007d30:	d305      	bcc.n	8007d3e <__mcmp+0x2e>
 8007d32:	2301      	movs	r3, #1
 8007d34:	4618      	mov	r0, r3
 8007d36:	bd30      	pop	{r4, r5, pc}
 8007d38:	42a0      	cmp	r0, r4
 8007d3a:	d3f3      	bcc.n	8007d24 <__mcmp+0x14>
 8007d3c:	e7fa      	b.n	8007d34 <__mcmp+0x24>
 8007d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d42:	e7f7      	b.n	8007d34 <__mcmp+0x24>

08007d44 <__mdiff>:
 8007d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d48:	460d      	mov	r5, r1
 8007d4a:	4607      	mov	r7, r0
 8007d4c:	4611      	mov	r1, r2
 8007d4e:	4628      	mov	r0, r5
 8007d50:	4614      	mov	r4, r2
 8007d52:	f7ff ffdd 	bl	8007d10 <__mcmp>
 8007d56:	1e06      	subs	r6, r0, #0
 8007d58:	d108      	bne.n	8007d6c <__mdiff+0x28>
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	4638      	mov	r0, r7
 8007d5e:	f7ff fdc1 	bl	80078e4 <_Balloc>
 8007d62:	2301      	movs	r3, #1
 8007d64:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6c:	bfa4      	itt	ge
 8007d6e:	4623      	movge	r3, r4
 8007d70:	462c      	movge	r4, r5
 8007d72:	4638      	mov	r0, r7
 8007d74:	6861      	ldr	r1, [r4, #4]
 8007d76:	bfa6      	itte	ge
 8007d78:	461d      	movge	r5, r3
 8007d7a:	2600      	movge	r6, #0
 8007d7c:	2601      	movlt	r6, #1
 8007d7e:	f7ff fdb1 	bl	80078e4 <_Balloc>
 8007d82:	692b      	ldr	r3, [r5, #16]
 8007d84:	60c6      	str	r6, [r0, #12]
 8007d86:	6926      	ldr	r6, [r4, #16]
 8007d88:	f105 0914 	add.w	r9, r5, #20
 8007d8c:	f104 0214 	add.w	r2, r4, #20
 8007d90:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007d94:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007d98:	f100 0514 	add.w	r5, r0, #20
 8007d9c:	f04f 0e00 	mov.w	lr, #0
 8007da0:	f852 ab04 	ldr.w	sl, [r2], #4
 8007da4:	f859 4b04 	ldr.w	r4, [r9], #4
 8007da8:	fa1e f18a 	uxtah	r1, lr, sl
 8007dac:	b2a3      	uxth	r3, r4
 8007dae:	1ac9      	subs	r1, r1, r3
 8007db0:	0c23      	lsrs	r3, r4, #16
 8007db2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007db6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007dba:	b289      	uxth	r1, r1
 8007dbc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007dc0:	45c8      	cmp	r8, r9
 8007dc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007dc6:	4694      	mov	ip, r2
 8007dc8:	f845 3b04 	str.w	r3, [r5], #4
 8007dcc:	d8e8      	bhi.n	8007da0 <__mdiff+0x5c>
 8007dce:	45bc      	cmp	ip, r7
 8007dd0:	d304      	bcc.n	8007ddc <__mdiff+0x98>
 8007dd2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007dd6:	b183      	cbz	r3, 8007dfa <__mdiff+0xb6>
 8007dd8:	6106      	str	r6, [r0, #16]
 8007dda:	e7c5      	b.n	8007d68 <__mdiff+0x24>
 8007ddc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007de0:	fa1e f381 	uxtah	r3, lr, r1
 8007de4:	141a      	asrs	r2, r3, #16
 8007de6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007df0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007df4:	f845 3b04 	str.w	r3, [r5], #4
 8007df8:	e7e9      	b.n	8007dce <__mdiff+0x8a>
 8007dfa:	3e01      	subs	r6, #1
 8007dfc:	e7e9      	b.n	8007dd2 <__mdiff+0x8e>

08007dfe <__d2b>:
 8007dfe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e02:	460e      	mov	r6, r1
 8007e04:	2101      	movs	r1, #1
 8007e06:	ec59 8b10 	vmov	r8, r9, d0
 8007e0a:	4615      	mov	r5, r2
 8007e0c:	f7ff fd6a 	bl	80078e4 <_Balloc>
 8007e10:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007e14:	4607      	mov	r7, r0
 8007e16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e1a:	bb34      	cbnz	r4, 8007e6a <__d2b+0x6c>
 8007e1c:	9301      	str	r3, [sp, #4]
 8007e1e:	f1b8 0300 	subs.w	r3, r8, #0
 8007e22:	d027      	beq.n	8007e74 <__d2b+0x76>
 8007e24:	a802      	add	r0, sp, #8
 8007e26:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007e2a:	f7ff fe00 	bl	8007a2e <__lo0bits>
 8007e2e:	9900      	ldr	r1, [sp, #0]
 8007e30:	b1f0      	cbz	r0, 8007e70 <__d2b+0x72>
 8007e32:	9a01      	ldr	r2, [sp, #4]
 8007e34:	f1c0 0320 	rsb	r3, r0, #32
 8007e38:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3c:	430b      	orrs	r3, r1
 8007e3e:	40c2      	lsrs	r2, r0
 8007e40:	617b      	str	r3, [r7, #20]
 8007e42:	9201      	str	r2, [sp, #4]
 8007e44:	9b01      	ldr	r3, [sp, #4]
 8007e46:	61bb      	str	r3, [r7, #24]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	bf14      	ite	ne
 8007e4c:	2102      	movne	r1, #2
 8007e4e:	2101      	moveq	r1, #1
 8007e50:	6139      	str	r1, [r7, #16]
 8007e52:	b1c4      	cbz	r4, 8007e86 <__d2b+0x88>
 8007e54:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007e58:	4404      	add	r4, r0
 8007e5a:	6034      	str	r4, [r6, #0]
 8007e5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e60:	6028      	str	r0, [r5, #0]
 8007e62:	4638      	mov	r0, r7
 8007e64:	b003      	add	sp, #12
 8007e66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e6e:	e7d5      	b.n	8007e1c <__d2b+0x1e>
 8007e70:	6179      	str	r1, [r7, #20]
 8007e72:	e7e7      	b.n	8007e44 <__d2b+0x46>
 8007e74:	a801      	add	r0, sp, #4
 8007e76:	f7ff fdda 	bl	8007a2e <__lo0bits>
 8007e7a:	9b01      	ldr	r3, [sp, #4]
 8007e7c:	617b      	str	r3, [r7, #20]
 8007e7e:	2101      	movs	r1, #1
 8007e80:	6139      	str	r1, [r7, #16]
 8007e82:	3020      	adds	r0, #32
 8007e84:	e7e5      	b.n	8007e52 <__d2b+0x54>
 8007e86:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007e8a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e8e:	6030      	str	r0, [r6, #0]
 8007e90:	6918      	ldr	r0, [r3, #16]
 8007e92:	f7ff fdad 	bl	80079f0 <__hi0bits>
 8007e96:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007e9a:	e7e1      	b.n	8007e60 <__d2b+0x62>

08007e9c <_calloc_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	fb02 f401 	mul.w	r4, r2, r1
 8007ea2:	4621      	mov	r1, r4
 8007ea4:	f7fe fa18 	bl	80062d8 <_malloc_r>
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	b118      	cbz	r0, 8007eb4 <_calloc_r+0x18>
 8007eac:	4622      	mov	r2, r4
 8007eae:	2100      	movs	r1, #0
 8007eb0:	f7fe f9bb 	bl	800622a <memset>
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	bd38      	pop	{r3, r4, r5, pc}

08007eb8 <__ascii_wctomb>:
 8007eb8:	b149      	cbz	r1, 8007ece <__ascii_wctomb+0x16>
 8007eba:	2aff      	cmp	r2, #255	; 0xff
 8007ebc:	bf85      	ittet	hi
 8007ebe:	238a      	movhi	r3, #138	; 0x8a
 8007ec0:	6003      	strhi	r3, [r0, #0]
 8007ec2:	700a      	strbls	r2, [r1, #0]
 8007ec4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ec8:	bf98      	it	ls
 8007eca:	2001      	movls	r0, #1
 8007ecc:	4770      	bx	lr
 8007ece:	4608      	mov	r0, r1
 8007ed0:	4770      	bx	lr
 8007ed2:	0000      	movs	r0, r0
 8007ed4:	0000      	movs	r0, r0
	...

08007ed8 <cos>:
 8007ed8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007eda:	ec51 0b10 	vmov	r0, r1, d0
 8007ede:	4a1e      	ldr	r2, [pc, #120]	; (8007f58 <cos+0x80>)
 8007ee0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	dc06      	bgt.n	8007ef6 <cos+0x1e>
 8007ee8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8007f50 <cos+0x78>
 8007eec:	f000 fb80 	bl	80085f0 <__kernel_cos>
 8007ef0:	ec51 0b10 	vmov	r0, r1, d0
 8007ef4:	e007      	b.n	8007f06 <cos+0x2e>
 8007ef6:	4a19      	ldr	r2, [pc, #100]	; (8007f5c <cos+0x84>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	dd09      	ble.n	8007f10 <cos+0x38>
 8007efc:	ee10 2a10 	vmov	r2, s0
 8007f00:	460b      	mov	r3, r1
 8007f02:	f7f8 f96d 	bl	80001e0 <__aeabi_dsub>
 8007f06:	ec41 0b10 	vmov	d0, r0, r1
 8007f0a:	b005      	add	sp, #20
 8007f0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f10:	4668      	mov	r0, sp
 8007f12:	f000 f8c9 	bl	80080a8 <__ieee754_rem_pio2>
 8007f16:	f000 0003 	and.w	r0, r0, #3
 8007f1a:	2801      	cmp	r0, #1
 8007f1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f20:	ed9d 0b00 	vldr	d0, [sp]
 8007f24:	d007      	beq.n	8007f36 <cos+0x5e>
 8007f26:	2802      	cmp	r0, #2
 8007f28:	d00e      	beq.n	8007f48 <cos+0x70>
 8007f2a:	2800      	cmp	r0, #0
 8007f2c:	d0de      	beq.n	8007eec <cos+0x14>
 8007f2e:	2001      	movs	r0, #1
 8007f30:	f000 ff66 	bl	8008e00 <__kernel_sin>
 8007f34:	e7dc      	b.n	8007ef0 <cos+0x18>
 8007f36:	f000 ff63 	bl	8008e00 <__kernel_sin>
 8007f3a:	ec53 2b10 	vmov	r2, r3, d0
 8007f3e:	ee10 0a10 	vmov	r0, s0
 8007f42:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007f46:	e7de      	b.n	8007f06 <cos+0x2e>
 8007f48:	f000 fb52 	bl	80085f0 <__kernel_cos>
 8007f4c:	e7f5      	b.n	8007f3a <cos+0x62>
 8007f4e:	bf00      	nop
	...
 8007f58:	3fe921fb 	.word	0x3fe921fb
 8007f5c:	7fefffff 	.word	0x7fefffff

08007f60 <sin>:
 8007f60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f62:	ec51 0b10 	vmov	r0, r1, d0
 8007f66:	4a20      	ldr	r2, [pc, #128]	; (8007fe8 <sin+0x88>)
 8007f68:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	dc07      	bgt.n	8007f80 <sin+0x20>
 8007f70:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8007fe0 <sin+0x80>
 8007f74:	2000      	movs	r0, #0
 8007f76:	f000 ff43 	bl	8008e00 <__kernel_sin>
 8007f7a:	ec51 0b10 	vmov	r0, r1, d0
 8007f7e:	e007      	b.n	8007f90 <sin+0x30>
 8007f80:	4a1a      	ldr	r2, [pc, #104]	; (8007fec <sin+0x8c>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	dd09      	ble.n	8007f9a <sin+0x3a>
 8007f86:	ee10 2a10 	vmov	r2, s0
 8007f8a:	460b      	mov	r3, r1
 8007f8c:	f7f8 f928 	bl	80001e0 <__aeabi_dsub>
 8007f90:	ec41 0b10 	vmov	d0, r0, r1
 8007f94:	b005      	add	sp, #20
 8007f96:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f9a:	4668      	mov	r0, sp
 8007f9c:	f000 f884 	bl	80080a8 <__ieee754_rem_pio2>
 8007fa0:	f000 0003 	and.w	r0, r0, #3
 8007fa4:	2801      	cmp	r0, #1
 8007fa6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007faa:	ed9d 0b00 	vldr	d0, [sp]
 8007fae:	d004      	beq.n	8007fba <sin+0x5a>
 8007fb0:	2802      	cmp	r0, #2
 8007fb2:	d005      	beq.n	8007fc0 <sin+0x60>
 8007fb4:	b970      	cbnz	r0, 8007fd4 <sin+0x74>
 8007fb6:	2001      	movs	r0, #1
 8007fb8:	e7dd      	b.n	8007f76 <sin+0x16>
 8007fba:	f000 fb19 	bl	80085f0 <__kernel_cos>
 8007fbe:	e7dc      	b.n	8007f7a <sin+0x1a>
 8007fc0:	2001      	movs	r0, #1
 8007fc2:	f000 ff1d 	bl	8008e00 <__kernel_sin>
 8007fc6:	ec53 2b10 	vmov	r2, r3, d0
 8007fca:	ee10 0a10 	vmov	r0, s0
 8007fce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007fd2:	e7dd      	b.n	8007f90 <sin+0x30>
 8007fd4:	f000 fb0c 	bl	80085f0 <__kernel_cos>
 8007fd8:	e7f5      	b.n	8007fc6 <sin+0x66>
 8007fda:	bf00      	nop
 8007fdc:	f3af 8000 	nop.w
	...
 8007fe8:	3fe921fb 	.word	0x3fe921fb
 8007fec:	7fefffff 	.word	0x7fefffff

08007ff0 <sqrt>:
 8007ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ff4:	ed2d 8b02 	vpush	{d8}
 8007ff8:	b08b      	sub	sp, #44	; 0x2c
 8007ffa:	ec55 4b10 	vmov	r4, r5, d0
 8007ffe:	f000 fa45 	bl	800848c <__ieee754_sqrt>
 8008002:	4b26      	ldr	r3, [pc, #152]	; (800809c <sqrt+0xac>)
 8008004:	eeb0 8a40 	vmov.f32	s16, s0
 8008008:	eef0 8a60 	vmov.f32	s17, s1
 800800c:	f993 6000 	ldrsb.w	r6, [r3]
 8008010:	1c73      	adds	r3, r6, #1
 8008012:	d02a      	beq.n	800806a <sqrt+0x7a>
 8008014:	4622      	mov	r2, r4
 8008016:	462b      	mov	r3, r5
 8008018:	4620      	mov	r0, r4
 800801a:	4629      	mov	r1, r5
 800801c:	f7f8 fd32 	bl	8000a84 <__aeabi_dcmpun>
 8008020:	4607      	mov	r7, r0
 8008022:	bb10      	cbnz	r0, 800806a <sqrt+0x7a>
 8008024:	f04f 0800 	mov.w	r8, #0
 8008028:	f04f 0900 	mov.w	r9, #0
 800802c:	4642      	mov	r2, r8
 800802e:	464b      	mov	r3, r9
 8008030:	4620      	mov	r0, r4
 8008032:	4629      	mov	r1, r5
 8008034:	f7f8 fcfe 	bl	8000a34 <__aeabi_dcmplt>
 8008038:	b1b8      	cbz	r0, 800806a <sqrt+0x7a>
 800803a:	2301      	movs	r3, #1
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	4b18      	ldr	r3, [pc, #96]	; (80080a0 <sqrt+0xb0>)
 8008040:	9301      	str	r3, [sp, #4]
 8008042:	9708      	str	r7, [sp, #32]
 8008044:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008048:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800804c:	b9b6      	cbnz	r6, 800807c <sqrt+0x8c>
 800804e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008052:	4668      	mov	r0, sp
 8008054:	f001 f81c 	bl	8009090 <matherr>
 8008058:	b1d0      	cbz	r0, 8008090 <sqrt+0xa0>
 800805a:	9b08      	ldr	r3, [sp, #32]
 800805c:	b11b      	cbz	r3, 8008066 <sqrt+0x76>
 800805e:	f7fe f88b 	bl	8006178 <__errno>
 8008062:	9b08      	ldr	r3, [sp, #32]
 8008064:	6003      	str	r3, [r0, #0]
 8008066:	ed9d 8b06 	vldr	d8, [sp, #24]
 800806a:	eeb0 0a48 	vmov.f32	s0, s16
 800806e:	eef0 0a68 	vmov.f32	s1, s17
 8008072:	b00b      	add	sp, #44	; 0x2c
 8008074:	ecbd 8b02 	vpop	{d8}
 8008078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800807c:	4642      	mov	r2, r8
 800807e:	464b      	mov	r3, r9
 8008080:	4640      	mov	r0, r8
 8008082:	4649      	mov	r1, r9
 8008084:	f7f8 fb8e 	bl	80007a4 <__aeabi_ddiv>
 8008088:	2e02      	cmp	r6, #2
 800808a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800808e:	d1e0      	bne.n	8008052 <sqrt+0x62>
 8008090:	f7fe f872 	bl	8006178 <__errno>
 8008094:	2321      	movs	r3, #33	; 0x21
 8008096:	6003      	str	r3, [r0, #0]
 8008098:	e7df      	b.n	800805a <sqrt+0x6a>
 800809a:	bf00      	nop
 800809c:	200001dc 	.word	0x200001dc
 80080a0:	0800940d 	.word	0x0800940d
 80080a4:	00000000 	.word	0x00000000

080080a8 <__ieee754_rem_pio2>:
 80080a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	ec57 6b10 	vmov	r6, r7, d0
 80080b0:	4bc3      	ldr	r3, [pc, #780]	; (80083c0 <__ieee754_rem_pio2+0x318>)
 80080b2:	b08d      	sub	sp, #52	; 0x34
 80080b4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80080b8:	4598      	cmp	r8, r3
 80080ba:	4604      	mov	r4, r0
 80080bc:	9704      	str	r7, [sp, #16]
 80080be:	dc07      	bgt.n	80080d0 <__ieee754_rem_pio2+0x28>
 80080c0:	2200      	movs	r2, #0
 80080c2:	2300      	movs	r3, #0
 80080c4:	ed84 0b00 	vstr	d0, [r4]
 80080c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80080cc:	2500      	movs	r5, #0
 80080ce:	e027      	b.n	8008120 <__ieee754_rem_pio2+0x78>
 80080d0:	4bbc      	ldr	r3, [pc, #752]	; (80083c4 <__ieee754_rem_pio2+0x31c>)
 80080d2:	4598      	cmp	r8, r3
 80080d4:	dc75      	bgt.n	80081c2 <__ieee754_rem_pio2+0x11a>
 80080d6:	9b04      	ldr	r3, [sp, #16]
 80080d8:	4dbb      	ldr	r5, [pc, #748]	; (80083c8 <__ieee754_rem_pio2+0x320>)
 80080da:	2b00      	cmp	r3, #0
 80080dc:	ee10 0a10 	vmov	r0, s0
 80080e0:	a3a9      	add	r3, pc, #676	; (adr r3, 8008388 <__ieee754_rem_pio2+0x2e0>)
 80080e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e6:	4639      	mov	r1, r7
 80080e8:	dd36      	ble.n	8008158 <__ieee754_rem_pio2+0xb0>
 80080ea:	f7f8 f879 	bl	80001e0 <__aeabi_dsub>
 80080ee:	45a8      	cmp	r8, r5
 80080f0:	4606      	mov	r6, r0
 80080f2:	460f      	mov	r7, r1
 80080f4:	d018      	beq.n	8008128 <__ieee754_rem_pio2+0x80>
 80080f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008390 <__ieee754_rem_pio2+0x2e8>)
 80080f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fc:	f7f8 f870 	bl	80001e0 <__aeabi_dsub>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	e9c4 2300 	strd	r2, r3, [r4]
 8008108:	4630      	mov	r0, r6
 800810a:	4639      	mov	r1, r7
 800810c:	f7f8 f868 	bl	80001e0 <__aeabi_dsub>
 8008110:	a39f      	add	r3, pc, #636	; (adr r3, 8008390 <__ieee754_rem_pio2+0x2e8>)
 8008112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008116:	f7f8 f863 	bl	80001e0 <__aeabi_dsub>
 800811a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800811e:	2501      	movs	r5, #1
 8008120:	4628      	mov	r0, r5
 8008122:	b00d      	add	sp, #52	; 0x34
 8008124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008128:	a39b      	add	r3, pc, #620	; (adr r3, 8008398 <__ieee754_rem_pio2+0x2f0>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f7f8 f857 	bl	80001e0 <__aeabi_dsub>
 8008132:	a39b      	add	r3, pc, #620	; (adr r3, 80083a0 <__ieee754_rem_pio2+0x2f8>)
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	4606      	mov	r6, r0
 800813a:	460f      	mov	r7, r1
 800813c:	f7f8 f850 	bl	80001e0 <__aeabi_dsub>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	e9c4 2300 	strd	r2, r3, [r4]
 8008148:	4630      	mov	r0, r6
 800814a:	4639      	mov	r1, r7
 800814c:	f7f8 f848 	bl	80001e0 <__aeabi_dsub>
 8008150:	a393      	add	r3, pc, #588	; (adr r3, 80083a0 <__ieee754_rem_pio2+0x2f8>)
 8008152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008156:	e7de      	b.n	8008116 <__ieee754_rem_pio2+0x6e>
 8008158:	f7f8 f844 	bl	80001e4 <__adddf3>
 800815c:	45a8      	cmp	r8, r5
 800815e:	4606      	mov	r6, r0
 8008160:	460f      	mov	r7, r1
 8008162:	d016      	beq.n	8008192 <__ieee754_rem_pio2+0xea>
 8008164:	a38a      	add	r3, pc, #552	; (adr r3, 8008390 <__ieee754_rem_pio2+0x2e8>)
 8008166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816a:	f7f8 f83b 	bl	80001e4 <__adddf3>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	e9c4 2300 	strd	r2, r3, [r4]
 8008176:	4630      	mov	r0, r6
 8008178:	4639      	mov	r1, r7
 800817a:	f7f8 f831 	bl	80001e0 <__aeabi_dsub>
 800817e:	a384      	add	r3, pc, #528	; (adr r3, 8008390 <__ieee754_rem_pio2+0x2e8>)
 8008180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008184:	f7f8 f82e 	bl	80001e4 <__adddf3>
 8008188:	f04f 35ff 	mov.w	r5, #4294967295
 800818c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008190:	e7c6      	b.n	8008120 <__ieee754_rem_pio2+0x78>
 8008192:	a381      	add	r3, pc, #516	; (adr r3, 8008398 <__ieee754_rem_pio2+0x2f0>)
 8008194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008198:	f7f8 f824 	bl	80001e4 <__adddf3>
 800819c:	a380      	add	r3, pc, #512	; (adr r3, 80083a0 <__ieee754_rem_pio2+0x2f8>)
 800819e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a2:	4606      	mov	r6, r0
 80081a4:	460f      	mov	r7, r1
 80081a6:	f7f8 f81d 	bl	80001e4 <__adddf3>
 80081aa:	4602      	mov	r2, r0
 80081ac:	460b      	mov	r3, r1
 80081ae:	e9c4 2300 	strd	r2, r3, [r4]
 80081b2:	4630      	mov	r0, r6
 80081b4:	4639      	mov	r1, r7
 80081b6:	f7f8 f813 	bl	80001e0 <__aeabi_dsub>
 80081ba:	a379      	add	r3, pc, #484	; (adr r3, 80083a0 <__ieee754_rem_pio2+0x2f8>)
 80081bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c0:	e7e0      	b.n	8008184 <__ieee754_rem_pio2+0xdc>
 80081c2:	4b82      	ldr	r3, [pc, #520]	; (80083cc <__ieee754_rem_pio2+0x324>)
 80081c4:	4598      	cmp	r8, r3
 80081c6:	f300 80d0 	bgt.w	800836a <__ieee754_rem_pio2+0x2c2>
 80081ca:	f000 fed3 	bl	8008f74 <fabs>
 80081ce:	ec57 6b10 	vmov	r6, r7, d0
 80081d2:	ee10 0a10 	vmov	r0, s0
 80081d6:	a374      	add	r3, pc, #464	; (adr r3, 80083a8 <__ieee754_rem_pio2+0x300>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	4639      	mov	r1, r7
 80081de:	f7f8 f9b7 	bl	8000550 <__aeabi_dmul>
 80081e2:	2200      	movs	r2, #0
 80081e4:	4b7a      	ldr	r3, [pc, #488]	; (80083d0 <__ieee754_rem_pio2+0x328>)
 80081e6:	f7f7 fffd 	bl	80001e4 <__adddf3>
 80081ea:	f7f8 fc61 	bl	8000ab0 <__aeabi_d2iz>
 80081ee:	4605      	mov	r5, r0
 80081f0:	f7f8 f944 	bl	800047c <__aeabi_i2d>
 80081f4:	a364      	add	r3, pc, #400	; (adr r3, 8008388 <__ieee754_rem_pio2+0x2e0>)
 80081f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081fe:	f7f8 f9a7 	bl	8000550 <__aeabi_dmul>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4630      	mov	r0, r6
 8008208:	4639      	mov	r1, r7
 800820a:	f7f7 ffe9 	bl	80001e0 <__aeabi_dsub>
 800820e:	a360      	add	r3, pc, #384	; (adr r3, 8008390 <__ieee754_rem_pio2+0x2e8>)
 8008210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008214:	4682      	mov	sl, r0
 8008216:	468b      	mov	fp, r1
 8008218:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800821c:	f7f8 f998 	bl	8000550 <__aeabi_dmul>
 8008220:	2d1f      	cmp	r5, #31
 8008222:	4606      	mov	r6, r0
 8008224:	460f      	mov	r7, r1
 8008226:	dc0c      	bgt.n	8008242 <__ieee754_rem_pio2+0x19a>
 8008228:	1e6a      	subs	r2, r5, #1
 800822a:	4b6a      	ldr	r3, [pc, #424]	; (80083d4 <__ieee754_rem_pio2+0x32c>)
 800822c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008230:	4543      	cmp	r3, r8
 8008232:	d006      	beq.n	8008242 <__ieee754_rem_pio2+0x19a>
 8008234:	4632      	mov	r2, r6
 8008236:	463b      	mov	r3, r7
 8008238:	4650      	mov	r0, sl
 800823a:	4659      	mov	r1, fp
 800823c:	f7f7 ffd0 	bl	80001e0 <__aeabi_dsub>
 8008240:	e00e      	b.n	8008260 <__ieee754_rem_pio2+0x1b8>
 8008242:	4632      	mov	r2, r6
 8008244:	463b      	mov	r3, r7
 8008246:	4650      	mov	r0, sl
 8008248:	4659      	mov	r1, fp
 800824a:	f7f7 ffc9 	bl	80001e0 <__aeabi_dsub>
 800824e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008252:	9305      	str	r3, [sp, #20]
 8008254:	9a05      	ldr	r2, [sp, #20]
 8008256:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	2b10      	cmp	r3, #16
 800825e:	dc02      	bgt.n	8008266 <__ieee754_rem_pio2+0x1be>
 8008260:	e9c4 0100 	strd	r0, r1, [r4]
 8008264:	e039      	b.n	80082da <__ieee754_rem_pio2+0x232>
 8008266:	a34c      	add	r3, pc, #304	; (adr r3, 8008398 <__ieee754_rem_pio2+0x2f0>)
 8008268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008270:	f7f8 f96e 	bl	8000550 <__aeabi_dmul>
 8008274:	4606      	mov	r6, r0
 8008276:	460f      	mov	r7, r1
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	4650      	mov	r0, sl
 800827e:	4659      	mov	r1, fp
 8008280:	f7f7 ffae 	bl	80001e0 <__aeabi_dsub>
 8008284:	4602      	mov	r2, r0
 8008286:	460b      	mov	r3, r1
 8008288:	4680      	mov	r8, r0
 800828a:	4689      	mov	r9, r1
 800828c:	4650      	mov	r0, sl
 800828e:	4659      	mov	r1, fp
 8008290:	f7f7 ffa6 	bl	80001e0 <__aeabi_dsub>
 8008294:	4632      	mov	r2, r6
 8008296:	463b      	mov	r3, r7
 8008298:	f7f7 ffa2 	bl	80001e0 <__aeabi_dsub>
 800829c:	a340      	add	r3, pc, #256	; (adr r3, 80083a0 <__ieee754_rem_pio2+0x2f8>)
 800829e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a2:	4606      	mov	r6, r0
 80082a4:	460f      	mov	r7, r1
 80082a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082aa:	f7f8 f951 	bl	8000550 <__aeabi_dmul>
 80082ae:	4632      	mov	r2, r6
 80082b0:	463b      	mov	r3, r7
 80082b2:	f7f7 ff95 	bl	80001e0 <__aeabi_dsub>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	4606      	mov	r6, r0
 80082bc:	460f      	mov	r7, r1
 80082be:	4640      	mov	r0, r8
 80082c0:	4649      	mov	r1, r9
 80082c2:	f7f7 ff8d 	bl	80001e0 <__aeabi_dsub>
 80082c6:	9a05      	ldr	r2, [sp, #20]
 80082c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	2b31      	cmp	r3, #49	; 0x31
 80082d0:	dc20      	bgt.n	8008314 <__ieee754_rem_pio2+0x26c>
 80082d2:	e9c4 0100 	strd	r0, r1, [r4]
 80082d6:	46c2      	mov	sl, r8
 80082d8:	46cb      	mov	fp, r9
 80082da:	e9d4 8900 	ldrd	r8, r9, [r4]
 80082de:	4650      	mov	r0, sl
 80082e0:	4642      	mov	r2, r8
 80082e2:	464b      	mov	r3, r9
 80082e4:	4659      	mov	r1, fp
 80082e6:	f7f7 ff7b 	bl	80001e0 <__aeabi_dsub>
 80082ea:	463b      	mov	r3, r7
 80082ec:	4632      	mov	r2, r6
 80082ee:	f7f7 ff77 	bl	80001e0 <__aeabi_dsub>
 80082f2:	9b04      	ldr	r3, [sp, #16]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80082fa:	f6bf af11 	bge.w	8008120 <__ieee754_rem_pio2+0x78>
 80082fe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008302:	6063      	str	r3, [r4, #4]
 8008304:	f8c4 8000 	str.w	r8, [r4]
 8008308:	60a0      	str	r0, [r4, #8]
 800830a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800830e:	60e3      	str	r3, [r4, #12]
 8008310:	426d      	negs	r5, r5
 8008312:	e705      	b.n	8008120 <__ieee754_rem_pio2+0x78>
 8008314:	a326      	add	r3, pc, #152	; (adr r3, 80083b0 <__ieee754_rem_pio2+0x308>)
 8008316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800831e:	f7f8 f917 	bl	8000550 <__aeabi_dmul>
 8008322:	4606      	mov	r6, r0
 8008324:	460f      	mov	r7, r1
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	4640      	mov	r0, r8
 800832c:	4649      	mov	r1, r9
 800832e:	f7f7 ff57 	bl	80001e0 <__aeabi_dsub>
 8008332:	4602      	mov	r2, r0
 8008334:	460b      	mov	r3, r1
 8008336:	4682      	mov	sl, r0
 8008338:	468b      	mov	fp, r1
 800833a:	4640      	mov	r0, r8
 800833c:	4649      	mov	r1, r9
 800833e:	f7f7 ff4f 	bl	80001e0 <__aeabi_dsub>
 8008342:	4632      	mov	r2, r6
 8008344:	463b      	mov	r3, r7
 8008346:	f7f7 ff4b 	bl	80001e0 <__aeabi_dsub>
 800834a:	a31b      	add	r3, pc, #108	; (adr r3, 80083b8 <__ieee754_rem_pio2+0x310>)
 800834c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008350:	4606      	mov	r6, r0
 8008352:	460f      	mov	r7, r1
 8008354:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008358:	f7f8 f8fa 	bl	8000550 <__aeabi_dmul>
 800835c:	4632      	mov	r2, r6
 800835e:	463b      	mov	r3, r7
 8008360:	f7f7 ff3e 	bl	80001e0 <__aeabi_dsub>
 8008364:	4606      	mov	r6, r0
 8008366:	460f      	mov	r7, r1
 8008368:	e764      	b.n	8008234 <__ieee754_rem_pio2+0x18c>
 800836a:	4b1b      	ldr	r3, [pc, #108]	; (80083d8 <__ieee754_rem_pio2+0x330>)
 800836c:	4598      	cmp	r8, r3
 800836e:	dd35      	ble.n	80083dc <__ieee754_rem_pio2+0x334>
 8008370:	ee10 2a10 	vmov	r2, s0
 8008374:	463b      	mov	r3, r7
 8008376:	4630      	mov	r0, r6
 8008378:	4639      	mov	r1, r7
 800837a:	f7f7 ff31 	bl	80001e0 <__aeabi_dsub>
 800837e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008382:	e9c4 0100 	strd	r0, r1, [r4]
 8008386:	e6a1      	b.n	80080cc <__ieee754_rem_pio2+0x24>
 8008388:	54400000 	.word	0x54400000
 800838c:	3ff921fb 	.word	0x3ff921fb
 8008390:	1a626331 	.word	0x1a626331
 8008394:	3dd0b461 	.word	0x3dd0b461
 8008398:	1a600000 	.word	0x1a600000
 800839c:	3dd0b461 	.word	0x3dd0b461
 80083a0:	2e037073 	.word	0x2e037073
 80083a4:	3ba3198a 	.word	0x3ba3198a
 80083a8:	6dc9c883 	.word	0x6dc9c883
 80083ac:	3fe45f30 	.word	0x3fe45f30
 80083b0:	2e000000 	.word	0x2e000000
 80083b4:	3ba3198a 	.word	0x3ba3198a
 80083b8:	252049c1 	.word	0x252049c1
 80083bc:	397b839a 	.word	0x397b839a
 80083c0:	3fe921fb 	.word	0x3fe921fb
 80083c4:	4002d97b 	.word	0x4002d97b
 80083c8:	3ff921fb 	.word	0x3ff921fb
 80083cc:	413921fb 	.word	0x413921fb
 80083d0:	3fe00000 	.word	0x3fe00000
 80083d4:	08009414 	.word	0x08009414
 80083d8:	7fefffff 	.word	0x7fefffff
 80083dc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80083e0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80083e4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80083e8:	4630      	mov	r0, r6
 80083ea:	460f      	mov	r7, r1
 80083ec:	f7f8 fb60 	bl	8000ab0 <__aeabi_d2iz>
 80083f0:	f7f8 f844 	bl	800047c <__aeabi_i2d>
 80083f4:	4602      	mov	r2, r0
 80083f6:	460b      	mov	r3, r1
 80083f8:	4630      	mov	r0, r6
 80083fa:	4639      	mov	r1, r7
 80083fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008400:	f7f7 feee 	bl	80001e0 <__aeabi_dsub>
 8008404:	2200      	movs	r2, #0
 8008406:	4b1f      	ldr	r3, [pc, #124]	; (8008484 <__ieee754_rem_pio2+0x3dc>)
 8008408:	f7f8 f8a2 	bl	8000550 <__aeabi_dmul>
 800840c:	460f      	mov	r7, r1
 800840e:	4606      	mov	r6, r0
 8008410:	f7f8 fb4e 	bl	8000ab0 <__aeabi_d2iz>
 8008414:	f7f8 f832 	bl	800047c <__aeabi_i2d>
 8008418:	4602      	mov	r2, r0
 800841a:	460b      	mov	r3, r1
 800841c:	4630      	mov	r0, r6
 800841e:	4639      	mov	r1, r7
 8008420:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008424:	f7f7 fedc 	bl	80001e0 <__aeabi_dsub>
 8008428:	2200      	movs	r2, #0
 800842a:	4b16      	ldr	r3, [pc, #88]	; (8008484 <__ieee754_rem_pio2+0x3dc>)
 800842c:	f7f8 f890 	bl	8000550 <__aeabi_dmul>
 8008430:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008434:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8008438:	f04f 0803 	mov.w	r8, #3
 800843c:	2600      	movs	r6, #0
 800843e:	2700      	movs	r7, #0
 8008440:	4632      	mov	r2, r6
 8008442:	463b      	mov	r3, r7
 8008444:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8008448:	f108 3aff 	add.w	sl, r8, #4294967295
 800844c:	f7f8 fae8 	bl	8000a20 <__aeabi_dcmpeq>
 8008450:	b9b0      	cbnz	r0, 8008480 <__ieee754_rem_pio2+0x3d8>
 8008452:	4b0d      	ldr	r3, [pc, #52]	; (8008488 <__ieee754_rem_pio2+0x3e0>)
 8008454:	9301      	str	r3, [sp, #4]
 8008456:	2302      	movs	r3, #2
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	462a      	mov	r2, r5
 800845c:	4643      	mov	r3, r8
 800845e:	4621      	mov	r1, r4
 8008460:	a806      	add	r0, sp, #24
 8008462:	f000 f98d 	bl	8008780 <__kernel_rem_pio2>
 8008466:	9b04      	ldr	r3, [sp, #16]
 8008468:	2b00      	cmp	r3, #0
 800846a:	4605      	mov	r5, r0
 800846c:	f6bf ae58 	bge.w	8008120 <__ieee754_rem_pio2+0x78>
 8008470:	6863      	ldr	r3, [r4, #4]
 8008472:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008476:	6063      	str	r3, [r4, #4]
 8008478:	68e3      	ldr	r3, [r4, #12]
 800847a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800847e:	e746      	b.n	800830e <__ieee754_rem_pio2+0x266>
 8008480:	46d0      	mov	r8, sl
 8008482:	e7dd      	b.n	8008440 <__ieee754_rem_pio2+0x398>
 8008484:	41700000 	.word	0x41700000
 8008488:	08009494 	.word	0x08009494

0800848c <__ieee754_sqrt>:
 800848c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008490:	4955      	ldr	r1, [pc, #340]	; (80085e8 <__ieee754_sqrt+0x15c>)
 8008492:	ec55 4b10 	vmov	r4, r5, d0
 8008496:	43a9      	bics	r1, r5
 8008498:	462b      	mov	r3, r5
 800849a:	462a      	mov	r2, r5
 800849c:	d112      	bne.n	80084c4 <__ieee754_sqrt+0x38>
 800849e:	ee10 2a10 	vmov	r2, s0
 80084a2:	ee10 0a10 	vmov	r0, s0
 80084a6:	4629      	mov	r1, r5
 80084a8:	f7f8 f852 	bl	8000550 <__aeabi_dmul>
 80084ac:	4602      	mov	r2, r0
 80084ae:	460b      	mov	r3, r1
 80084b0:	4620      	mov	r0, r4
 80084b2:	4629      	mov	r1, r5
 80084b4:	f7f7 fe96 	bl	80001e4 <__adddf3>
 80084b8:	4604      	mov	r4, r0
 80084ba:	460d      	mov	r5, r1
 80084bc:	ec45 4b10 	vmov	d0, r4, r5
 80084c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084c4:	2d00      	cmp	r5, #0
 80084c6:	ee10 0a10 	vmov	r0, s0
 80084ca:	4621      	mov	r1, r4
 80084cc:	dc0f      	bgt.n	80084ee <__ieee754_sqrt+0x62>
 80084ce:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80084d2:	4330      	orrs	r0, r6
 80084d4:	d0f2      	beq.n	80084bc <__ieee754_sqrt+0x30>
 80084d6:	b155      	cbz	r5, 80084ee <__ieee754_sqrt+0x62>
 80084d8:	ee10 2a10 	vmov	r2, s0
 80084dc:	4620      	mov	r0, r4
 80084de:	4629      	mov	r1, r5
 80084e0:	f7f7 fe7e 	bl	80001e0 <__aeabi_dsub>
 80084e4:	4602      	mov	r2, r0
 80084e6:	460b      	mov	r3, r1
 80084e8:	f7f8 f95c 	bl	80007a4 <__aeabi_ddiv>
 80084ec:	e7e4      	b.n	80084b8 <__ieee754_sqrt+0x2c>
 80084ee:	151b      	asrs	r3, r3, #20
 80084f0:	d073      	beq.n	80085da <__ieee754_sqrt+0x14e>
 80084f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80084f6:	07dd      	lsls	r5, r3, #31
 80084f8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80084fc:	bf48      	it	mi
 80084fe:	0fc8      	lsrmi	r0, r1, #31
 8008500:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008504:	bf44      	itt	mi
 8008506:	0049      	lslmi	r1, r1, #1
 8008508:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800850c:	2500      	movs	r5, #0
 800850e:	1058      	asrs	r0, r3, #1
 8008510:	0fcb      	lsrs	r3, r1, #31
 8008512:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008516:	0049      	lsls	r1, r1, #1
 8008518:	2316      	movs	r3, #22
 800851a:	462c      	mov	r4, r5
 800851c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008520:	19a7      	adds	r7, r4, r6
 8008522:	4297      	cmp	r7, r2
 8008524:	bfde      	ittt	le
 8008526:	19bc      	addle	r4, r7, r6
 8008528:	1bd2      	suble	r2, r2, r7
 800852a:	19ad      	addle	r5, r5, r6
 800852c:	0fcf      	lsrs	r7, r1, #31
 800852e:	3b01      	subs	r3, #1
 8008530:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8008534:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008538:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800853c:	d1f0      	bne.n	8008520 <__ieee754_sqrt+0x94>
 800853e:	f04f 0c20 	mov.w	ip, #32
 8008542:	469e      	mov	lr, r3
 8008544:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008548:	42a2      	cmp	r2, r4
 800854a:	eb06 070e 	add.w	r7, r6, lr
 800854e:	dc02      	bgt.n	8008556 <__ieee754_sqrt+0xca>
 8008550:	d112      	bne.n	8008578 <__ieee754_sqrt+0xec>
 8008552:	428f      	cmp	r7, r1
 8008554:	d810      	bhi.n	8008578 <__ieee754_sqrt+0xec>
 8008556:	2f00      	cmp	r7, #0
 8008558:	eb07 0e06 	add.w	lr, r7, r6
 800855c:	da42      	bge.n	80085e4 <__ieee754_sqrt+0x158>
 800855e:	f1be 0f00 	cmp.w	lr, #0
 8008562:	db3f      	blt.n	80085e4 <__ieee754_sqrt+0x158>
 8008564:	f104 0801 	add.w	r8, r4, #1
 8008568:	1b12      	subs	r2, r2, r4
 800856a:	428f      	cmp	r7, r1
 800856c:	bf88      	it	hi
 800856e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008572:	1bc9      	subs	r1, r1, r7
 8008574:	4433      	add	r3, r6
 8008576:	4644      	mov	r4, r8
 8008578:	0052      	lsls	r2, r2, #1
 800857a:	f1bc 0c01 	subs.w	ip, ip, #1
 800857e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008582:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008586:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800858a:	d1dd      	bne.n	8008548 <__ieee754_sqrt+0xbc>
 800858c:	430a      	orrs	r2, r1
 800858e:	d006      	beq.n	800859e <__ieee754_sqrt+0x112>
 8008590:	1c5c      	adds	r4, r3, #1
 8008592:	bf13      	iteet	ne
 8008594:	3301      	addne	r3, #1
 8008596:	3501      	addeq	r5, #1
 8008598:	4663      	moveq	r3, ip
 800859a:	f023 0301 	bicne.w	r3, r3, #1
 800859e:	106a      	asrs	r2, r5, #1
 80085a0:	085b      	lsrs	r3, r3, #1
 80085a2:	07e9      	lsls	r1, r5, #31
 80085a4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80085a8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80085ac:	bf48      	it	mi
 80085ae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80085b2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80085b6:	461c      	mov	r4, r3
 80085b8:	e780      	b.n	80084bc <__ieee754_sqrt+0x30>
 80085ba:	0aca      	lsrs	r2, r1, #11
 80085bc:	3815      	subs	r0, #21
 80085be:	0549      	lsls	r1, r1, #21
 80085c0:	2a00      	cmp	r2, #0
 80085c2:	d0fa      	beq.n	80085ba <__ieee754_sqrt+0x12e>
 80085c4:	02d6      	lsls	r6, r2, #11
 80085c6:	d50a      	bpl.n	80085de <__ieee754_sqrt+0x152>
 80085c8:	f1c3 0420 	rsb	r4, r3, #32
 80085cc:	fa21 f404 	lsr.w	r4, r1, r4
 80085d0:	1e5d      	subs	r5, r3, #1
 80085d2:	4099      	lsls	r1, r3
 80085d4:	4322      	orrs	r2, r4
 80085d6:	1b43      	subs	r3, r0, r5
 80085d8:	e78b      	b.n	80084f2 <__ieee754_sqrt+0x66>
 80085da:	4618      	mov	r0, r3
 80085dc:	e7f0      	b.n	80085c0 <__ieee754_sqrt+0x134>
 80085de:	0052      	lsls	r2, r2, #1
 80085e0:	3301      	adds	r3, #1
 80085e2:	e7ef      	b.n	80085c4 <__ieee754_sqrt+0x138>
 80085e4:	46a0      	mov	r8, r4
 80085e6:	e7bf      	b.n	8008568 <__ieee754_sqrt+0xdc>
 80085e8:	7ff00000 	.word	0x7ff00000
 80085ec:	00000000 	.word	0x00000000

080085f0 <__kernel_cos>:
 80085f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f4:	ec59 8b10 	vmov	r8, r9, d0
 80085f8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80085fc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008600:	ed2d 8b02 	vpush	{d8}
 8008604:	eeb0 8a41 	vmov.f32	s16, s2
 8008608:	eef0 8a61 	vmov.f32	s17, s3
 800860c:	da07      	bge.n	800861e <__kernel_cos+0x2e>
 800860e:	ee10 0a10 	vmov	r0, s0
 8008612:	4649      	mov	r1, r9
 8008614:	f7f8 fa4c 	bl	8000ab0 <__aeabi_d2iz>
 8008618:	2800      	cmp	r0, #0
 800861a:	f000 8089 	beq.w	8008730 <__kernel_cos+0x140>
 800861e:	4642      	mov	r2, r8
 8008620:	464b      	mov	r3, r9
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f7 ff93 	bl	8000550 <__aeabi_dmul>
 800862a:	2200      	movs	r2, #0
 800862c:	4b4e      	ldr	r3, [pc, #312]	; (8008768 <__kernel_cos+0x178>)
 800862e:	4604      	mov	r4, r0
 8008630:	460d      	mov	r5, r1
 8008632:	f7f7 ff8d 	bl	8000550 <__aeabi_dmul>
 8008636:	a340      	add	r3, pc, #256	; (adr r3, 8008738 <__kernel_cos+0x148>)
 8008638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863c:	4682      	mov	sl, r0
 800863e:	468b      	mov	fp, r1
 8008640:	4620      	mov	r0, r4
 8008642:	4629      	mov	r1, r5
 8008644:	f7f7 ff84 	bl	8000550 <__aeabi_dmul>
 8008648:	a33d      	add	r3, pc, #244	; (adr r3, 8008740 <__kernel_cos+0x150>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	f7f7 fdc9 	bl	80001e4 <__adddf3>
 8008652:	4622      	mov	r2, r4
 8008654:	462b      	mov	r3, r5
 8008656:	f7f7 ff7b 	bl	8000550 <__aeabi_dmul>
 800865a:	a33b      	add	r3, pc, #236	; (adr r3, 8008748 <__kernel_cos+0x158>)
 800865c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008660:	f7f7 fdbe 	bl	80001e0 <__aeabi_dsub>
 8008664:	4622      	mov	r2, r4
 8008666:	462b      	mov	r3, r5
 8008668:	f7f7 ff72 	bl	8000550 <__aeabi_dmul>
 800866c:	a338      	add	r3, pc, #224	; (adr r3, 8008750 <__kernel_cos+0x160>)
 800866e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008672:	f7f7 fdb7 	bl	80001e4 <__adddf3>
 8008676:	4622      	mov	r2, r4
 8008678:	462b      	mov	r3, r5
 800867a:	f7f7 ff69 	bl	8000550 <__aeabi_dmul>
 800867e:	a336      	add	r3, pc, #216	; (adr r3, 8008758 <__kernel_cos+0x168>)
 8008680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008684:	f7f7 fdac 	bl	80001e0 <__aeabi_dsub>
 8008688:	4622      	mov	r2, r4
 800868a:	462b      	mov	r3, r5
 800868c:	f7f7 ff60 	bl	8000550 <__aeabi_dmul>
 8008690:	a333      	add	r3, pc, #204	; (adr r3, 8008760 <__kernel_cos+0x170>)
 8008692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008696:	f7f7 fda5 	bl	80001e4 <__adddf3>
 800869a:	4622      	mov	r2, r4
 800869c:	462b      	mov	r3, r5
 800869e:	f7f7 ff57 	bl	8000550 <__aeabi_dmul>
 80086a2:	4622      	mov	r2, r4
 80086a4:	462b      	mov	r3, r5
 80086a6:	f7f7 ff53 	bl	8000550 <__aeabi_dmul>
 80086aa:	ec53 2b18 	vmov	r2, r3, d8
 80086ae:	4604      	mov	r4, r0
 80086b0:	460d      	mov	r5, r1
 80086b2:	4640      	mov	r0, r8
 80086b4:	4649      	mov	r1, r9
 80086b6:	f7f7 ff4b 	bl	8000550 <__aeabi_dmul>
 80086ba:	460b      	mov	r3, r1
 80086bc:	4602      	mov	r2, r0
 80086be:	4629      	mov	r1, r5
 80086c0:	4620      	mov	r0, r4
 80086c2:	f7f7 fd8d 	bl	80001e0 <__aeabi_dsub>
 80086c6:	4b29      	ldr	r3, [pc, #164]	; (800876c <__kernel_cos+0x17c>)
 80086c8:	429e      	cmp	r6, r3
 80086ca:	4680      	mov	r8, r0
 80086cc:	4689      	mov	r9, r1
 80086ce:	dc11      	bgt.n	80086f4 <__kernel_cos+0x104>
 80086d0:	4602      	mov	r2, r0
 80086d2:	460b      	mov	r3, r1
 80086d4:	4650      	mov	r0, sl
 80086d6:	4659      	mov	r1, fp
 80086d8:	f7f7 fd82 	bl	80001e0 <__aeabi_dsub>
 80086dc:	460b      	mov	r3, r1
 80086de:	4924      	ldr	r1, [pc, #144]	; (8008770 <__kernel_cos+0x180>)
 80086e0:	4602      	mov	r2, r0
 80086e2:	2000      	movs	r0, #0
 80086e4:	f7f7 fd7c 	bl	80001e0 <__aeabi_dsub>
 80086e8:	ecbd 8b02 	vpop	{d8}
 80086ec:	ec41 0b10 	vmov	d0, r0, r1
 80086f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	4b1f      	ldr	r3, [pc, #124]	; (8008774 <__kernel_cos+0x184>)
 80086f6:	491e      	ldr	r1, [pc, #120]	; (8008770 <__kernel_cos+0x180>)
 80086f8:	429e      	cmp	r6, r3
 80086fa:	bfcc      	ite	gt
 80086fc:	4d1e      	ldrgt	r5, [pc, #120]	; (8008778 <__kernel_cos+0x188>)
 80086fe:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8008702:	2400      	movs	r4, #0
 8008704:	4622      	mov	r2, r4
 8008706:	462b      	mov	r3, r5
 8008708:	2000      	movs	r0, #0
 800870a:	f7f7 fd69 	bl	80001e0 <__aeabi_dsub>
 800870e:	4622      	mov	r2, r4
 8008710:	4606      	mov	r6, r0
 8008712:	460f      	mov	r7, r1
 8008714:	462b      	mov	r3, r5
 8008716:	4650      	mov	r0, sl
 8008718:	4659      	mov	r1, fp
 800871a:	f7f7 fd61 	bl	80001e0 <__aeabi_dsub>
 800871e:	4642      	mov	r2, r8
 8008720:	464b      	mov	r3, r9
 8008722:	f7f7 fd5d 	bl	80001e0 <__aeabi_dsub>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	4630      	mov	r0, r6
 800872c:	4639      	mov	r1, r7
 800872e:	e7d9      	b.n	80086e4 <__kernel_cos+0xf4>
 8008730:	2000      	movs	r0, #0
 8008732:	490f      	ldr	r1, [pc, #60]	; (8008770 <__kernel_cos+0x180>)
 8008734:	e7d8      	b.n	80086e8 <__kernel_cos+0xf8>
 8008736:	bf00      	nop
 8008738:	be8838d4 	.word	0xbe8838d4
 800873c:	bda8fae9 	.word	0xbda8fae9
 8008740:	bdb4b1c4 	.word	0xbdb4b1c4
 8008744:	3e21ee9e 	.word	0x3e21ee9e
 8008748:	809c52ad 	.word	0x809c52ad
 800874c:	3e927e4f 	.word	0x3e927e4f
 8008750:	19cb1590 	.word	0x19cb1590
 8008754:	3efa01a0 	.word	0x3efa01a0
 8008758:	16c15177 	.word	0x16c15177
 800875c:	3f56c16c 	.word	0x3f56c16c
 8008760:	5555554c 	.word	0x5555554c
 8008764:	3fa55555 	.word	0x3fa55555
 8008768:	3fe00000 	.word	0x3fe00000
 800876c:	3fd33332 	.word	0x3fd33332
 8008770:	3ff00000 	.word	0x3ff00000
 8008774:	3fe90000 	.word	0x3fe90000
 8008778:	3fd20000 	.word	0x3fd20000
 800877c:	00000000 	.word	0x00000000

08008780 <__kernel_rem_pio2>:
 8008780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	ed2d 8b02 	vpush	{d8}
 8008788:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800878c:	1ed4      	subs	r4, r2, #3
 800878e:	9308      	str	r3, [sp, #32]
 8008790:	9101      	str	r1, [sp, #4]
 8008792:	4bc5      	ldr	r3, [pc, #788]	; (8008aa8 <__kernel_rem_pio2+0x328>)
 8008794:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8008796:	9009      	str	r0, [sp, #36]	; 0x24
 8008798:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800879c:	9304      	str	r3, [sp, #16]
 800879e:	9b08      	ldr	r3, [sp, #32]
 80087a0:	3b01      	subs	r3, #1
 80087a2:	9307      	str	r3, [sp, #28]
 80087a4:	2318      	movs	r3, #24
 80087a6:	fb94 f4f3 	sdiv	r4, r4, r3
 80087aa:	f06f 0317 	mvn.w	r3, #23
 80087ae:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80087b2:	fb04 3303 	mla	r3, r4, r3, r3
 80087b6:	eb03 0a02 	add.w	sl, r3, r2
 80087ba:	9b04      	ldr	r3, [sp, #16]
 80087bc:	9a07      	ldr	r2, [sp, #28]
 80087be:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8008a98 <__kernel_rem_pio2+0x318>
 80087c2:	eb03 0802 	add.w	r8, r3, r2
 80087c6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80087c8:	1aa7      	subs	r7, r4, r2
 80087ca:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80087ce:	ae22      	add	r6, sp, #136	; 0x88
 80087d0:	2500      	movs	r5, #0
 80087d2:	4545      	cmp	r5, r8
 80087d4:	dd13      	ble.n	80087fe <__kernel_rem_pio2+0x7e>
 80087d6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8008a98 <__kernel_rem_pio2+0x318>
 80087da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80087de:	2600      	movs	r6, #0
 80087e0:	9b04      	ldr	r3, [sp, #16]
 80087e2:	429e      	cmp	r6, r3
 80087e4:	dc32      	bgt.n	800884c <__kernel_rem_pio2+0xcc>
 80087e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e8:	9302      	str	r3, [sp, #8]
 80087ea:	9b08      	ldr	r3, [sp, #32]
 80087ec:	199d      	adds	r5, r3, r6
 80087ee:	ab22      	add	r3, sp, #136	; 0x88
 80087f0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80087f4:	9306      	str	r3, [sp, #24]
 80087f6:	ec59 8b18 	vmov	r8, r9, d8
 80087fa:	2700      	movs	r7, #0
 80087fc:	e01f      	b.n	800883e <__kernel_rem_pio2+0xbe>
 80087fe:	42ef      	cmn	r7, r5
 8008800:	d407      	bmi.n	8008812 <__kernel_rem_pio2+0x92>
 8008802:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008806:	f7f7 fe39 	bl	800047c <__aeabi_i2d>
 800880a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800880e:	3501      	adds	r5, #1
 8008810:	e7df      	b.n	80087d2 <__kernel_rem_pio2+0x52>
 8008812:	ec51 0b18 	vmov	r0, r1, d8
 8008816:	e7f8      	b.n	800880a <__kernel_rem_pio2+0x8a>
 8008818:	9906      	ldr	r1, [sp, #24]
 800881a:	9d02      	ldr	r5, [sp, #8]
 800881c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8008820:	9106      	str	r1, [sp, #24]
 8008822:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8008826:	9502      	str	r5, [sp, #8]
 8008828:	f7f7 fe92 	bl	8000550 <__aeabi_dmul>
 800882c:	4602      	mov	r2, r0
 800882e:	460b      	mov	r3, r1
 8008830:	4640      	mov	r0, r8
 8008832:	4649      	mov	r1, r9
 8008834:	f7f7 fcd6 	bl	80001e4 <__adddf3>
 8008838:	3701      	adds	r7, #1
 800883a:	4680      	mov	r8, r0
 800883c:	4689      	mov	r9, r1
 800883e:	9b07      	ldr	r3, [sp, #28]
 8008840:	429f      	cmp	r7, r3
 8008842:	dde9      	ble.n	8008818 <__kernel_rem_pio2+0x98>
 8008844:	e8eb 8902 	strd	r8, r9, [fp], #8
 8008848:	3601      	adds	r6, #1
 800884a:	e7c9      	b.n	80087e0 <__kernel_rem_pio2+0x60>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	aa0e      	add	r2, sp, #56	; 0x38
 8008850:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008854:	930c      	str	r3, [sp, #48]	; 0x30
 8008856:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008858:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800885c:	9c04      	ldr	r4, [sp, #16]
 800885e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008860:	ab9a      	add	r3, sp, #616	; 0x268
 8008862:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8008866:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800886a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800886e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8008872:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8008876:	ab9a      	add	r3, sp, #616	; 0x268
 8008878:	445b      	add	r3, fp
 800887a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800887e:	2500      	movs	r5, #0
 8008880:	1b63      	subs	r3, r4, r5
 8008882:	2b00      	cmp	r3, #0
 8008884:	dc78      	bgt.n	8008978 <__kernel_rem_pio2+0x1f8>
 8008886:	4650      	mov	r0, sl
 8008888:	ec49 8b10 	vmov	d0, r8, r9
 800888c:	f000 fc04 	bl	8009098 <scalbn>
 8008890:	ec57 6b10 	vmov	r6, r7, d0
 8008894:	2200      	movs	r2, #0
 8008896:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800889a:	ee10 0a10 	vmov	r0, s0
 800889e:	4639      	mov	r1, r7
 80088a0:	f7f7 fe56 	bl	8000550 <__aeabi_dmul>
 80088a4:	ec41 0b10 	vmov	d0, r0, r1
 80088a8:	f000 fb6e 	bl	8008f88 <floor>
 80088ac:	2200      	movs	r2, #0
 80088ae:	ec51 0b10 	vmov	r0, r1, d0
 80088b2:	4b7e      	ldr	r3, [pc, #504]	; (8008aac <__kernel_rem_pio2+0x32c>)
 80088b4:	f7f7 fe4c 	bl	8000550 <__aeabi_dmul>
 80088b8:	4602      	mov	r2, r0
 80088ba:	460b      	mov	r3, r1
 80088bc:	4630      	mov	r0, r6
 80088be:	4639      	mov	r1, r7
 80088c0:	f7f7 fc8e 	bl	80001e0 <__aeabi_dsub>
 80088c4:	460f      	mov	r7, r1
 80088c6:	4606      	mov	r6, r0
 80088c8:	f7f8 f8f2 	bl	8000ab0 <__aeabi_d2iz>
 80088cc:	9006      	str	r0, [sp, #24]
 80088ce:	f7f7 fdd5 	bl	800047c <__aeabi_i2d>
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	4630      	mov	r0, r6
 80088d8:	4639      	mov	r1, r7
 80088da:	f7f7 fc81 	bl	80001e0 <__aeabi_dsub>
 80088de:	f1ba 0f00 	cmp.w	sl, #0
 80088e2:	4606      	mov	r6, r0
 80088e4:	460f      	mov	r7, r1
 80088e6:	dd6c      	ble.n	80089c2 <__kernel_rem_pio2+0x242>
 80088e8:	1e62      	subs	r2, r4, #1
 80088ea:	ab0e      	add	r3, sp, #56	; 0x38
 80088ec:	f1ca 0118 	rsb	r1, sl, #24
 80088f0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80088f4:	9d06      	ldr	r5, [sp, #24]
 80088f6:	fa40 f301 	asr.w	r3, r0, r1
 80088fa:	441d      	add	r5, r3
 80088fc:	408b      	lsls	r3, r1
 80088fe:	1ac0      	subs	r0, r0, r3
 8008900:	ab0e      	add	r3, sp, #56	; 0x38
 8008902:	9506      	str	r5, [sp, #24]
 8008904:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008908:	f1ca 0317 	rsb	r3, sl, #23
 800890c:	fa40 f303 	asr.w	r3, r0, r3
 8008910:	9302      	str	r3, [sp, #8]
 8008912:	9b02      	ldr	r3, [sp, #8]
 8008914:	2b00      	cmp	r3, #0
 8008916:	dd62      	ble.n	80089de <__kernel_rem_pio2+0x25e>
 8008918:	9b06      	ldr	r3, [sp, #24]
 800891a:	2200      	movs	r2, #0
 800891c:	3301      	adds	r3, #1
 800891e:	9306      	str	r3, [sp, #24]
 8008920:	4615      	mov	r5, r2
 8008922:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008926:	4294      	cmp	r4, r2
 8008928:	f300 8095 	bgt.w	8008a56 <__kernel_rem_pio2+0x2d6>
 800892c:	f1ba 0f00 	cmp.w	sl, #0
 8008930:	dd07      	ble.n	8008942 <__kernel_rem_pio2+0x1c2>
 8008932:	f1ba 0f01 	cmp.w	sl, #1
 8008936:	f000 80a2 	beq.w	8008a7e <__kernel_rem_pio2+0x2fe>
 800893a:	f1ba 0f02 	cmp.w	sl, #2
 800893e:	f000 80c1 	beq.w	8008ac4 <__kernel_rem_pio2+0x344>
 8008942:	9b02      	ldr	r3, [sp, #8]
 8008944:	2b02      	cmp	r3, #2
 8008946:	d14a      	bne.n	80089de <__kernel_rem_pio2+0x25e>
 8008948:	4632      	mov	r2, r6
 800894a:	463b      	mov	r3, r7
 800894c:	2000      	movs	r0, #0
 800894e:	4958      	ldr	r1, [pc, #352]	; (8008ab0 <__kernel_rem_pio2+0x330>)
 8008950:	f7f7 fc46 	bl	80001e0 <__aeabi_dsub>
 8008954:	4606      	mov	r6, r0
 8008956:	460f      	mov	r7, r1
 8008958:	2d00      	cmp	r5, #0
 800895a:	d040      	beq.n	80089de <__kernel_rem_pio2+0x25e>
 800895c:	4650      	mov	r0, sl
 800895e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8008aa0 <__kernel_rem_pio2+0x320>
 8008962:	f000 fb99 	bl	8009098 <scalbn>
 8008966:	4630      	mov	r0, r6
 8008968:	4639      	mov	r1, r7
 800896a:	ec53 2b10 	vmov	r2, r3, d0
 800896e:	f7f7 fc37 	bl	80001e0 <__aeabi_dsub>
 8008972:	4606      	mov	r6, r0
 8008974:	460f      	mov	r7, r1
 8008976:	e032      	b.n	80089de <__kernel_rem_pio2+0x25e>
 8008978:	2200      	movs	r2, #0
 800897a:	4b4e      	ldr	r3, [pc, #312]	; (8008ab4 <__kernel_rem_pio2+0x334>)
 800897c:	4640      	mov	r0, r8
 800897e:	4649      	mov	r1, r9
 8008980:	f7f7 fde6 	bl	8000550 <__aeabi_dmul>
 8008984:	f7f8 f894 	bl	8000ab0 <__aeabi_d2iz>
 8008988:	f7f7 fd78 	bl	800047c <__aeabi_i2d>
 800898c:	2200      	movs	r2, #0
 800898e:	4b4a      	ldr	r3, [pc, #296]	; (8008ab8 <__kernel_rem_pio2+0x338>)
 8008990:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008994:	f7f7 fddc 	bl	8000550 <__aeabi_dmul>
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	4640      	mov	r0, r8
 800899e:	4649      	mov	r1, r9
 80089a0:	f7f7 fc1e 	bl	80001e0 <__aeabi_dsub>
 80089a4:	f7f8 f884 	bl	8000ab0 <__aeabi_d2iz>
 80089a8:	ab0e      	add	r3, sp, #56	; 0x38
 80089aa:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80089ae:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80089b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089b6:	f7f7 fc15 	bl	80001e4 <__adddf3>
 80089ba:	3501      	adds	r5, #1
 80089bc:	4680      	mov	r8, r0
 80089be:	4689      	mov	r9, r1
 80089c0:	e75e      	b.n	8008880 <__kernel_rem_pio2+0x100>
 80089c2:	d105      	bne.n	80089d0 <__kernel_rem_pio2+0x250>
 80089c4:	1e63      	subs	r3, r4, #1
 80089c6:	aa0e      	add	r2, sp, #56	; 0x38
 80089c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80089cc:	15c3      	asrs	r3, r0, #23
 80089ce:	e79f      	b.n	8008910 <__kernel_rem_pio2+0x190>
 80089d0:	2200      	movs	r2, #0
 80089d2:	4b3a      	ldr	r3, [pc, #232]	; (8008abc <__kernel_rem_pio2+0x33c>)
 80089d4:	f7f8 f842 	bl	8000a5c <__aeabi_dcmpge>
 80089d8:	2800      	cmp	r0, #0
 80089da:	d139      	bne.n	8008a50 <__kernel_rem_pio2+0x2d0>
 80089dc:	9002      	str	r0, [sp, #8]
 80089de:	2200      	movs	r2, #0
 80089e0:	2300      	movs	r3, #0
 80089e2:	4630      	mov	r0, r6
 80089e4:	4639      	mov	r1, r7
 80089e6:	f7f8 f81b 	bl	8000a20 <__aeabi_dcmpeq>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	f000 80c7 	beq.w	8008b7e <__kernel_rem_pio2+0x3fe>
 80089f0:	1e65      	subs	r5, r4, #1
 80089f2:	462b      	mov	r3, r5
 80089f4:	2200      	movs	r2, #0
 80089f6:	9904      	ldr	r1, [sp, #16]
 80089f8:	428b      	cmp	r3, r1
 80089fa:	da6a      	bge.n	8008ad2 <__kernel_rem_pio2+0x352>
 80089fc:	2a00      	cmp	r2, #0
 80089fe:	f000 8088 	beq.w	8008b12 <__kernel_rem_pio2+0x392>
 8008a02:	ab0e      	add	r3, sp, #56	; 0x38
 8008a04:	f1aa 0a18 	sub.w	sl, sl, #24
 8008a08:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f000 80b4 	beq.w	8008b7a <__kernel_rem_pio2+0x3fa>
 8008a12:	4650      	mov	r0, sl
 8008a14:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8008aa0 <__kernel_rem_pio2+0x320>
 8008a18:	f000 fb3e 	bl	8009098 <scalbn>
 8008a1c:	00ec      	lsls	r4, r5, #3
 8008a1e:	ab72      	add	r3, sp, #456	; 0x1c8
 8008a20:	191e      	adds	r6, r3, r4
 8008a22:	ec59 8b10 	vmov	r8, r9, d0
 8008a26:	f106 0a08 	add.w	sl, r6, #8
 8008a2a:	462f      	mov	r7, r5
 8008a2c:	2f00      	cmp	r7, #0
 8008a2e:	f280 80df 	bge.w	8008bf0 <__kernel_rem_pio2+0x470>
 8008a32:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8008a98 <__kernel_rem_pio2+0x318>
 8008a36:	f04f 0a00 	mov.w	sl, #0
 8008a3a:	eba5 030a 	sub.w	r3, r5, sl
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f2c0 810a 	blt.w	8008c58 <__kernel_rem_pio2+0x4d8>
 8008a44:	f8df b078 	ldr.w	fp, [pc, #120]	; 8008ac0 <__kernel_rem_pio2+0x340>
 8008a48:	ec59 8b18 	vmov	r8, r9, d8
 8008a4c:	2700      	movs	r7, #0
 8008a4e:	e0f5      	b.n	8008c3c <__kernel_rem_pio2+0x4bc>
 8008a50:	2302      	movs	r3, #2
 8008a52:	9302      	str	r3, [sp, #8]
 8008a54:	e760      	b.n	8008918 <__kernel_rem_pio2+0x198>
 8008a56:	ab0e      	add	r3, sp, #56	; 0x38
 8008a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a5c:	b94d      	cbnz	r5, 8008a72 <__kernel_rem_pio2+0x2f2>
 8008a5e:	b12b      	cbz	r3, 8008a6c <__kernel_rem_pio2+0x2ec>
 8008a60:	a80e      	add	r0, sp, #56	; 0x38
 8008a62:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008a66:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	3201      	adds	r2, #1
 8008a6e:	461d      	mov	r5, r3
 8008a70:	e759      	b.n	8008926 <__kernel_rem_pio2+0x1a6>
 8008a72:	a80e      	add	r0, sp, #56	; 0x38
 8008a74:	1acb      	subs	r3, r1, r3
 8008a76:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8008a7a:	462b      	mov	r3, r5
 8008a7c:	e7f6      	b.n	8008a6c <__kernel_rem_pio2+0x2ec>
 8008a7e:	1e62      	subs	r2, r4, #1
 8008a80:	ab0e      	add	r3, sp, #56	; 0x38
 8008a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a86:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008a8a:	a90e      	add	r1, sp, #56	; 0x38
 8008a8c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008a90:	e757      	b.n	8008942 <__kernel_rem_pio2+0x1c2>
 8008a92:	bf00      	nop
 8008a94:	f3af 8000 	nop.w
	...
 8008aa4:	3ff00000 	.word	0x3ff00000
 8008aa8:	080095e0 	.word	0x080095e0
 8008aac:	40200000 	.word	0x40200000
 8008ab0:	3ff00000 	.word	0x3ff00000
 8008ab4:	3e700000 	.word	0x3e700000
 8008ab8:	41700000 	.word	0x41700000
 8008abc:	3fe00000 	.word	0x3fe00000
 8008ac0:	080095a0 	.word	0x080095a0
 8008ac4:	1e62      	subs	r2, r4, #1
 8008ac6:	ab0e      	add	r3, sp, #56	; 0x38
 8008ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008acc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008ad0:	e7db      	b.n	8008a8a <__kernel_rem_pio2+0x30a>
 8008ad2:	a90e      	add	r1, sp, #56	; 0x38
 8008ad4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	430a      	orrs	r2, r1
 8008adc:	e78b      	b.n	80089f6 <__kernel_rem_pio2+0x276>
 8008ade:	3301      	adds	r3, #1
 8008ae0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008ae4:	2900      	cmp	r1, #0
 8008ae6:	d0fa      	beq.n	8008ade <__kernel_rem_pio2+0x35e>
 8008ae8:	9a08      	ldr	r2, [sp, #32]
 8008aea:	4422      	add	r2, r4
 8008aec:	00d2      	lsls	r2, r2, #3
 8008aee:	a922      	add	r1, sp, #136	; 0x88
 8008af0:	18e3      	adds	r3, r4, r3
 8008af2:	9206      	str	r2, [sp, #24]
 8008af4:	440a      	add	r2, r1
 8008af6:	9302      	str	r3, [sp, #8]
 8008af8:	f10b 0108 	add.w	r1, fp, #8
 8008afc:	f102 0308 	add.w	r3, r2, #8
 8008b00:	1c66      	adds	r6, r4, #1
 8008b02:	910a      	str	r1, [sp, #40]	; 0x28
 8008b04:	2500      	movs	r5, #0
 8008b06:	930d      	str	r3, [sp, #52]	; 0x34
 8008b08:	9b02      	ldr	r3, [sp, #8]
 8008b0a:	42b3      	cmp	r3, r6
 8008b0c:	da04      	bge.n	8008b18 <__kernel_rem_pio2+0x398>
 8008b0e:	461c      	mov	r4, r3
 8008b10:	e6a6      	b.n	8008860 <__kernel_rem_pio2+0xe0>
 8008b12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b14:	2301      	movs	r3, #1
 8008b16:	e7e3      	b.n	8008ae0 <__kernel_rem_pio2+0x360>
 8008b18:	9b06      	ldr	r3, [sp, #24]
 8008b1a:	18ef      	adds	r7, r5, r3
 8008b1c:	ab22      	add	r3, sp, #136	; 0x88
 8008b1e:	441f      	add	r7, r3
 8008b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b22:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008b26:	f7f7 fca9 	bl	800047c <__aeabi_i2d>
 8008b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b2c:	461c      	mov	r4, r3
 8008b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b30:	e9c7 0100 	strd	r0, r1, [r7]
 8008b34:	eb03 0b05 	add.w	fp, r3, r5
 8008b38:	2700      	movs	r7, #0
 8008b3a:	f04f 0800 	mov.w	r8, #0
 8008b3e:	f04f 0900 	mov.w	r9, #0
 8008b42:	9b07      	ldr	r3, [sp, #28]
 8008b44:	429f      	cmp	r7, r3
 8008b46:	dd08      	ble.n	8008b5a <__kernel_rem_pio2+0x3da>
 8008b48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b4a:	aa72      	add	r2, sp, #456	; 0x1c8
 8008b4c:	18eb      	adds	r3, r5, r3
 8008b4e:	4413      	add	r3, r2
 8008b50:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8008b54:	3601      	adds	r6, #1
 8008b56:	3508      	adds	r5, #8
 8008b58:	e7d6      	b.n	8008b08 <__kernel_rem_pio2+0x388>
 8008b5a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008b5e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008b62:	f7f7 fcf5 	bl	8000550 <__aeabi_dmul>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	f7f7 fb39 	bl	80001e4 <__adddf3>
 8008b72:	3701      	adds	r7, #1
 8008b74:	4680      	mov	r8, r0
 8008b76:	4689      	mov	r9, r1
 8008b78:	e7e3      	b.n	8008b42 <__kernel_rem_pio2+0x3c2>
 8008b7a:	3d01      	subs	r5, #1
 8008b7c:	e741      	b.n	8008a02 <__kernel_rem_pio2+0x282>
 8008b7e:	f1ca 0000 	rsb	r0, sl, #0
 8008b82:	ec47 6b10 	vmov	d0, r6, r7
 8008b86:	f000 fa87 	bl	8009098 <scalbn>
 8008b8a:	ec57 6b10 	vmov	r6, r7, d0
 8008b8e:	2200      	movs	r2, #0
 8008b90:	4b99      	ldr	r3, [pc, #612]	; (8008df8 <__kernel_rem_pio2+0x678>)
 8008b92:	ee10 0a10 	vmov	r0, s0
 8008b96:	4639      	mov	r1, r7
 8008b98:	f7f7 ff60 	bl	8000a5c <__aeabi_dcmpge>
 8008b9c:	b1f8      	cbz	r0, 8008bde <__kernel_rem_pio2+0x45e>
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	4b96      	ldr	r3, [pc, #600]	; (8008dfc <__kernel_rem_pio2+0x67c>)
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	f7f7 fcd3 	bl	8000550 <__aeabi_dmul>
 8008baa:	f7f7 ff81 	bl	8000ab0 <__aeabi_d2iz>
 8008bae:	4680      	mov	r8, r0
 8008bb0:	f7f7 fc64 	bl	800047c <__aeabi_i2d>
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	4b90      	ldr	r3, [pc, #576]	; (8008df8 <__kernel_rem_pio2+0x678>)
 8008bb8:	f7f7 fcca 	bl	8000550 <__aeabi_dmul>
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	f7f7 fb0c 	bl	80001e0 <__aeabi_dsub>
 8008bc8:	f7f7 ff72 	bl	8000ab0 <__aeabi_d2iz>
 8008bcc:	1c65      	adds	r5, r4, #1
 8008bce:	ab0e      	add	r3, sp, #56	; 0x38
 8008bd0:	f10a 0a18 	add.w	sl, sl, #24
 8008bd4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008bd8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008bdc:	e719      	b.n	8008a12 <__kernel_rem_pio2+0x292>
 8008bde:	4630      	mov	r0, r6
 8008be0:	4639      	mov	r1, r7
 8008be2:	f7f7 ff65 	bl	8000ab0 <__aeabi_d2iz>
 8008be6:	ab0e      	add	r3, sp, #56	; 0x38
 8008be8:	4625      	mov	r5, r4
 8008bea:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008bee:	e710      	b.n	8008a12 <__kernel_rem_pio2+0x292>
 8008bf0:	ab0e      	add	r3, sp, #56	; 0x38
 8008bf2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008bf6:	f7f7 fc41 	bl	800047c <__aeabi_i2d>
 8008bfa:	4642      	mov	r2, r8
 8008bfc:	464b      	mov	r3, r9
 8008bfe:	f7f7 fca7 	bl	8000550 <__aeabi_dmul>
 8008c02:	2200      	movs	r2, #0
 8008c04:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008c08:	4b7c      	ldr	r3, [pc, #496]	; (8008dfc <__kernel_rem_pio2+0x67c>)
 8008c0a:	4640      	mov	r0, r8
 8008c0c:	4649      	mov	r1, r9
 8008c0e:	f7f7 fc9f 	bl	8000550 <__aeabi_dmul>
 8008c12:	3f01      	subs	r7, #1
 8008c14:	4680      	mov	r8, r0
 8008c16:	4689      	mov	r9, r1
 8008c18:	e708      	b.n	8008a2c <__kernel_rem_pio2+0x2ac>
 8008c1a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8008c26:	f7f7 fc93 	bl	8000550 <__aeabi_dmul>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	4640      	mov	r0, r8
 8008c30:	4649      	mov	r1, r9
 8008c32:	f7f7 fad7 	bl	80001e4 <__adddf3>
 8008c36:	3701      	adds	r7, #1
 8008c38:	4680      	mov	r8, r0
 8008c3a:	4689      	mov	r9, r1
 8008c3c:	9b04      	ldr	r3, [sp, #16]
 8008c3e:	429f      	cmp	r7, r3
 8008c40:	dc01      	bgt.n	8008c46 <__kernel_rem_pio2+0x4c6>
 8008c42:	45ba      	cmp	sl, r7
 8008c44:	dae9      	bge.n	8008c1a <__kernel_rem_pio2+0x49a>
 8008c46:	ab4a      	add	r3, sp, #296	; 0x128
 8008c48:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008c4c:	e9c3 8900 	strd	r8, r9, [r3]
 8008c50:	f10a 0a01 	add.w	sl, sl, #1
 8008c54:	3e08      	subs	r6, #8
 8008c56:	e6f0      	b.n	8008a3a <__kernel_rem_pio2+0x2ba>
 8008c58:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d85b      	bhi.n	8008d16 <__kernel_rem_pio2+0x596>
 8008c5e:	e8df f003 	tbb	[pc, r3]
 8008c62:	264a      	.short	0x264a
 8008c64:	0226      	.short	0x0226
 8008c66:	ab9a      	add	r3, sp, #616	; 0x268
 8008c68:	441c      	add	r4, r3
 8008c6a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008c6e:	46a2      	mov	sl, r4
 8008c70:	46ab      	mov	fp, r5
 8008c72:	f1bb 0f00 	cmp.w	fp, #0
 8008c76:	dc6c      	bgt.n	8008d52 <__kernel_rem_pio2+0x5d2>
 8008c78:	46a2      	mov	sl, r4
 8008c7a:	46ab      	mov	fp, r5
 8008c7c:	f1bb 0f01 	cmp.w	fp, #1
 8008c80:	f300 8086 	bgt.w	8008d90 <__kernel_rem_pio2+0x610>
 8008c84:	2000      	movs	r0, #0
 8008c86:	2100      	movs	r1, #0
 8008c88:	2d01      	cmp	r5, #1
 8008c8a:	f300 80a0 	bgt.w	8008dce <__kernel_rem_pio2+0x64e>
 8008c8e:	9b02      	ldr	r3, [sp, #8]
 8008c90:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8008c94:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f040 809e 	bne.w	8008dda <__kernel_rem_pio2+0x65a>
 8008c9e:	9b01      	ldr	r3, [sp, #4]
 8008ca0:	e9c3 7800 	strd	r7, r8, [r3]
 8008ca4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008ca8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008cac:	e033      	b.n	8008d16 <__kernel_rem_pio2+0x596>
 8008cae:	3408      	adds	r4, #8
 8008cb0:	ab4a      	add	r3, sp, #296	; 0x128
 8008cb2:	441c      	add	r4, r3
 8008cb4:	462e      	mov	r6, r5
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	2100      	movs	r1, #0
 8008cba:	2e00      	cmp	r6, #0
 8008cbc:	da3a      	bge.n	8008d34 <__kernel_rem_pio2+0x5b4>
 8008cbe:	9b02      	ldr	r3, [sp, #8]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d03d      	beq.n	8008d40 <__kernel_rem_pio2+0x5c0>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008cca:	9c01      	ldr	r4, [sp, #4]
 8008ccc:	e9c4 2300 	strd	r2, r3, [r4]
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	460b      	mov	r3, r1
 8008cd4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8008cd8:	f7f7 fa82 	bl	80001e0 <__aeabi_dsub>
 8008cdc:	ae4c      	add	r6, sp, #304	; 0x130
 8008cde:	2401      	movs	r4, #1
 8008ce0:	42a5      	cmp	r5, r4
 8008ce2:	da30      	bge.n	8008d46 <__kernel_rem_pio2+0x5c6>
 8008ce4:	9b02      	ldr	r3, [sp, #8]
 8008ce6:	b113      	cbz	r3, 8008cee <__kernel_rem_pio2+0x56e>
 8008ce8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008cec:	4619      	mov	r1, r3
 8008cee:	9b01      	ldr	r3, [sp, #4]
 8008cf0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008cf4:	e00f      	b.n	8008d16 <__kernel_rem_pio2+0x596>
 8008cf6:	ab9a      	add	r3, sp, #616	; 0x268
 8008cf8:	441c      	add	r4, r3
 8008cfa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008cfe:	2000      	movs	r0, #0
 8008d00:	2100      	movs	r1, #0
 8008d02:	2d00      	cmp	r5, #0
 8008d04:	da10      	bge.n	8008d28 <__kernel_rem_pio2+0x5a8>
 8008d06:	9b02      	ldr	r3, [sp, #8]
 8008d08:	b113      	cbz	r3, 8008d10 <__kernel_rem_pio2+0x590>
 8008d0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d0e:	4619      	mov	r1, r3
 8008d10:	9b01      	ldr	r3, [sp, #4]
 8008d12:	e9c3 0100 	strd	r0, r1, [r3]
 8008d16:	9b06      	ldr	r3, [sp, #24]
 8008d18:	f003 0007 	and.w	r0, r3, #7
 8008d1c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008d20:	ecbd 8b02 	vpop	{d8}
 8008d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d28:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008d2c:	f7f7 fa5a 	bl	80001e4 <__adddf3>
 8008d30:	3d01      	subs	r5, #1
 8008d32:	e7e6      	b.n	8008d02 <__kernel_rem_pio2+0x582>
 8008d34:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008d38:	f7f7 fa54 	bl	80001e4 <__adddf3>
 8008d3c:	3e01      	subs	r6, #1
 8008d3e:	e7bc      	b.n	8008cba <__kernel_rem_pio2+0x53a>
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	e7c1      	b.n	8008cca <__kernel_rem_pio2+0x54a>
 8008d46:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008d4a:	f7f7 fa4b 	bl	80001e4 <__adddf3>
 8008d4e:	3401      	adds	r4, #1
 8008d50:	e7c6      	b.n	8008ce0 <__kernel_rem_pio2+0x560>
 8008d52:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8008d56:	ed3a 7b02 	vldmdb	sl!, {d7}
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	ec53 2b17 	vmov	r2, r3, d7
 8008d60:	4649      	mov	r1, r9
 8008d62:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008d66:	f7f7 fa3d 	bl	80001e4 <__adddf3>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4606      	mov	r6, r0
 8008d70:	460f      	mov	r7, r1
 8008d72:	4640      	mov	r0, r8
 8008d74:	4649      	mov	r1, r9
 8008d76:	f7f7 fa33 	bl	80001e0 <__aeabi_dsub>
 8008d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d7e:	f7f7 fa31 	bl	80001e4 <__adddf3>
 8008d82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d86:	e9ca 0100 	strd	r0, r1, [sl]
 8008d8a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8008d8e:	e770      	b.n	8008c72 <__kernel_rem_pio2+0x4f2>
 8008d90:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8008d94:	ed3a 7b02 	vldmdb	sl!, {d7}
 8008d98:	4630      	mov	r0, r6
 8008d9a:	ec53 2b17 	vmov	r2, r3, d7
 8008d9e:	4639      	mov	r1, r7
 8008da0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008da4:	f7f7 fa1e 	bl	80001e4 <__adddf3>
 8008da8:	4602      	mov	r2, r0
 8008daa:	460b      	mov	r3, r1
 8008dac:	4680      	mov	r8, r0
 8008dae:	4689      	mov	r9, r1
 8008db0:	4630      	mov	r0, r6
 8008db2:	4639      	mov	r1, r7
 8008db4:	f7f7 fa14 	bl	80001e0 <__aeabi_dsub>
 8008db8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dbc:	f7f7 fa12 	bl	80001e4 <__adddf3>
 8008dc0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dc4:	e9ca 0100 	strd	r0, r1, [sl]
 8008dc8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8008dcc:	e756      	b.n	8008c7c <__kernel_rem_pio2+0x4fc>
 8008dce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008dd2:	f7f7 fa07 	bl	80001e4 <__adddf3>
 8008dd6:	3d01      	subs	r5, #1
 8008dd8:	e756      	b.n	8008c88 <__kernel_rem_pio2+0x508>
 8008dda:	9b01      	ldr	r3, [sp, #4]
 8008ddc:	9a01      	ldr	r2, [sp, #4]
 8008dde:	601f      	str	r7, [r3, #0]
 8008de0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008de4:	605c      	str	r4, [r3, #4]
 8008de6:	609d      	str	r5, [r3, #8]
 8008de8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008dec:	60d3      	str	r3, [r2, #12]
 8008dee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008df2:	6110      	str	r0, [r2, #16]
 8008df4:	6153      	str	r3, [r2, #20]
 8008df6:	e78e      	b.n	8008d16 <__kernel_rem_pio2+0x596>
 8008df8:	41700000 	.word	0x41700000
 8008dfc:	3e700000 	.word	0x3e700000

08008e00 <__kernel_sin>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	ec55 4b10 	vmov	r4, r5, d0
 8008e08:	b085      	sub	sp, #20
 8008e0a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008e0e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008e12:	ed8d 1b00 	vstr	d1, [sp]
 8008e16:	9002      	str	r0, [sp, #8]
 8008e18:	da06      	bge.n	8008e28 <__kernel_sin+0x28>
 8008e1a:	ee10 0a10 	vmov	r0, s0
 8008e1e:	4629      	mov	r1, r5
 8008e20:	f7f7 fe46 	bl	8000ab0 <__aeabi_d2iz>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	d051      	beq.n	8008ecc <__kernel_sin+0xcc>
 8008e28:	4622      	mov	r2, r4
 8008e2a:	462b      	mov	r3, r5
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	4629      	mov	r1, r5
 8008e30:	f7f7 fb8e 	bl	8000550 <__aeabi_dmul>
 8008e34:	4682      	mov	sl, r0
 8008e36:	468b      	mov	fp, r1
 8008e38:	4602      	mov	r2, r0
 8008e3a:	460b      	mov	r3, r1
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	4629      	mov	r1, r5
 8008e40:	f7f7 fb86 	bl	8000550 <__aeabi_dmul>
 8008e44:	a341      	add	r3, pc, #260	; (adr r3, 8008f4c <__kernel_sin+0x14c>)
 8008e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4a:	4680      	mov	r8, r0
 8008e4c:	4689      	mov	r9, r1
 8008e4e:	4650      	mov	r0, sl
 8008e50:	4659      	mov	r1, fp
 8008e52:	f7f7 fb7d 	bl	8000550 <__aeabi_dmul>
 8008e56:	a33f      	add	r3, pc, #252	; (adr r3, 8008f54 <__kernel_sin+0x154>)
 8008e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5c:	f7f7 f9c0 	bl	80001e0 <__aeabi_dsub>
 8008e60:	4652      	mov	r2, sl
 8008e62:	465b      	mov	r3, fp
 8008e64:	f7f7 fb74 	bl	8000550 <__aeabi_dmul>
 8008e68:	a33c      	add	r3, pc, #240	; (adr r3, 8008f5c <__kernel_sin+0x15c>)
 8008e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6e:	f7f7 f9b9 	bl	80001e4 <__adddf3>
 8008e72:	4652      	mov	r2, sl
 8008e74:	465b      	mov	r3, fp
 8008e76:	f7f7 fb6b 	bl	8000550 <__aeabi_dmul>
 8008e7a:	a33a      	add	r3, pc, #232	; (adr r3, 8008f64 <__kernel_sin+0x164>)
 8008e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e80:	f7f7 f9ae 	bl	80001e0 <__aeabi_dsub>
 8008e84:	4652      	mov	r2, sl
 8008e86:	465b      	mov	r3, fp
 8008e88:	f7f7 fb62 	bl	8000550 <__aeabi_dmul>
 8008e8c:	a337      	add	r3, pc, #220	; (adr r3, 8008f6c <__kernel_sin+0x16c>)
 8008e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e92:	f7f7 f9a7 	bl	80001e4 <__adddf3>
 8008e96:	9b02      	ldr	r3, [sp, #8]
 8008e98:	4606      	mov	r6, r0
 8008e9a:	460f      	mov	r7, r1
 8008e9c:	b9db      	cbnz	r3, 8008ed6 <__kernel_sin+0xd6>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4650      	mov	r0, sl
 8008ea4:	4659      	mov	r1, fp
 8008ea6:	f7f7 fb53 	bl	8000550 <__aeabi_dmul>
 8008eaa:	a325      	add	r3, pc, #148	; (adr r3, 8008f40 <__kernel_sin+0x140>)
 8008eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb0:	f7f7 f996 	bl	80001e0 <__aeabi_dsub>
 8008eb4:	4642      	mov	r2, r8
 8008eb6:	464b      	mov	r3, r9
 8008eb8:	f7f7 fb4a 	bl	8000550 <__aeabi_dmul>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	f7f7 f98e 	bl	80001e4 <__adddf3>
 8008ec8:	4604      	mov	r4, r0
 8008eca:	460d      	mov	r5, r1
 8008ecc:	ec45 4b10 	vmov	d0, r4, r5
 8008ed0:	b005      	add	sp, #20
 8008ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	4b1b      	ldr	r3, [pc, #108]	; (8008f48 <__kernel_sin+0x148>)
 8008eda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ede:	f7f7 fb37 	bl	8000550 <__aeabi_dmul>
 8008ee2:	4632      	mov	r2, r6
 8008ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ee8:	463b      	mov	r3, r7
 8008eea:	4640      	mov	r0, r8
 8008eec:	4649      	mov	r1, r9
 8008eee:	f7f7 fb2f 	bl	8000550 <__aeabi_dmul>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008efa:	f7f7 f971 	bl	80001e0 <__aeabi_dsub>
 8008efe:	4652      	mov	r2, sl
 8008f00:	465b      	mov	r3, fp
 8008f02:	f7f7 fb25 	bl	8000550 <__aeabi_dmul>
 8008f06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f0a:	f7f7 f969 	bl	80001e0 <__aeabi_dsub>
 8008f0e:	a30c      	add	r3, pc, #48	; (adr r3, 8008f40 <__kernel_sin+0x140>)
 8008f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f14:	4606      	mov	r6, r0
 8008f16:	460f      	mov	r7, r1
 8008f18:	4640      	mov	r0, r8
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	f7f7 fb18 	bl	8000550 <__aeabi_dmul>
 8008f20:	4602      	mov	r2, r0
 8008f22:	460b      	mov	r3, r1
 8008f24:	4630      	mov	r0, r6
 8008f26:	4639      	mov	r1, r7
 8008f28:	f7f7 f95c 	bl	80001e4 <__adddf3>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	460b      	mov	r3, r1
 8008f30:	4620      	mov	r0, r4
 8008f32:	4629      	mov	r1, r5
 8008f34:	f7f7 f954 	bl	80001e0 <__aeabi_dsub>
 8008f38:	e7c6      	b.n	8008ec8 <__kernel_sin+0xc8>
 8008f3a:	bf00      	nop
 8008f3c:	f3af 8000 	nop.w
 8008f40:	55555549 	.word	0x55555549
 8008f44:	3fc55555 	.word	0x3fc55555
 8008f48:	3fe00000 	.word	0x3fe00000
 8008f4c:	5acfd57c 	.word	0x5acfd57c
 8008f50:	3de5d93a 	.word	0x3de5d93a
 8008f54:	8a2b9ceb 	.word	0x8a2b9ceb
 8008f58:	3e5ae5e6 	.word	0x3e5ae5e6
 8008f5c:	57b1fe7d 	.word	0x57b1fe7d
 8008f60:	3ec71de3 	.word	0x3ec71de3
 8008f64:	19c161d5 	.word	0x19c161d5
 8008f68:	3f2a01a0 	.word	0x3f2a01a0
 8008f6c:	1110f8a6 	.word	0x1110f8a6
 8008f70:	3f811111 	.word	0x3f811111

08008f74 <fabs>:
 8008f74:	ec51 0b10 	vmov	r0, r1, d0
 8008f78:	ee10 2a10 	vmov	r2, s0
 8008f7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008f80:	ec43 2b10 	vmov	d0, r2, r3
 8008f84:	4770      	bx	lr
	...

08008f88 <floor>:
 8008f88:	ec51 0b10 	vmov	r0, r1, d0
 8008f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f90:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008f94:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008f98:	2e13      	cmp	r6, #19
 8008f9a:	460c      	mov	r4, r1
 8008f9c:	ee10 5a10 	vmov	r5, s0
 8008fa0:	4680      	mov	r8, r0
 8008fa2:	dc34      	bgt.n	800900e <floor+0x86>
 8008fa4:	2e00      	cmp	r6, #0
 8008fa6:	da16      	bge.n	8008fd6 <floor+0x4e>
 8008fa8:	a335      	add	r3, pc, #212	; (adr r3, 8009080 <floor+0xf8>)
 8008faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fae:	f7f7 f919 	bl	80001e4 <__adddf3>
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	f7f7 fd5b 	bl	8000a70 <__aeabi_dcmpgt>
 8008fba:	b148      	cbz	r0, 8008fd0 <floor+0x48>
 8008fbc:	2c00      	cmp	r4, #0
 8008fbe:	da59      	bge.n	8009074 <floor+0xec>
 8008fc0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008fc4:	4a30      	ldr	r2, [pc, #192]	; (8009088 <floor+0x100>)
 8008fc6:	432b      	orrs	r3, r5
 8008fc8:	2500      	movs	r5, #0
 8008fca:	42ab      	cmp	r3, r5
 8008fcc:	bf18      	it	ne
 8008fce:	4614      	movne	r4, r2
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	e025      	b.n	8009022 <floor+0x9a>
 8008fd6:	4f2d      	ldr	r7, [pc, #180]	; (800908c <floor+0x104>)
 8008fd8:	4137      	asrs	r7, r6
 8008fda:	ea01 0307 	and.w	r3, r1, r7
 8008fde:	4303      	orrs	r3, r0
 8008fe0:	d01f      	beq.n	8009022 <floor+0x9a>
 8008fe2:	a327      	add	r3, pc, #156	; (adr r3, 8009080 <floor+0xf8>)
 8008fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe8:	f7f7 f8fc 	bl	80001e4 <__adddf3>
 8008fec:	2200      	movs	r2, #0
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f7f7 fd3e 	bl	8000a70 <__aeabi_dcmpgt>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d0eb      	beq.n	8008fd0 <floor+0x48>
 8008ff8:	2c00      	cmp	r4, #0
 8008ffa:	bfbe      	ittt	lt
 8008ffc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009000:	fa43 f606 	asrlt.w	r6, r3, r6
 8009004:	19a4      	addlt	r4, r4, r6
 8009006:	ea24 0407 	bic.w	r4, r4, r7
 800900a:	2500      	movs	r5, #0
 800900c:	e7e0      	b.n	8008fd0 <floor+0x48>
 800900e:	2e33      	cmp	r6, #51	; 0x33
 8009010:	dd0b      	ble.n	800902a <floor+0xa2>
 8009012:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009016:	d104      	bne.n	8009022 <floor+0x9a>
 8009018:	ee10 2a10 	vmov	r2, s0
 800901c:	460b      	mov	r3, r1
 800901e:	f7f7 f8e1 	bl	80001e4 <__adddf3>
 8009022:	ec41 0b10 	vmov	d0, r0, r1
 8009026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800902a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800902e:	f04f 33ff 	mov.w	r3, #4294967295
 8009032:	fa23 f707 	lsr.w	r7, r3, r7
 8009036:	4207      	tst	r7, r0
 8009038:	d0f3      	beq.n	8009022 <floor+0x9a>
 800903a:	a311      	add	r3, pc, #68	; (adr r3, 8009080 <floor+0xf8>)
 800903c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009040:	f7f7 f8d0 	bl	80001e4 <__adddf3>
 8009044:	2200      	movs	r2, #0
 8009046:	2300      	movs	r3, #0
 8009048:	f7f7 fd12 	bl	8000a70 <__aeabi_dcmpgt>
 800904c:	2800      	cmp	r0, #0
 800904e:	d0bf      	beq.n	8008fd0 <floor+0x48>
 8009050:	2c00      	cmp	r4, #0
 8009052:	da02      	bge.n	800905a <floor+0xd2>
 8009054:	2e14      	cmp	r6, #20
 8009056:	d103      	bne.n	8009060 <floor+0xd8>
 8009058:	3401      	adds	r4, #1
 800905a:	ea25 0507 	bic.w	r5, r5, r7
 800905e:	e7b7      	b.n	8008fd0 <floor+0x48>
 8009060:	2301      	movs	r3, #1
 8009062:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009066:	fa03 f606 	lsl.w	r6, r3, r6
 800906a:	4435      	add	r5, r6
 800906c:	4545      	cmp	r5, r8
 800906e:	bf38      	it	cc
 8009070:	18e4      	addcc	r4, r4, r3
 8009072:	e7f2      	b.n	800905a <floor+0xd2>
 8009074:	2500      	movs	r5, #0
 8009076:	462c      	mov	r4, r5
 8009078:	e7aa      	b.n	8008fd0 <floor+0x48>
 800907a:	bf00      	nop
 800907c:	f3af 8000 	nop.w
 8009080:	8800759c 	.word	0x8800759c
 8009084:	7e37e43c 	.word	0x7e37e43c
 8009088:	bff00000 	.word	0xbff00000
 800908c:	000fffff 	.word	0x000fffff

08009090 <matherr>:
 8009090:	2000      	movs	r0, #0
 8009092:	4770      	bx	lr
 8009094:	0000      	movs	r0, r0
	...

08009098 <scalbn>:
 8009098:	b570      	push	{r4, r5, r6, lr}
 800909a:	ec55 4b10 	vmov	r4, r5, d0
 800909e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80090a2:	4606      	mov	r6, r0
 80090a4:	462b      	mov	r3, r5
 80090a6:	b9aa      	cbnz	r2, 80090d4 <scalbn+0x3c>
 80090a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80090ac:	4323      	orrs	r3, r4
 80090ae:	d03b      	beq.n	8009128 <scalbn+0x90>
 80090b0:	4b31      	ldr	r3, [pc, #196]	; (8009178 <scalbn+0xe0>)
 80090b2:	4629      	mov	r1, r5
 80090b4:	2200      	movs	r2, #0
 80090b6:	ee10 0a10 	vmov	r0, s0
 80090ba:	f7f7 fa49 	bl	8000550 <__aeabi_dmul>
 80090be:	4b2f      	ldr	r3, [pc, #188]	; (800917c <scalbn+0xe4>)
 80090c0:	429e      	cmp	r6, r3
 80090c2:	4604      	mov	r4, r0
 80090c4:	460d      	mov	r5, r1
 80090c6:	da12      	bge.n	80090ee <scalbn+0x56>
 80090c8:	a327      	add	r3, pc, #156	; (adr r3, 8009168 <scalbn+0xd0>)
 80090ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ce:	f7f7 fa3f 	bl	8000550 <__aeabi_dmul>
 80090d2:	e009      	b.n	80090e8 <scalbn+0x50>
 80090d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80090d8:	428a      	cmp	r2, r1
 80090da:	d10c      	bne.n	80090f6 <scalbn+0x5e>
 80090dc:	ee10 2a10 	vmov	r2, s0
 80090e0:	4620      	mov	r0, r4
 80090e2:	4629      	mov	r1, r5
 80090e4:	f7f7 f87e 	bl	80001e4 <__adddf3>
 80090e8:	4604      	mov	r4, r0
 80090ea:	460d      	mov	r5, r1
 80090ec:	e01c      	b.n	8009128 <scalbn+0x90>
 80090ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80090f2:	460b      	mov	r3, r1
 80090f4:	3a36      	subs	r2, #54	; 0x36
 80090f6:	4432      	add	r2, r6
 80090f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80090fc:	428a      	cmp	r2, r1
 80090fe:	dd0b      	ble.n	8009118 <scalbn+0x80>
 8009100:	ec45 4b11 	vmov	d1, r4, r5
 8009104:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009170 <scalbn+0xd8>
 8009108:	f000 f83c 	bl	8009184 <copysign>
 800910c:	a318      	add	r3, pc, #96	; (adr r3, 8009170 <scalbn+0xd8>)
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	ec51 0b10 	vmov	r0, r1, d0
 8009116:	e7da      	b.n	80090ce <scalbn+0x36>
 8009118:	2a00      	cmp	r2, #0
 800911a:	dd08      	ble.n	800912e <scalbn+0x96>
 800911c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009120:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009124:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009128:	ec45 4b10 	vmov	d0, r4, r5
 800912c:	bd70      	pop	{r4, r5, r6, pc}
 800912e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009132:	da0d      	bge.n	8009150 <scalbn+0xb8>
 8009134:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009138:	429e      	cmp	r6, r3
 800913a:	ec45 4b11 	vmov	d1, r4, r5
 800913e:	dce1      	bgt.n	8009104 <scalbn+0x6c>
 8009140:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009168 <scalbn+0xd0>
 8009144:	f000 f81e 	bl	8009184 <copysign>
 8009148:	a307      	add	r3, pc, #28	; (adr r3, 8009168 <scalbn+0xd0>)
 800914a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914e:	e7e0      	b.n	8009112 <scalbn+0x7a>
 8009150:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009154:	3236      	adds	r2, #54	; 0x36
 8009156:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800915a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800915e:	4620      	mov	r0, r4
 8009160:	4629      	mov	r1, r5
 8009162:	2200      	movs	r2, #0
 8009164:	4b06      	ldr	r3, [pc, #24]	; (8009180 <scalbn+0xe8>)
 8009166:	e7b2      	b.n	80090ce <scalbn+0x36>
 8009168:	c2f8f359 	.word	0xc2f8f359
 800916c:	01a56e1f 	.word	0x01a56e1f
 8009170:	8800759c 	.word	0x8800759c
 8009174:	7e37e43c 	.word	0x7e37e43c
 8009178:	43500000 	.word	0x43500000
 800917c:	ffff3cb0 	.word	0xffff3cb0
 8009180:	3c900000 	.word	0x3c900000

08009184 <copysign>:
 8009184:	ec51 0b10 	vmov	r0, r1, d0
 8009188:	ee11 0a90 	vmov	r0, s3
 800918c:	ee10 2a10 	vmov	r2, s0
 8009190:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009194:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009198:	ea41 0300 	orr.w	r3, r1, r0
 800919c:	ec43 2b10 	vmov	d0, r2, r3
 80091a0:	4770      	bx	lr
	...

080091a4 <_init>:
 80091a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a6:	bf00      	nop
 80091a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091aa:	bc08      	pop	{r3}
 80091ac:	469e      	mov	lr, r3
 80091ae:	4770      	bx	lr

080091b0 <_fini>:
 80091b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091b2:	bf00      	nop
 80091b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091b6:	bc08      	pop	{r3}
 80091b8:	469e      	mov	lr, r3
 80091ba:	4770      	bx	lr
