/tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd {2 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity filtre_video
-- Compiling architecture A of filtre_video
** Warning: [14] /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd(192): (vcom-1272) Length of expected is 16; length of actual is 8.
** Warning: [14] /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd(193): (vcom-1272) Length of expected is 16; length of actual is 8.
** Warning: [14] /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd(194): (vcom-1272) Length of expected is 18; length of actual is 32.
** Warning: [14] /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/filtre_video.vhd(207): (vcom-1272) Length of expected is 18; length of actual is 20.

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd {1 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_SRAM.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity module_SRAM
-- Compiling architecture A of module_SRAM

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd {1 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/memoire_ligne.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity memoire_ligne
-- Compiling architecture A of memoire_ligne

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/sram.vhd {1 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/sram.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRAM
-- Compiling architecture arch of SRAM

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd {1 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_fenetrage.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity module_fenetrage
-- Compiling architecture A of module_fenetrage

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd {1 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/vhd_mouvement/module_diff.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity module_diff
-- Compiling architecture arch of module_diff

} {} {}} /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd {0 {vcom -work work -2002 -vopt /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bench
-- Compiling architecture A of bench
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(152): (vcom-1136) Unknown identifier "size".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(152): Bad expression in left operand of infix expression "+".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(152): No feasible entries for subprogram "TO_UNSIGNED".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(152): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(158): (vcom-1136) Unknown identifier "size".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(158): Bad expression in left operand of infix expression "+".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(158): No feasible entries for subprogram "TO_UNSIGNED".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(158): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(159): (vcom-1136) Unknown identifier "size".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(159): Bad expression in left operand of infix expression "+".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(159): Bad expression in left operand of infix expression "*".
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(159): Type error resolving infix expression "*" as type std.STANDARD.TIME.
** Error: /tp/xph3sic/xph3sic506/Documents/GPU-FPGA_project/bench/bench.vhd(192): VHDL Compiler exiting

} {9.0 22.0} {}}
