# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_Cafetera.srcs/sources_1/new/FSM.vhd" \
"../../../../VHDL_Cafetera.srcs/sim_1/new/FSM_tb.vhd" \

# Do not sort compile order
nosort
