{
  "main": {
    "id": "9cd198c6e066b1e2",
    "type": "split",
    "children": [
      {
        "id": "aea98a4966261d27",
        "type": "tabs",
        "children": [
          {
            "id": "e228e911fc2aee91",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "8 - Drafts/Atomic Notes/Simplified open-loop transfer function from continuous-time (s domain) to discrete-time (z domain).md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Simplified open-loop transfer function from continuous-time (s domain) to discrete-time (z domain)"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "95574c5ac079f2c9",
    "type": "split",
    "children": [
      {
        "id": "0147a685ff975b28",
        "type": "tabs",
        "children": [
          {
            "id": "df788c3b421f57e7",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical",
                "autoReveal": false
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "872ca15762f55e7c",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "tag:#circuit-design",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "d8a1e1f2cd5c4460",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 465.5
  },
  "right": {
    "id": "6cfee47005e33107",
    "type": "split",
    "children": [
      {
        "id": "dcbdf90f1644480b",
        "type": "tabs",
        "children": [
          {
            "id": "7933bcf5facf67bb",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Articles/Chen2020_DRAMTransmitter.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Chen2020_DRAMTransmitter"
            }
          },
          {
            "id": "5f53999ed04002d3",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Articles/Chen2020_DRAMTransmitter.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Chen2020_DRAMTransmitter"
            }
          },
          {
            "id": "387b4d12c265764a",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "b5e07c3a249df3eb",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Articles/Chen2020_DRAMTransmitter.md",
                "followCursor": false,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-list",
              "title": "Outline of Chen2020_DRAMTransmitter"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "e228e911fc2aee91",
  "lastOpenFiles": [
    "8 - Drafts/Atomic Notes/Simplified open-loop transfer function for continuous-time PLL system analysis with Holder Function.md",
    "8 - Drafts/Atomic Notes/Simplified open-loop transfer function from continuous-time (s domain) to discrete-time (z domain).md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 3 System-Level Overview of PLL-Based Frequency Synthesis/3.5 Discrete-Time Analysis for PLL Synthesizers/3.5 Discrete-Time Analysis for PLL Synthesizers.md",
    "Simplified closed-loop transfer function for discrete-time PLL system analysis.md",
    "Simplified open-loop transfer function for continuous-time PLL system analysis with Holder Function.md",
    "8 - Drafts/Atomic Notes/Transfer Function of a Basic Integer-N PLL.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/APPENDIX A A Review of Basic Control Theory/A.3 The Laplace Transform and Sampling/A.3 The Laplace Transform and Sampling.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/APPENDIX A A Review of Basic Control Theory/APPENDIX A A Review of Basic Control Theory.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/Integrated Circuit Design for High-Speed Frequency Synthesis.md",
    "3 - Tags/Phase-Locked Loop.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 2 Synthesizer Architectures/2.2 Integer-N PLL Synthesizers/2.2 Integer-N PLL Synthesizers.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 2 Synthesizer Architectures/CHAPTER 2 Synthesizer Architectures.md",
    "8 - Drafts/Atomic Notes/Increased loop bandwidth makes continuous-time analysis inaccurate.md",
    "8 - Drafts/Tags",
    "8 - Drafts/Atomic Notes",
    "8 - Drafts/Tags/Integer-N PLL.md",
    "8 - Drafts/Tags/Loop bandwidth.md",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 3 System-Level Overview of PLL-Based Frequency Synthesis/CHAPTER 3 System-Level Overview of PLL-Based Frequency Synthesis.md",
    "2 - Source Material/example.md",
    "6 - Templates/Tag Template.md",
    "6 - Templates/Atomic Note Template.md",
    "7 - Atomic Notes/Integer-N PLL.md",
    "2 - Source Material/Templates/zotero_notes_template.md",
    "2 - Source Material/Articles/Recent Evolution in the DRAM Interface - Mile-Markers Along Memory Lane (Hollis et al.).md",
    "2 - Source Material/Books/CMOS VLSI Design - A Circuits and Systems Perspective (Weste and Harris)/CMOS VLSI Design - A Circuits and Systems Perspective.md",
    "2 - Source Material/Books/CMOS VLSI Design - A Circuits and Systems Perspective (Weste and Harris)",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 3 System-Level Overview of PLL-Based Frequency Synthesis/3.5 Discrete-Time Analysis for PLL Synthesizers",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)/CHAPTER 3 System-Level Overview of PLL-Based Frequency Synthesis",
    "2 - Source Material/Books/Integrated Circuit Design for High-Speed Frequency Synthesis (Rogers et al.)",
    "2 - Source Material/Books/Design of CMOS Phase-Locked Loops - From Circuit Level to Architecture Level (Razavi)/Design of CMOS Phase-Locked Loops - From Circuit Level to Architecture Level.md",
    "2 - Source Material/Books/Design of CMOS Phase-Locked Loops - From Circuit Level to Architecture Level (Razavi)",
    "2 - Source Material/Books/Design of Analog CMOS Integrated Circuits (Razavi)/Design of Analog CMOS Integrated Circuits.md",
    "2 - Source Material/Books/Design of Analog CMOS Integrated Circuits (Razavi)",
    "7 - Full Notes/Untitled 1.md",
    "2 - Source Material/Templates",
    "CHAPTER 2 Synthesizer Architectures"
  ]
}