$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_dp_ram $end
   $var wire 32 , DATA_WIDTH [31:0] $end
   $var wire 32 - ADDR_WIDTH [31:0] $end
   $var wire 32 . DEPTH [31:0] $end
   $var wire 1 ) clk $end
   $var wire 1 # we_a $end
   $var wire 6 $ addr_a [5:0] $end
   $var wire 8 % din_a [7:0] $end
   $var wire 8 * dout_a [7:0] $end
   $var wire 1 & we_b $end
   $var wire 6 ' addr_b [5:0] $end
   $var wire 8 ( din_b [7:0] $end
   $var wire 8 + dout_b [7:0] $end
   $scope module dut $end
    $var wire 32 , DATA_WIDTH [31:0] $end
    $var wire 32 - ADDR_WIDTH [31:0] $end
    $var wire 1 ) clk $end
    $var wire 1 # we_a $end
    $var wire 6 $ addr_a [5:0] $end
    $var wire 8 % din_a [7:0] $end
    $var wire 8 * dout_a [7:0] $end
    $var wire 1 & we_b $end
    $var wire 6 ' addr_b [5:0] $end
    $var wire 8 ( din_b [7:0] $end
    $var wire 8 + dout_b [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b000000 $
b00000000 %
0&
b000000 '
b00000000 (
0)
b00000000 *
b00000000 +
b00000000000000000000000000001000 ,
b00000000000000000000000000000110 -
b00000000000000000000000001000000 .
#5
1#
b000001 $
b10101010 %
1&
b000010 '
b10111011 (
1)
b10101010 *
b10111011 +
#10
0)
#15
0#
1)
#20
0)
#25
0&
1)
#30
0)
#35
1)
#40
0)
#45
1#
b000011 $
b00010001 %
1&
b000100 '
b00100010 (
1)
b00010001 *
b00100010 +
#50
0)
#55
1)
#60
0)
#65
0#
0&
1)
#70
0)
#75
1)
