; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -VPlanDriver -vplan-force-vf=4 -S -enable-vp-value-codegen=true %s | FileCheck %s

; This test checks for widened alloca for the private and gather being generated from
; the widened alloca for load of the private. The test also checks for appropriate argument
; being passed to serialized call which takes the address of the private as an argument.
; TODO - The gather can be replaced with a wide load. This functionality will be added
; later.

define void @foo(i32* nocapture %arr) {
; CHECK:       entry:
; CHECK-NEXT:    [[PRIVATE_MEM:%.*]] = alloca <4 x i32>, align 16
; CHECK-NEXT:    [[PRIVATE_MEM_BC:%.*]] = bitcast <4 x i32>* [[PRIVATE_MEM]] to i32*
; CHECK-NEXT:    [[PRIVATE_MEM_BASE_ADDR:%.*]] = getelementptr i32, i32* [[PRIVATE_MEM_BC]], <4 x i32> <i32 0, i32 1, i32 2, i32 3>
; CHECK-NEXT:    [[PRIVATE_MEM_BASE_ADDR_EXTRACT_3_:%.*]] = extractelement <4 x i32*> [[PRIVATE_MEM_BASE_ADDR]], i32 3
; CHECK-NEXT:    [[PRIVATE_MEM_BASE_ADDR_EXTRACT_2_:%.*]] = extractelement <4 x i32*> [[PRIVATE_MEM_BASE_ADDR]], i32 2
; CHECK-NEXT:    [[PRIVATE_MEM_BASE_ADDR_EXTRACT_1_:%.*]] = extractelement <4 x i32*> [[PRIVATE_MEM_BASE_ADDR]], i32 1
; CHECK-NEXT:    [[PRIVATE_MEM_BASE_ADDR_EXTRACT_0_:%.*]] = extractelement <4 x i32*> [[PRIVATE_MEM_BASE_ADDR]], i32 0
; CHECK:       vector.body:
; CHECK-NEXT:    [[INDEX1:%.*]] = phi i32 [ 0, %vector.ph ], [ [[INDEX_NEXT:%.*]], %vector.body ]
; CHECK-NEXT:    [[UNI_PHI:%.*]] = phi i32 [ 0, %vector.ph ], [ [[TMP3:%.*]], %vector.body ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i32> [ <i32 0, i32 1, i32 2, i32 3>, %vector.ph ], [ [[TMP2:%.*]], %vector.body ]
; CHECK-NEXT:    call void @baz(i32* [[PRIVATE_MEM_BASE_ADDR_EXTRACT_0_]])
; CHECK-NEXT:    call void @baz(i32* [[PRIVATE_MEM_BASE_ADDR_EXTRACT_1_]])
; CHECK-NEXT:    call void @baz(i32* [[PRIVATE_MEM_BASE_ADDR_EXTRACT_2_]])
; CHECK-NEXT:    call void @baz(i32* [[PRIVATE_MEM_BASE_ADDR_EXTRACT_3_]])
; CHECK-NEXT:    [[WIDE_MASKED_GATHER:%.*]] = call <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*> [[PRIVATE_MEM_BASE_ADDR]], i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>, <4 x i32> undef)
; CHECK-NEXT:    [[TMP0:%.*]] = sext <4 x i32> [[VEC_PHI]] to <4 x i64>
; CHECK-NEXT:    [[DOTEXTRACT_0_:%.*]] = extractelement <4 x i64> [[TMP0]], i32 0
; CHECK-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i32, i32* %arr, i64 [[DOTEXTRACT_0_]]
; CHECK-NEXT:    [[TMP1:%.*]] = bitcast i32* [[SCALAR_GEP]] to <4 x i32>*
; CHECK-NEXT:    store <4 x i32> [[WIDE_MASKED_GATHER]], <4 x i32>* [[TMP1]], align 4
;
entry:
  %priv = alloca i32, align 4
  br label %DIR.OMP.SIMD.1

DIR.OMP.SIMD.1:                                   ; preds = %entry
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.PRIVATE"(i32* %priv) ]
  br label %inner.for.body

inner.for.body:                               ; preds = %inner.for.body, %DIR.OMP.SIMD.1
  %index = phi i32 [ 0, %DIR.OMP.SIMD.1 ], [ %add1, %inner.for.body ]
  call void @baz(i32* nonnull %priv) #1
  %priv.val = load i32, i32* %priv, align 4
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr inbounds i32, i32* %arr, i64 %idxprom
  store i32 %priv.val, i32* %arrayidx, align 4
  %add1 = add nuw nsw i32 %index, 1
  %exitcond = icmp eq i32 %add1, 100
  br i1 %exitcond, label %DIR.OMP.END.SIMD.4, label %inner.for.body

DIR.OMP.END.SIMD.4:                               ; preds = %inner.for.body
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %DIR.OMP.END.SIMD.2

DIR.OMP.END.SIMD.2:                               ; preds = %DIR.OMP.END.SIMD.4
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
declare void @baz(i32*)
