<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Thu, 17 Jul 2025 19:09:35 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,891</stars>
      <forks>868</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cv32e40p</title>
      <link>https://github.com/openhwgroup/cv32e40p</link>
      <description>CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform</description>
      <guid>https://github.com/openhwgroup/cv32e40p</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,093</stars>
      <forks>459</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/692141?s=40&amp;v=4</avatar>
          <name>svenstucki</name>
          <url>https://github.com/svenstucki</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,590</stars>
      <forks>629</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,323</stars>
      <forks>303</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>HW Design Collateral for Caliptra RoT IP</description>
      <guid>https://github.com/chipsalliance/caliptra-rtl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>101</stars>
      <forks>58</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/108370498?s=40&amp;v=4</avatar>
          <name>Nitsirks</name>
          <url>https://github.com/Nitsirks</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/102058313?s=40&amp;v=4</avatar>
          <name>mojtaba-bisheh</name>
          <url>https://github.com/mojtaba-bisheh</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/125604693?s=40&amp;v=4</avatar>
          <name>upadhyayulakiran</name>
          <url>https://github.com/upadhyayulakiran</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/107714838?s=40&amp;v=4</avatar>
          <name>anjpar</name>
          <url>https://github.com/anjpar</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/croc</title>
      <link>https://github.com/pulp-platform/croc</link>
      <description>A PULP SoC for education, easy to understand and extend with a full flow for a physical design.</description>
      <guid>https://github.com/pulp-platform/croc</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>122</stars>
      <forks>62</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/109749469?s=40&amp;v=4</avatar>
          <name>phsauter</name>
          <url>https://github.com/phsauter</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/28308035?s=40&amp;v=4</avatar>
          <name>TheMightyDuckOfDoom</name>
          <url>https://github.com/TheMightyDuckOfDoom</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1339834?s=40&amp;v=4</avatar>
          <name>Xeratec</name>
          <url>https://github.com/Xeratec</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/17791096?s=40&amp;v=4</avatar>
          <name>fischeti</name>
          <url>https://github.com/fischeti</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>hughperkins/VeriGPU</title>
      <link>https://github.com/hughperkins/VeriGPU</link>
      <description>OpenSource GPU, in Verilog, loosely based on RISC-V ISA</description>
      <guid>https://github.com/hughperkins/VeriGPU</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,044</stars>
      <forks>120</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/123560?s=40&amp;v=4</avatar>
          <name>hughperkins</name>
          <url>https://github.com/hughperkins</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20174596?s=40&amp;v=4</avatar>
          <name>hpasapp</name>
          <url>https://github.com/hpasapp</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-ss</title>
      <link>https://github.com/chipsalliance/caliptra-ss</link>
      <description>HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.</description>
      <guid>https://github.com/chipsalliance/caliptra-ss</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>24</stars>
      <forks>21</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/142342517?s=40&amp;v=4</avatar>
          <name>nileshbpat</name>
          <url>https://github.com/nileshbpat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/63821295?s=40&amp;v=4</avatar>
          <name>ekarabu</name>
          <url>https://github.com/ekarabu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7507042?s=40&amp;v=4</avatar>
          <name>clayton8</name>
          <url>https://github.com/clayton8</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/178779597?s=40&amp;v=4</avatar>
          <name>andrea-caforio</name>
          <url>https://github.com/andrea-caforio</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>636</stars>
      <forks>176</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>