Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 15 11:43:26 2025
| Host         : samzhangpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file D:/6000c_lab3/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (160)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

data_length_reg[0]_LDC/G
data_length_reg[10]_LDC/G
data_length_reg[11]_LDC/G
data_length_reg[12]_LDC/G
data_length_reg[13]_LDC/G
data_length_reg[14]_LDC/G
data_length_reg[15]_LDC/G
data_length_reg[16]_LDC/G
data_length_reg[17]_LDC/G
data_length_reg[18]_LDC/G
data_length_reg[19]_LDC/G
data_length_reg[1]_LDC/G
data_length_reg[20]_LDC/G
data_length_reg[21]_LDC/G
data_length_reg[22]_LDC/G
data_length_reg[23]_LDC/G
data_length_reg[24]_LDC/G
data_length_reg[25]_LDC/G
data_length_reg[26]_LDC/G
data_length_reg[27]_LDC/G
data_length_reg[28]_LDC/G
data_length_reg[29]_LDC/G
data_length_reg[2]_LDC/G
data_length_reg[30]_LDC/G
data_length_reg[31]_LDC/G
data_length_reg[3]_LDC/G
data_length_reg[4]_LDC/G
data_length_reg[5]_LDC/G
data_length_reg[6]_LDC/G
data_length_reg[7]_LDC/G
data_length_reg[8]_LDC/G
data_length_reg[9]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[0]/Q (HIGH)

data_length_reg[0]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[10]/Q (HIGH)

data_length_reg[10]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[11]/Q (HIGH)

data_length_reg[11]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[12]/Q (HIGH)

data_length_reg[12]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[13]/Q (HIGH)

data_length_reg[13]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[14]/Q (HIGH)

data_length_reg[14]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[15]/Q (HIGH)

data_length_reg[15]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[16]/Q (HIGH)

data_length_reg[16]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[17]/Q (HIGH)

data_length_reg[17]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[18]/Q (HIGH)

data_length_reg[18]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[19]/Q (HIGH)

data_length_reg[19]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[1]/Q (HIGH)

data_length_reg[1]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[20]/Q (HIGH)

data_length_reg[20]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[21]/Q (HIGH)

data_length_reg[21]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[22]/Q (HIGH)

data_length_reg[22]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[23]/Q (HIGH)

data_length_reg[23]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[24]/Q (HIGH)

data_length_reg[24]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[25]/Q (HIGH)

data_length_reg[25]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[26]/Q (HIGH)

data_length_reg[26]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[27]/Q (HIGH)

data_length_reg[27]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[28]/Q (HIGH)

data_length_reg[28]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[29]/Q (HIGH)

data_length_reg[29]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[2]/Q (HIGH)

data_length_reg[2]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[30]/Q (HIGH)

data_length_reg[30]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[31]/Q (HIGH)

data_length_reg[31]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[3]/Q (HIGH)

data_length_reg[3]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[4]/Q (HIGH)

data_length_reg[4]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[5]/Q (HIGH)

data_length_reg[5]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[6]/Q (HIGH)

data_length_reg[6]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[7]/Q (HIGH)

data_length_reg[7]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[8]/Q (HIGH)

data_length_reg[8]_LDC/G

 There is 1 register/latch pin with no clock driven by root clock pin: tap_wdata_reg[9]/Q (HIGH)

data_length_reg[9]_LDC/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

data_length_reg[0]_LDC/CLR
data_length_reg[10]_LDC/CLR
data_length_reg[11]_LDC/CLR
data_length_reg[12]_LDC/CLR
data_length_reg[13]_LDC/CLR
data_length_reg[14]_LDC/CLR
data_length_reg[15]_LDC/CLR
data_length_reg[16]_LDC/CLR
data_length_reg[17]_LDC/CLR
data_length_reg[18]_LDC/CLR
data_length_reg[19]_LDC/CLR
data_length_reg[1]_LDC/CLR
data_length_reg[20]_LDC/CLR
data_length_reg[21]_LDC/CLR
data_length_reg[22]_LDC/CLR
data_length_reg[23]_LDC/CLR
data_length_reg[24]_LDC/CLR
data_length_reg[25]_LDC/CLR
data_length_reg[26]_LDC/CLR
data_length_reg[27]_LDC/CLR
data_length_reg[28]_LDC/CLR
data_length_reg[29]_LDC/CLR
data_length_reg[2]_LDC/CLR
data_length_reg[30]_LDC/CLR
data_length_reg[31]_LDC/CLR
data_length_reg[3]_LDC/CLR
data_length_reg[4]_LDC/CLR
data_length_reg[5]_LDC/CLR
data_length_reg[6]_LDC/CLR
data_length_reg[7]_LDC/CLR
data_length_reg[8]_LDC/CLR
data_length_reg[9]_LDC/CLR

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.331        0.000                      0                  557        0.140        0.000                      0                  557        5.250        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.750}      11.500          86.957          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.331        0.000                      0                  429        0.140        0.000                      0                  429        5.250        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 8.896        0.000                      0                  128        0.519        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 4.341ns (39.232%)  route 6.724ns (60.768%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_283/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     6.438    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     7.212    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.732 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     7.732    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.988 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     8.911    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.212 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     9.851    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.371 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.371    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.702 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642    11.344    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.651 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449    12.100    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.224 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460    12.684    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.808 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000    12.808    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.184    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.521 r  multiply_data_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    13.521    multiply_data_reg[31]_i_2_n_6
                         FDRE                                         r  multiply_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[29]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[29]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 4.335ns (39.199%)  route 6.724ns (60.801%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_283/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     6.438    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     7.212    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.732 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     7.732    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.988 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     8.911    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.212 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     9.851    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.371 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.371    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.702 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642    11.344    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.651 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449    12.100    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.224 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460    12.684    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.808 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000    12.808    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.184    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.515 r  multiply_data_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    13.515    multiply_data_reg[31]_i_2_n_4
                         FDRE                                         r  multiply_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[31]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[31]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 4.260ns (38.784%)  route 6.724ns (61.216%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_283/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     6.438    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     7.212    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.732 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     7.732    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.988 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     8.911    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.212 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     9.851    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.371 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.371    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.702 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642    11.344    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.651 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449    12.100    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.224 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460    12.684    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.808 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000    12.808    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.184    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.440 r  multiply_data_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    13.440    multiply_data_reg[31]_i_2_n_5
                         FDRE                                         r  multiply_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[30]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[30]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 4.236ns (38.650%)  route 6.724ns (61.350%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_283/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     6.438    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.562 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     7.212    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.732 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     7.732    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.988 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     8.911    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.212 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     9.851    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.371 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    10.371    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.702 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642    11.344    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.651 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449    12.100    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.224 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460    12.684    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.808 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000    12.808    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.184 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.184    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.416 r  multiply_data_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    13.416    multiply_data_reg[31]_i_2_n_7
                         FDRE                                         r  multiply_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[28]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[28]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 4.321ns (39.770%)  route 6.544ns (60.230%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_284/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     6.439    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     7.023    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.147 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     7.147    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.523 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     7.532    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.788 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     8.711    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.012 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     9.651    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.171 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.171    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.502 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642    11.144    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.451 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449    11.900    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.024 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460    12.484    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.608 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000    12.608    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.984 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.984    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.321 r  multiply_data_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.321    multiply_data_reg[27]_i_1_n_6
                         FDRE                                         r  multiply_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[25]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[25]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.859ns  (logic 4.315ns (39.737%)  route 6.544ns (60.263%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_284/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     6.439    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     7.023    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.147 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     7.147    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.523 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     7.532    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.788 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     8.711    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.012 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     9.651    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.171 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.171    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.502 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642    11.144    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.451 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449    11.900    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.024 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460    12.484    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.608 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000    12.608    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.984 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.984    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.315 r  multiply_data_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.315    multiply_data_reg[27]_i_1_n_4
                         FDRE                                         r  multiply_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[27]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[27]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.784ns  (logic 4.240ns (39.318%)  route 6.544ns (60.682%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_284/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     6.439    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     7.023    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.147 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     7.147    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.523 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     7.532    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.788 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     8.711    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.012 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     9.651    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.171 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.171    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.502 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642    11.144    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.451 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449    11.900    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.024 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460    12.484    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.608 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000    12.608    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.984 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.984    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.240 r  multiply_data_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.240    multiply_data_reg[27]_i_1_n_5
                         FDRE                                         r  multiply_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[26]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[26]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 4.216ns (39.182%)  route 6.544ns (60.818%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_284/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     6.439    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     7.023    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.147 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     7.147    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.523 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     7.532    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.788 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     8.711    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.012 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     9.651    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.171 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.171    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.502 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642    11.144    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.451 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449    11.900    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.024 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460    12.484    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.608 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000    12.608    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.984 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.984    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.216 r  multiply_data_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.216    multiply_data_reg[27]_i_1_n_7
                         FDRE                                         r  multiply_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[24]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[24]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 3.863ns (37.119%)  route 6.544ns (62.881%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[31]_i_284/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     6.439    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.563 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     7.023    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.147 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     7.147    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.523 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     7.532    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.788 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     8.711    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     9.012 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     9.651    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.171 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.171    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.502 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642    11.144    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.451 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449    11.900    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.024 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460    12.484    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.608 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000    12.608    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.863 r  multiply_data_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.863    multiply_data_reg[23]_i_1_n_4
                         FDRE                                         r  multiply_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[23]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[23]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            multiply_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 4.292ns (42.541%)  route 5.797ns (57.459%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.454     4.691    data_write_ready_i_4_n_0
                                                                      r  multiply_data[2]_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.815 r  multiply_data[2]_i_13/O
                         net (fo=31, unplaced)        0.519     5.334    multiply_data[2]_i_13_n_0
                                                                      r  multiply_data[11]_i_41/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.458 r  multiply_data[11]_i_41/O
                         net (fo=49, unplaced)        0.984     6.442    data_Do_mod[6]
                                                                      r  multiply_data[11]_i_30/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.566 r  multiply_data[11]_i_30/O
                         net (fo=2, unplaced)         0.460     7.026    multiply_data[11]_i_30_n_0
                                                                      r  multiply_data[11]_i_33/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.150 r  multiply_data[11]_i_33/O
                         net (fo=1, unplaced)         0.000     7.150    multiply_data[11]_i_33_n_0
                                                                      r  multiply_data_reg[11]_i_12/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.526 r  multiply_data_reg[11]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     7.535    multiply_data_reg[11]_i_12_n_0
                                                                      r  multiply_data_reg[19]_i_61/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.872 r  multiply_data_reg[19]_i_61/O[1]
                         net (fo=3, unplaced)         0.629     8.501    multiply_data_reg[19]_i_61_n_6
                                                                      r  multiply_data[19]_i_33/I2
                         LUT3 (Prop_lut3_I2_O)        0.306     8.807 r  multiply_data[19]_i_33/O
                         net (fo=1, unplaced)         0.639     9.446    multiply_data[19]_i_33_n_0
                                                                      r  multiply_data_reg[19]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.966 r  multiply_data_reg[19]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     9.966    multiply_data_reg[19]_i_13_n_0
                                                                      r  multiply_data_reg[23]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.303 r  multiply_data_reg[23]_i_12/O[1]
                         net (fo=4, unplaced)         0.635    10.938    multiply_data_reg[23]_i_12_n_6
                                                                      r  multiply_data[19]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.244 r  multiply_data[19]_i_3/O
                         net (fo=2, unplaced)         0.460    11.704    multiply_data[19]_i_3_n_0
                                                                      r  multiply_data[19]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.828 r  multiply_data[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.828    multiply_data[19]_i_7_n_0
                                                                      r  multiply_data_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.208 r  multiply_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.208    multiply_data_reg[19]_i_1_n_0
                                                                      r  multiply_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.545 r  multiply_data_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.545    multiply_data_reg[23]_i_1_n_6
                         FDRE                                         r  multiply_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[21]/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDRE (Setup_fdre_C_D)        0.076    13.852    multiply_data_reg[21]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tap_write_resp_sent_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            tap_write_resp_sent_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_write_resp_sent_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_write_resp_sent_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.960    tap_write_resp_sent_reg_n_0_[0]
                                                                      r  tap_write_resp_sent[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  tap_write_resp_sent[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    tap_write_resp_sent[0]_i_1_n_0
                         FDCE                                         r  tap_write_resp_sent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_write_resp_sent_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_write_resp_sent_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tap_write_resp_sent_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            tap_write_resp_sent_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_write_resp_sent_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_write_resp_sent_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.960    tap_write_resp_sent_reg_n_0_[1]
                                                                      r  tap_write_resp_sent[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  tap_write_resp_sent[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    tap_write_resp_sent[1]_i_1_n_0
                         FDCE                                         r  tap_write_resp_sent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_write_resp_sent_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_write_resp_sent_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 data_write_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            mem_ctrl_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_write_ready_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    data_write_ready
                                                                      r  mem_ctrl_fsm[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  mem_ctrl_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    mem_ctrl_fsm[0]_i_1_n_0
                         FDRE                                         r  mem_ctrl_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  mem_ctrl_fsm_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mem_ctrl_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_read_sent_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            tap_read_sent_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_read_sent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_read_sent_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    rvalid_OBUF
                                                                      r  tap_read_sent_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  tap_read_sent_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    tap_read_sent_i_1_n_0
                         FDCE                                         r  tap_read_sent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_read_sent_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_read_sent_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ap_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            ap_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    ap_reg[1]
                                                                      r  ap_reg[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  ap_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    ap_reg[1]_i_1_n_0
                         FDCE                                         r  ap_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_reg_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tap_read_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            tap_read_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_read_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  tap_read_ready_reg/Q
                         net (fo=8, unplaced)         0.147     0.972    tap_read_ready
                                                                      f  tap_read_ready_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.070 r  tap_read_ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    tap_read_ready_i_1_n_0
                         FDCE                                         r  tap_read_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_read_ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_read_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 calc_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            calc_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  calc_data_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  calc_data[8]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  calc_data[8]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    calc_data[8]_i_3_n_0
                                                                      r  calc_data_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  calc_data_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    calc_data_reg[8]_i_1_n_5
                         FDRE                                         r  calc_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    calc_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 calc_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            calc_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  calc_data_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  calc_data[12]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  calc_data[12]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    calc_data[12]_i_3_n_0
                                                                      r  calc_data_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  calc_data_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    calc_data_reg[12]_i_1_n_5
                         FDRE                                         r  calc_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    calc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 calc_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            calc_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  calc_data_reg[18]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[18]
                                                                      r  calc_data[16]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  calc_data[16]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    calc_data[16]_i_3_n_0
                                                                      r  calc_data_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  calc_data_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    calc_data_reg[16]_i_1_n_5
                         FDRE                                         r  calc_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    calc_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 calc_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            calc_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  calc_data_reg[22]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[22]
                                                                      r  calc_data[20]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  calc_data[20]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    calc_data[20]_i_3_n_0
                                                                      r  calc_data_reg[20]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  calc_data_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    calc_data_reg[20]_i_1_n_5
                         FDRE                                         r  calc_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  calc_data_reg[22]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    calc_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.750 }
Period(ns):         11.500
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.500      9.345                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         11.500      10.500               ap_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.500      10.500               ap_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         11.500      10.500               ap_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500               calc_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.750       5.250                ap_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.750       5.250                ap_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.750       5.250                ap_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.750       5.250                ap_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.750       5.250                ap_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.750       5.250                ap_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250                calc_data_reg[30]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[0]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[0]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[0]
                                                                      r  data_length_reg[0]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[0]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[0]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[0]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[10]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[10]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[10]
                                                                      r  data_length_reg[10]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[10]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[10]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[10]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[10]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[11]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[11]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[11]
                                                                      r  data_length_reg[11]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[11]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[11]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[11]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[11]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[12]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[12]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[12]
                                                                      r  data_length_reg[12]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[12]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[12]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[12]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[12]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[13]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[13]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[13]
                                                                      r  data_length_reg[13]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[13]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[13]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[13]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[13]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[14]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[14]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[14]
                                                                      r  data_length_reg[14]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[14]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[14]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[14]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[14]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[15]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[15]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[15]
                                                                      r  data_length_reg[15]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[15]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[15]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[15]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[15]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[16]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[16]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[16]
                                                                      r  data_length_reg[16]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[16]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[16]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[16]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[16]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[17]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[17]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[17]
                                                                      r  data_length_reg[17]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[17]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[17]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[17]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[17]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 tap_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[18]_C/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.500ns  (axis_clk rise@11.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.773ns (37.307%)  route 1.299ns (62.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.628 - 11.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_wdata_reg[18]/Q
                         net (fo=7, unplaced)         0.505     3.439    tap_wdata[18]
                                                                      r  data_length_reg[18]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.734 f  data_length_reg[18]_LDC_i_2/O
                         net (fo=3, unplaced)         0.794     4.528    data_length_reg[18]_LDC_i_2_n_0
                         FDCE                                         f  data_length_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.500    11.500 r  
                                                      0.000    11.500 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    13.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[18]_C/C
                         clock pessimism              0.184    13.811    
                         clock uncertainty           -0.035    13.776    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.424    data_length_reg[18]_C
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[0]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[0]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[0]
                                                                      f  data_length_reg[0]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[0]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[0]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[0]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[10]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[10]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[10]
                                                                      f  data_length_reg[10]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[10]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[10]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[10]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[11]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[11]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[11]
                                                                      f  data_length_reg[11]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[11]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[11]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[11]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[12]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[12]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[12]
                                                                      f  data_length_reg[12]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[12]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[12]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[12]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[13]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[13]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[13]
                                                                      f  data_length_reg[13]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[13]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[13]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[13]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[14]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[14]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[14]
                                                                      f  data_length_reg[14]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[14]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[14]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[14]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[15]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[15]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[15]
                                                                      f  data_length_reg[15]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[15]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[15]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[15]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[16]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[16]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[16]
                                                                      f  data_length_reg[16]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[16]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[16]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[16]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[17]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[17]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[17]
                                                                      f  data_length_reg[17]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[17]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[17]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[17]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 tap_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[18]_P/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.245ns (42.842%)  route 0.327ns (57.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  tap_wdata_reg[18]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[18]
                                                                      f  data_length_reg[18]_LDC_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[18]_LDC_i_1/O
                         net (fo=3, unplaced)         0.114     1.249    data_length_reg[18]_LDC_i_1_n_0
                         FDPE                                         f  data_length_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_length_reg[18]_P/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    data_length_reg[18]_P
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.519    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    ss_tdata_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[0]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[0]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[0]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[10]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[10]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[10]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[11]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[11]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[11]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[12]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[12]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[12]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[13]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[13]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[13]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[14]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[14]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[14]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[15]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[15]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[15]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[16]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[16]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[16]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[17]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[17]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[17]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[17]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_length_reg[18]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.245ns (26.760%)  route 0.672ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=65, unplaced)        0.337     0.538    axis_rst_n_IBUF
                                                                      r  data_length_reg[18]_LDC_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 f  data_length_reg[18]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     0.917    data_length_reg[18]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[18]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 3.927ns (49.513%)  route 4.005ns (50.487%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  ap_reg_reg[2]/Q
                         net (fo=77, unplaced)        0.834     3.768    ap_reg[2]
                                                                      f  data_WE_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.087 r  data_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.571    calc_read1
                                                                      r  calc_data[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.695 r  calc_data[0]_i_1/O
                         net (fo=60, unplaced)        0.536     5.231    first_read7_out
                                                                      r  data_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.355 r  data_A_OBUF[11]_inst_i_5/O
                         net (fo=1, unplaced)         0.902     6.257    data_A_OBUF[11]_inst_i_5_n_0
                                                                      r  data_A_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  data_A_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.830    data_A_OBUF[11]_inst_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.954 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.754    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.389 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.389    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.903ns (50.483%)  route 3.829ns (49.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calc_cnt_reg[6]/Q
                         net (fo=10, unplaced)        1.008     3.942    calc_cnt[6]
                                                                      r  data_write_ready_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.237 r  data_write_ready_i_4/O
                         net (fo=7, unplaced)         0.484     4.721    data_write_ready_i_4_n_0
                                                                      r  data_write_ready_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.845 f  data_write_ready_i_2/O
                         net (fo=11, unplaced)        0.495     5.340    calc_done
                                                                      f  data_Di_OBUF[31]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.464 r  data_Di_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     5.986    data_Di1
                                                                      r  data_Di_OBUF[31]_inst_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  data_Di_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.520     6.630    data_Di_OBUF[31]_inst_i_4_n_0
                                                                      r  data_Di_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.554    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.189 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.189    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[0]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[0]
                                                                      r  data_length_reg[0]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[0]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[0]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[10]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[10]
                                                                      r  data_length_reg[10]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[10]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[10]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[11]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[11]
                                                                      r  data_length_reg[11]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[11]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[11]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[12]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[12]
                                                                      r  data_length_reg[12]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[12]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[12]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[13]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[13]
                                                                      r  data_length_reg[13]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[13]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[13]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[14]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[14]
                                                                      r  data_length_reg[14]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[14]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[14]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[15]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[15]
                                                                      r  data_length_reg[15]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[15]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[15]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[16]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[16]
                                                                      r  data_length_reg[16]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[16]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[16]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[17]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[17]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[17]
                                                                      r  data_length_reg[17]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[17]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[17]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            data_length_reg[18]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.245ns (30.913%)  route 0.548ns (69.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  tap_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  tap_wdata_reg[18]/Q
                         net (fo=7, unplaced)         0.213     1.037    tap_wdata[18]
                                                                      r  data_length_reg[18]_LDC_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.135 f  data_length_reg[18]_LDC_i_2/O
                         net (fo=3, unplaced)         0.335     1.470    data_length_reg[18]_LDC_i_2_n_0
                         LDCE                                         f  data_length_reg[18]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           429 Endpoints
Min Delay           429 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            multiply_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 4.416ns (44.341%)  route 5.543ns (55.659%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[10]
                                                                      r  multiply_data[31]_i_283/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     2.875    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.999 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     3.649    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.169 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.169    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.425 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     5.348    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.649 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     6.288    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.808 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.808    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.139 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642     7.781    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     8.088 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449     8.537    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.661 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460     9.121    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000     9.245    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.621 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.621    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.958 r  multiply_data_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     9.958    multiply_data_reg[31]_i_2_n_6
                         FDRE                                         r  multiply_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[29]/C

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            multiply_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 4.410ns (44.308%)  route 5.543ns (55.692%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[10]
                                                                      r  multiply_data[31]_i_283/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     2.875    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.999 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     3.649    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.169 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.169    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.425 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     5.348    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.649 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     6.288    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.808 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.808    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.139 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642     7.781    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     8.088 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449     8.537    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.661 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460     9.121    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000     9.245    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.621 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.621    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.952 r  multiply_data_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     9.952    multiply_data_reg[31]_i_2_n_4
                         FDRE                                         r  multiply_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[31]/C

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            multiply_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.877ns  (logic 4.335ns (43.885%)  route 5.543ns (56.115%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[10]
                                                                      r  multiply_data[31]_i_283/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     2.875    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.999 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     3.649    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.169 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.169    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.425 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     5.348    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.649 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     6.288    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.808 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.808    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.139 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642     7.781    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     8.088 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449     8.537    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.661 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460     9.121    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000     9.245    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.621 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.621    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.877 r  multiply_data_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     9.877    multiply_data_reg[31]_i_2_n_5
                         FDRE                                         r  multiply_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[30]/C

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            multiply_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.853ns  (logic 4.311ns (43.748%)  route 5.543ns (56.252%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[10]
                                                                      r  multiply_data[31]_i_283/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_283/O
                         net (fo=42, unplaced)        0.980     2.875    data_Do_mod[10]
                                                                      r  multiply_data[23]_i_58/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.999 r  multiply_data[23]_i_58/O
                         net (fo=2, unplaced)         0.650     3.649    multiply_data[23]_i_58_n_0
                                                                      r  multiply_data_reg[23]_i_42/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.169 r  multiply_data_reg[23]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000     4.169    multiply_data_reg[23]_i_42_n_0
                                                                      r  multiply_data_reg[27]_i_65/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.425 r  multiply_data_reg[27]_i_65/O[2]
                         net (fo=3, unplaced)         0.923     5.348    multiply_data_reg[27]_i_65_n_5
                                                                      r  multiply_data[27]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.649 r  multiply_data[27]_i_38/O
                         net (fo=1, unplaced)         0.639     6.288    multiply_data[27]_i_38_n_0
                                                                      r  multiply_data_reg[27]_i_15/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.808 r  multiply_data_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.808    multiply_data_reg[27]_i_15_n_0
                                                                      r  multiply_data_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.139 r  multiply_data_reg[31]_i_19/O[3]
                         net (fo=4, unplaced)         0.642     7.781    multiply_data_reg[31]_i_19_n_4
                                                                      r  multiply_data[27]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     8.088 r  multiply_data[27]_i_10/O
                         net (fo=1, unplaced)         0.449     8.537    multiply_data[27]_i_10_n_0
                                                                      r  multiply_data[27]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.661 r  multiply_data[27]_i_2/O
                         net (fo=2, unplaced)         0.460     9.121    multiply_data[27]_i_2_n_0
                                                                      r  multiply_data[27]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  multiply_data[27]_i_6/O
                         net (fo=1, unplaced)         0.000     9.245    multiply_data[27]_i_6_n_0
                                                                      r  multiply_data_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.621 r  multiply_data_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.621    multiply_data_reg[27]_i_1_n_0
                                                                      r  multiply_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.853 r  multiply_data_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     9.853    multiply_data_reg[31]_i_2_n_7
                         FDRE                                         r  multiply_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[28]/C

Slack:                    inf
  Source:                 data_Do[9]
                            (input port)
  Destination:            multiply_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.758ns  (logic 4.396ns (45.045%)  route 5.363ns (54.955%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[9]
                                                                      r  data_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[9]
                                                                      r  multiply_data[31]_i_284/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     2.876    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.000 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     3.460    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.584 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     3.584    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.960 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     3.969    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.225 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     5.148    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.449 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     6.088    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.608 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.608    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.939 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642     7.581    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     7.888 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449     8.337    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.461 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460     8.921    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000     9.045    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.421 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.421    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.758 r  multiply_data_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.758    multiply_data_reg[27]_i_1_n_6
                         FDRE                                         r  multiply_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[25]/C

Slack:                    inf
  Source:                 data_Do[9]
                            (input port)
  Destination:            multiply_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.752ns  (logic 4.390ns (45.011%)  route 5.363ns (54.989%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[9]
                                                                      r  data_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[9]
                                                                      r  multiply_data[31]_i_284/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     2.876    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.000 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     3.460    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.584 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     3.584    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.960 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     3.969    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.225 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     5.148    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.449 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     6.088    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.608 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.608    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.939 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642     7.581    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     7.888 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449     8.337    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.461 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460     8.921    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000     9.045    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.421 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.421    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.752 r  multiply_data_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.752    multiply_data_reg[27]_i_1_n_4
                         FDRE                                         r  multiply_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[27]/C

Slack:                    inf
  Source:                 data_Do[9]
                            (input port)
  Destination:            multiply_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.677ns  (logic 4.315ns (44.585%)  route 5.363ns (55.415%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[9]
                                                                      r  data_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[9]
                                                                      r  multiply_data[31]_i_284/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     2.876    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.000 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     3.460    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.584 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     3.584    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.960 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     3.969    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.225 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     5.148    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.449 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     6.088    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.608 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.608    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.939 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642     7.581    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     7.888 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449     8.337    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.461 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460     8.921    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000     9.045    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.421 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.421    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.677 r  multiply_data_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.677    multiply_data_reg[27]_i_1_n_5
                         FDRE                                         r  multiply_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[26]/C

Slack:                    inf
  Source:                 data_Do[9]
                            (input port)
  Destination:            multiply_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.653ns  (logic 4.291ns (44.447%)  route 5.363ns (55.553%))
  Logic Levels:           14  (CARRY4=6 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[9]
                                                                      r  data_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[9]
                                                                      r  multiply_data[31]_i_284/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     2.876    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.000 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     3.460    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.584 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     3.584    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.960 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     3.969    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.225 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     5.148    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.449 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     6.088    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.608 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.608    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.939 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642     7.581    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     7.888 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449     8.337    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.461 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460     8.921    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000     9.045    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.421 r  multiply_data_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.421    multiply_data_reg[23]_i_1_n_0
                                                                      r  multiply_data_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.653 r  multiply_data_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.653    multiply_data_reg[27]_i_1_n_7
                         FDRE                                         r  multiply_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[24]/C

Slack:                    inf
  Source:                 data_Do[9]
                            (input port)
  Destination:            multiply_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.300ns  (logic 3.938ns (42.339%)  route 5.363ns (57.661%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[9] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[9]
                                                                      r  data_Do_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[9]
                                                                      r  multiply_data[31]_i_284/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[31]_i_284/O
                         net (fo=43, unplaced)        0.981     2.876    data_Do_mod[9]
                                                                      r  multiply_data[19]_i_79/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.000 r  multiply_data[19]_i_79/O
                         net (fo=2, unplaced)         0.460     3.460    multiply_data[19]_i_79_n_0
                                                                      r  multiply_data[19]_i_82/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.584 r  multiply_data[19]_i_82/O
                         net (fo=1, unplaced)         0.000     3.584    multiply_data[19]_i_82_n_0
                                                                      r  multiply_data_reg[19]_i_62/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.960 r  multiply_data_reg[19]_i_62/CO[3]
                         net (fo=1, unplaced)         0.009     3.969    multiply_data_reg[19]_i_62_n_0
                                                                      r  multiply_data_reg[23]_i_42/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.225 r  multiply_data_reg[23]_i_42/O[2]
                         net (fo=3, unplaced)         0.923     5.148    multiply_data_reg[23]_i_42_n_5
                                                                      r  multiply_data[23]_i_27/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.449 r  multiply_data[23]_i_27/O
                         net (fo=1, unplaced)         0.639     6.088    multiply_data[23]_i_27_n_0
                                                                      r  multiply_data_reg[23]_i_12/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.608 r  multiply_data_reg[23]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.608    multiply_data_reg[23]_i_12_n_0
                                                                      r  multiply_data_reg[27]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.939 r  multiply_data_reg[27]_i_15/O[3]
                         net (fo=4, unplaced)         0.642     7.581    multiply_data_reg[27]_i_15_n_4
                                                                      r  multiply_data[23]_i_10/I2
                         LUT3 (Prop_lut3_I2_O)        0.307     7.888 r  multiply_data[23]_i_10/O
                         net (fo=1, unplaced)         0.449     8.337    multiply_data[23]_i_10_n_0
                                                                      r  multiply_data[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.461 r  multiply_data[23]_i_2/O
                         net (fo=2, unplaced)         0.460     8.921    multiply_data[23]_i_2_n_0
                                                                      r  multiply_data[23]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.045 r  multiply_data[23]_i_6/O
                         net (fo=1, unplaced)         0.000     9.045    multiply_data[23]_i_6_n_0
                                                                      r  multiply_data_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.300 r  multiply_data_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.300    multiply_data_reg[23]_i_1_n_4
                         FDRE                                         r  multiply_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[23]/C

Slack:                    inf
  Source:                 data_Do[6]
                            (input port)
  Destination:            multiply_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.982ns  (logic 4.367ns (48.614%)  route 4.616ns (51.386%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[6] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[6]
                                                                      r  data_Do_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[6]
                                                                      r  multiply_data[11]_i_41/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     1.895 r  multiply_data[11]_i_41/O
                         net (fo=49, unplaced)        0.984     2.879    data_Do_mod[6]
                                                                      r  multiply_data[11]_i_30/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.003 r  multiply_data[11]_i_30/O
                         net (fo=2, unplaced)         0.460     3.463    multiply_data[11]_i_30_n_0
                                                                      r  multiply_data[11]_i_33/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.587 r  multiply_data[11]_i_33/O
                         net (fo=1, unplaced)         0.000     3.587    multiply_data[11]_i_33_n_0
                                                                      r  multiply_data_reg[11]_i_12/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.963 r  multiply_data_reg[11]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     3.972    multiply_data_reg[11]_i_12_n_0
                                                                      r  multiply_data_reg[19]_i_61/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.309 r  multiply_data_reg[19]_i_61/O[1]
                         net (fo=3, unplaced)         0.629     4.938    multiply_data_reg[19]_i_61_n_6
                                                                      r  multiply_data[19]_i_33/I2
                         LUT3 (Prop_lut3_I2_O)        0.306     5.244 r  multiply_data[19]_i_33/O
                         net (fo=1, unplaced)         0.639     5.883    multiply_data[19]_i_33_n_0
                                                                      r  multiply_data_reg[19]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.403 r  multiply_data_reg[19]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.403    multiply_data_reg[19]_i_13_n_0
                                                                      r  multiply_data_reg[23]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.740 r  multiply_data_reg[23]_i_12/O[1]
                         net (fo=4, unplaced)         0.635     7.375    multiply_data_reg[23]_i_12_n_6
                                                                      r  multiply_data[19]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.681 r  multiply_data[19]_i_3/O
                         net (fo=2, unplaced)         0.460     8.141    multiply_data[19]_i_3_n_0
                                                                      r  multiply_data[19]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  multiply_data[19]_i_7/O
                         net (fo=1, unplaced)         0.000     8.265    multiply_data[19]_i_7_n_0
                                                                      r  multiply_data_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.645 r  multiply_data_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.645    multiply_data_reg[19]_i_1_n_0
                                                                      r  multiply_data_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.982 r  multiply_data_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.982    multiply_data_reg[23]_i_1_n_6
                         FDRE                                         r  multiply_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  multiply_data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     0.538    ss_tvalid_IBUF
                         FDRE                                         r  data_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                         FDRE                                         r  data_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[0]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_wdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     0.538    ss_tvalid_IBUF
                         FDRE                                         r  data_wdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                         FDRE                                         r  data_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[10]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_wdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     0.538    ss_tvalid_IBUF
                         FDRE                                         r  data_wdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_wdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                         FDRE                                         r  data_wdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[11]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_wdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     0.538    ss_tvalid_IBUF
                         FDRE                                         r  data_wdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                         FDRE                                         r  data_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[12]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_wdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=35, unplaced)        0.337     0.538    ss_tvalid_IBUF
                         FDRE                                         r  data_wdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_wdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                         FDRE                                         r  data_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_wdata_reg[13]/C





