#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000d9ed30 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_000000000242bc70 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_000000000242bca8 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_000000000242bce0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_000000000242bd18 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_000000000242bd50 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_000000000242bd88 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0000000000a545d0 .functor BUFZ 1, L_0000000002508530, C4<0>, C4<0>, C4<0>;
o000000000249b868 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000250f9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000a54c60 .functor XOR 1, o000000000249b868, L_000000000250f9e0, C4<0>, C4<0>;
L_0000000000a54100 .functor BUFZ 1, L_0000000002508530, C4<0>, C4<0>, C4<0>;
o000000000249b808 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478240_0 .net "CEN", 0 0, o000000000249b808;  0 drivers
o000000000249b838 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478a60_0 .net "CIN", 0 0, o000000000249b838;  0 drivers
v0000000002478e20_0 .net "CLK", 0 0, o000000000249b868;  0 drivers
L_000000000250f908 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000000002478380_0 .net "COUT", 0 0, L_000000000250f908;  1 drivers
o000000000249b8c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024784c0_0 .net "I0", 0 0, o000000000249b8c8;  0 drivers
o000000000249b8f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478ba0_0 .net "I1", 0 0, o000000000249b8f8;  0 drivers
o000000000249b928 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478880_0 .net "I2", 0 0, o000000000249b928;  0 drivers
o000000000249b958 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024782e0_0 .net "I3", 0 0, o000000000249b958;  0 drivers
v00000000024781a0_0 .net "LO", 0 0, L_0000000000a545d0;  1 drivers
v0000000002478420_0 .net "O", 0 0, L_0000000000a54100;  1 drivers
o000000000249b9e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478f60_0 .net "SR", 0 0, o000000000249b9e8;  0 drivers
v0000000002479460_0 .net *"_s11", 3 0, L_0000000002508710;  1 drivers
v00000000024790a0_0 .net *"_s15", 1 0, L_00000000025087b0;  1 drivers
v0000000002478560_0 .net *"_s17", 1 0, L_0000000002509cf0;  1 drivers
L_000000000250f950 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002479280_0 .net/2u *"_s2", 7 0, L_000000000250f950;  1 drivers
v0000000002478600_0 .net *"_s21", 0 0, L_0000000002509c50;  1 drivers
v00000000024786a0_0 .net *"_s23", 0 0, L_00000000025094d0;  1 drivers
v0000000002478060_0 .net/2u *"_s28", 0 0, L_000000000250f9e0;  1 drivers
L_000000000250f998 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002479be0_0 .net/2u *"_s4", 7 0, L_000000000250f998;  1 drivers
v0000000002478740_0 .net *"_s9", 3 0, L_00000000025099d0;  1 drivers
v0000000002479aa0_0 .net "lut_o", 0 0, L_0000000002508530;  1 drivers
v00000000024787e0_0 .net "lut_s1", 1 0, L_0000000002508350;  1 drivers
v0000000002479780_0 .net "lut_s2", 3 0, L_0000000002509610;  1 drivers
v0000000002478920_0 .net "lut_s3", 7 0, L_0000000002508df0;  1 drivers
v0000000002479c80_0 .var "o_reg", 0 0;
v00000000024789c0_0 .net "polarized_clk", 0 0, L_0000000000a54c60;  1 drivers
E_0000000002461d70 .event posedge, v0000000002478f60_0, v00000000024789c0_0;
E_0000000002462470 .event posedge, v00000000024789c0_0;
L_0000000002508df0 .functor MUXZ 8, L_000000000250f998, L_000000000250f950, o000000000249b958, C4<>;
L_00000000025099d0 .part L_0000000002508df0, 4, 4;
L_0000000002508710 .part L_0000000002508df0, 0, 4;
L_0000000002509610 .functor MUXZ 4, L_0000000002508710, L_00000000025099d0, o000000000249b928, C4<>;
L_00000000025087b0 .part L_0000000002509610, 2, 2;
L_0000000002509cf0 .part L_0000000002509610, 0, 2;
L_0000000002508350 .functor MUXZ 2, L_0000000002509cf0, L_00000000025087b0, o000000000249b8f8, C4<>;
L_0000000002509c50 .part L_0000000002508350, 1, 1;
L_00000000025094d0 .part L_0000000002508350, 0, 1;
L_0000000002508530 .functor MUXZ 1, L_00000000025094d0, L_0000000002509c50, o000000000249b8c8, C4<>;
S_0000000000aaea50 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o000000000249bf58 .functor BUFZ 1, C4<z>; HiZ drive
o000000000249bf88 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a54aa0 .functor AND 1, o000000000249bf58, o000000000249bf88, C4<1>, C4<1>;
L_0000000000a54330 .functor OR 1, o000000000249bf58, o000000000249bf88, C4<0>, C4<0>;
o000000000249bef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a54790 .functor AND 1, L_0000000000a54330, o000000000249bef8, C4<1>, C4<1>;
L_0000000000a544f0 .functor OR 1, L_0000000000a54aa0, L_0000000000a54790, C4<0>, C4<0>;
v0000000002478b00_0 .net "CI", 0 0, o000000000249bef8;  0 drivers
v0000000002478c40_0 .net "CO", 0 0, L_0000000000a544f0;  1 drivers
v0000000002479960_0 .net "I0", 0 0, o000000000249bf58;  0 drivers
v0000000002479a00_0 .net "I1", 0 0, o000000000249bf88;  0 drivers
v0000000002479140_0 .net *"_s0", 0 0, L_0000000000a54aa0;  1 drivers
v0000000002478ce0_0 .net *"_s2", 0 0, L_0000000000a54330;  1 drivers
v0000000002478d80_0 .net *"_s4", 0 0, L_0000000000a54790;  1 drivers
S_00000000009ed7d0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o000000000249c108 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024796e0_0 .net "C", 0 0, o000000000249c108;  0 drivers
o000000000249c138 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002479b40_0 .net "D", 0 0, o000000000249c138;  0 drivers
v00000000024793c0_0 .var "Q", 0 0;
E_0000000002462530 .event posedge, v00000000024796e0_0;
S_00000000009ed950 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o000000000249c228 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002477f20_0 .net "C", 0 0, o000000000249c228;  0 drivers
o000000000249c258 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024791e0_0 .net "D", 0 0, o000000000249c258;  0 drivers
o000000000249c288 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002478ec0_0 .net "E", 0 0, o000000000249c288;  0 drivers
v0000000002479320_0 .var "Q", 0 0;
E_0000000002462570 .event posedge, v0000000002477f20_0;
S_00000000009c10b0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o000000000249c3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002479500_0 .net "C", 0 0, o000000000249c3a8;  0 drivers
o000000000249c3d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024795a0_0 .net "D", 0 0, o000000000249c3d8;  0 drivers
o000000000249c408 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002479640_0 .net "E", 0 0, o000000000249c408;  0 drivers
v0000000002479d20_0 .var "Q", 0 0;
o000000000249c468 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002479820_0 .net "R", 0 0, o000000000249c468;  0 drivers
E_0000000002462630 .event posedge, v0000000002479820_0, v0000000002479500_0;
S_00000000009c1230 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o000000000249c588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024798c0_0 .net "C", 0 0, o000000000249c588;  0 drivers
o000000000249c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002477e80_0 .net "D", 0 0, o000000000249c5b8;  0 drivers
o000000000249c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002477fc0_0 .net "E", 0 0, o000000000249c5e8;  0 drivers
v0000000002478100_0 .var "Q", 0 0;
o000000000249c648 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024170a0_0 .net "S", 0 0, o000000000249c648;  0 drivers
E_0000000002462670 .event posedge, v00000000024170a0_0, v00000000024798c0_0;
S_00000000009e9d40 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o000000000249c768 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9e40_0 .net "C", 0 0, o000000000249c768;  0 drivers
o000000000249c798 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9f80_0 .net "D", 0 0, o000000000249c798;  0 drivers
o000000000249c7c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7be0_0 .net "E", 0 0, o000000000249c7c8;  0 drivers
v00000000024e8400_0 .var "Q", 0 0;
o000000000249c828 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8e00_0 .net "R", 0 0, o000000000249c828;  0 drivers
E_00000000024626f0 .event posedge, v00000000024e9e40_0;
S_00000000009e9ec0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o000000000249c948 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8ae0_0 .net "C", 0 0, o000000000249c948;  0 drivers
o000000000249c978 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e80e0_0 .net "D", 0 0, o000000000249c978;  0 drivers
o000000000249c9a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7fa0_0 .net "E", 0 0, o000000000249c9a8;  0 drivers
v00000000024e9b20_0 .var "Q", 0 0;
o000000000249ca08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8b80_0 .net "S", 0 0, o000000000249ca08;  0 drivers
E_00000000024637f0 .event posedge, v00000000024e8ae0_0;
S_00000000009ed370 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o000000000249cb28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8c20_0 .net "C", 0 0, o000000000249cb28;  0 drivers
o000000000249cb58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9a80_0 .net "D", 0 0, o000000000249cb58;  0 drivers
v00000000024e7e60_0 .var "Q", 0 0;
E_00000000024636b0 .event negedge, v00000000024e8c20_0;
S_00000000009ed4f0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o000000000249cc48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8220_0 .net "C", 0 0, o000000000249cc48;  0 drivers
o000000000249cc78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9bc0_0 .net "D", 0 0, o000000000249cc78;  0 drivers
o000000000249cca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9580_0 .net "E", 0 0, o000000000249cca8;  0 drivers
v00000000024e9620_0 .var "Q", 0 0;
E_0000000002462ef0 .event negedge, v00000000024e8220_0;
S_00000000009f56f0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o000000000249cdc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e96c0_0 .net "C", 0 0, o000000000249cdc8;  0 drivers
o000000000249cdf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8ea0_0 .net "D", 0 0, o000000000249cdf8;  0 drivers
o000000000249ce28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9c60_0 .net "E", 0 0, o000000000249ce28;  0 drivers
v00000000024e8cc0_0 .var "Q", 0 0;
o000000000249ce88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e91c0_0 .net "R", 0 0, o000000000249ce88;  0 drivers
E_0000000002462fb0/0 .event negedge, v00000000024e96c0_0;
E_0000000002462fb0/1 .event posedge, v00000000024e91c0_0;
E_0000000002462fb0 .event/or E_0000000002462fb0/0, E_0000000002462fb0/1;
S_00000000009f5870 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o000000000249cfa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e94e0_0 .net "C", 0 0, o000000000249cfa8;  0 drivers
o000000000249cfd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8f40_0 .net "D", 0 0, o000000000249cfd8;  0 drivers
o000000000249d008 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9260_0 .net "E", 0 0, o000000000249d008;  0 drivers
v00000000024e8d60_0 .var "Q", 0 0;
o000000000249d068 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8900_0 .net "S", 0 0, o000000000249d068;  0 drivers
E_0000000002463430/0 .event negedge, v00000000024e94e0_0;
E_0000000002463430/1 .event posedge, v00000000024e8900_0;
E_0000000002463430 .event/or E_0000000002463430/0, E_0000000002463430/1;
S_00000000009f8e60 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o000000000249d188 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8040_0 .net "C", 0 0, o000000000249d188;  0 drivers
o000000000249d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8180_0 .net "D", 0 0, o000000000249d1b8;  0 drivers
o000000000249d1e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8fe0_0 .net "E", 0 0, o000000000249d1e8;  0 drivers
v00000000024e82c0_0 .var "Q", 0 0;
o000000000249d248 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9760_0 .net "R", 0 0, o000000000249d248;  0 drivers
E_00000000024633b0 .event negedge, v00000000024e8040_0;
S_00000000009f8fe0 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o000000000249d368 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9080_0 .net "C", 0 0, o000000000249d368;  0 drivers
o000000000249d398 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9120_0 .net "D", 0 0, o000000000249d398;  0 drivers
o000000000249d3c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e84a0_0 .net "E", 0 0, o000000000249d3c8;  0 drivers
v00000000024e8360_0 .var "Q", 0 0;
o000000000249d428 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e78c0_0 .net "S", 0 0, o000000000249d428;  0 drivers
E_0000000002463ab0 .event negedge, v00000000024e9080_0;
S_00000000009fb240 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o000000000249d548 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9300_0 .net "C", 0 0, o000000000249d548;  0 drivers
o000000000249d578 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7f00_0 .net "D", 0 0, o000000000249d578;  0 drivers
v00000000024e7c80_0 .var "Q", 0 0;
o000000000249d5d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9ee0_0 .net "R", 0 0, o000000000249d5d8;  0 drivers
E_00000000024632f0/0 .event negedge, v00000000024e9300_0;
E_00000000024632f0/1 .event posedge, v00000000024e9ee0_0;
E_00000000024632f0 .event/or E_00000000024632f0/0, E_00000000024632f0/1;
S_00000000009fb3c0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o000000000249d6c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8540_0 .net "C", 0 0, o000000000249d6c8;  0 drivers
o000000000249d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e93a0_0 .net "D", 0 0, o000000000249d6f8;  0 drivers
v00000000024e99e0_0 .var "Q", 0 0;
o000000000249d758 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e85e0_0 .net "S", 0 0, o000000000249d758;  0 drivers
E_0000000002462db0/0 .event negedge, v00000000024e8540_0;
E_0000000002462db0/1 .event posedge, v00000000024e85e0_0;
E_0000000002462db0 .event/or E_0000000002462db0/0, E_0000000002462db0/1;
S_00000000009fe1f0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o000000000249d848 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9d00_0 .net "C", 0 0, o000000000249d848;  0 drivers
o000000000249d878 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8680_0 .net "D", 0 0, o000000000249d878;  0 drivers
v00000000024e8720_0 .var "Q", 0 0;
o000000000249d8d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7960_0 .net "R", 0 0, o000000000249d8d8;  0 drivers
E_0000000002463130 .event negedge, v00000000024e9d00_0;
S_0000000000a6dcc0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o000000000249d9c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7d20_0 .net "C", 0 0, o000000000249d9c8;  0 drivers
o000000000249d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e87c0_0 .net "D", 0 0, o000000000249d9f8;  0 drivers
v00000000024e9800_0 .var "Q", 0 0;
o000000000249da58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7aa0_0 .net "S", 0 0, o000000000249da58;  0 drivers
E_0000000002463070 .event negedge, v00000000024e7d20_0;
S_0000000000a6d9c0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o000000000249db48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e98a0_0 .net "C", 0 0, o000000000249db48;  0 drivers
o000000000249db78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e8860_0 .net "D", 0 0, o000000000249db78;  0 drivers
v00000000024e9440_0 .var "Q", 0 0;
o000000000249dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e89a0_0 .net "R", 0 0, o000000000249dbd8;  0 drivers
E_0000000002463230 .event posedge, v00000000024e89a0_0, v00000000024e98a0_0;
S_0000000000a6d6c0 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o000000000249dcc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ea020_0 .net "C", 0 0, o000000000249dcc8;  0 drivers
o000000000249dcf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7dc0_0 .net "D", 0 0, o000000000249dcf8;  0 drivers
v00000000024e8a40_0 .var "Q", 0 0;
o000000000249dd58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9940_0 .net "S", 0 0, o000000000249dd58;  0 drivers
E_0000000002463af0 .event posedge, v00000000024e9940_0, v00000000024ea020_0;
S_0000000000a6d240 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o000000000249de48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e9da0_0 .net "C", 0 0, o000000000249de48;  0 drivers
o000000000249de78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024e7a00_0 .net "D", 0 0, o000000000249de78;  0 drivers
v00000000024e7b40_0 .var "Q", 0 0;
o000000000249ded8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ea5c0_0 .net "R", 0 0, o000000000249ded8;  0 drivers
E_00000000024639b0 .event posedge, v00000000024e9da0_0;
S_0000000000a6d840 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o000000000249dfc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eaca0_0 .net "C", 0 0, o000000000249dfc8;  0 drivers
o000000000249dff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb240_0 .net "D", 0 0, o000000000249dff8;  0 drivers
v00000000024eb560_0 .var "Q", 0 0;
o000000000249e058 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ea2a0_0 .net "S", 0 0, o000000000249e058;  0 drivers
E_00000000024635b0 .event posedge, v00000000024eaca0_0;
S_0000000000a6d0c0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o000000000249e178 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a548e0 .functor BUFZ 1, o000000000249e178, C4<0>, C4<0>, C4<0>;
v00000000024ea840_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0000000000a548e0;  1 drivers
v00000000024ea660_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o000000000249e178;  0 drivers
S_0000000000a6d3c0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_000000000249aec0 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_000000000249aef8 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_000000000249af30 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_000000000249af68 .param/l "PULLUP" 0 2 87, C4<0>;
o000000000249e3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a543a0 .functor BUFZ 1, o000000000249e3b8, C4<0>, C4<0>, C4<0>;
o000000000249e208 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb1a0_0 .net "CLOCK_ENABLE", 0 0, o000000000249e208;  0 drivers
v00000000024eb6a0_0 .net "D_IN_0", 0 0, L_0000000000a54f70;  1 drivers
v00000000024eb740_0 .net "D_IN_1", 0 0, L_0000000000a54410;  1 drivers
o000000000249e298 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb2e0_0 .net "D_OUT_0", 0 0, o000000000249e298;  0 drivers
o000000000249e2c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eac00_0 .net "D_OUT_1", 0 0, o000000000249e2c8;  0 drivers
v00000000024eb380_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0000000000a543a0;  1 drivers
o000000000249e2f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ea200_0 .net "INPUT_CLK", 0 0, o000000000249e2f8;  0 drivers
o000000000249e328 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ead40_0 .net "LATCH_INPUT_VALUE", 0 0, o000000000249e328;  0 drivers
o000000000249e358 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb420_0 .net "OUTPUT_CLK", 0 0, o000000000249e358;  0 drivers
o000000000249e388 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb4c0_0 .net "OUTPUT_ENABLE", 0 0, o000000000249e388;  0 drivers
v00000000024ec910_0 .net "PACKAGE_PIN", 0 0, o000000000249e3b8;  0 drivers
S_0000000000a03450 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0000000000a6d3c0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_000000000242b900 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_000000000242b938 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_000000000242b970 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_000000000242b9a8 .param/l "PULLUP" 0 2 20, C4<0>;
L_0000000000a54f70 .functor BUFZ 1, v00000000024eb100_0, C4<0>, C4<0>, C4<0>;
L_0000000000a54410 .functor BUFZ 1, v00000000024ea3e0_0, C4<0>, C4<0>, C4<0>;
v00000000024ea980_0 .net "CLOCK_ENABLE", 0 0, o000000000249e208;  alias, 0 drivers
v00000000024ea480_0 .net "D_IN_0", 0 0, L_0000000000a54f70;  alias, 1 drivers
v00000000024eaa20_0 .net "D_IN_1", 0 0, L_0000000000a54410;  alias, 1 drivers
v00000000024ea8e0_0 .net "D_OUT_0", 0 0, o000000000249e298;  alias, 0 drivers
v00000000024eade0_0 .net "D_OUT_1", 0 0, o000000000249e2c8;  alias, 0 drivers
v00000000024eaf20_0 .net "INPUT_CLK", 0 0, o000000000249e2f8;  alias, 0 drivers
v00000000024ea340_0 .net "LATCH_INPUT_VALUE", 0 0, o000000000249e328;  alias, 0 drivers
v00000000024eb060_0 .net "OUTPUT_CLK", 0 0, o000000000249e358;  alias, 0 drivers
v00000000024ea160_0 .net "OUTPUT_ENABLE", 0 0, o000000000249e388;  alias, 0 drivers
v00000000024eae80_0 .net "PACKAGE_PIN", 0 0, o000000000249e3b8;  alias, 0 drivers
v00000000024eb100_0 .var "din_0", 0 0;
v00000000024ea3e0_0 .var "din_1", 0 0;
v00000000024eafc0_0 .var "din_q_0", 0 0;
v00000000024eb600_0 .var "din_q_1", 0 0;
v00000000024ea0c0_0 .var "dout", 0 0;
v00000000024ea520_0 .var "dout_q_0", 0 0;
v00000000024eaac0_0 .var "dout_q_1", 0 0;
v00000000024ea700_0 .var "outclk_delayed_1", 0 0;
v00000000024eab60_0 .var "outclk_delayed_2", 0 0;
v00000000024ea7a0_0 .var "outena_q", 0 0;
E_0000000002462eb0 .event edge, v00000000024eab60_0, v00000000024ea520_0, v00000000024eaac0_0;
E_00000000024638f0 .event edge, v00000000024ea700_0;
E_0000000002463170 .event edge, v00000000024eb060_0;
E_00000000024631b0 .event edge, v00000000024ea340_0, v00000000024eafc0_0, v00000000024eb600_0;
S_0000000000a03d50 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0000000000a03450;
 .timescale 0 0;
E_00000000024637b0 .event posedge, v00000000024eb060_0;
E_00000000024631f0 .event negedge, v00000000024eb060_0;
E_0000000002463270 .event negedge, v00000000024eaf20_0;
E_0000000002463870 .event posedge, v00000000024eaf20_0;
S_0000000000a6cf40 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0000000002462cf0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o000000000249e9e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ece10_0 .net "I0", 0 0, o000000000249e9e8;  0 drivers
o000000000249ea18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec5f0_0 .net "I1", 0 0, o000000000249ea18;  0 drivers
o000000000249ea48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ecc30_0 .net "I2", 0 0, o000000000249ea48;  0 drivers
o000000000249ea78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed590_0 .net "I3", 0 0, o000000000249ea78;  0 drivers
v00000000024ebbf0_0 .net "O", 0 0, L_0000000002508d50;  1 drivers
L_000000000250fa28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000024ed1d0_0 .net/2u *"_s0", 7 0, L_000000000250fa28;  1 drivers
v00000000024ed3b0_0 .net *"_s13", 1 0, L_0000000002509570;  1 drivers
v00000000024ebf10_0 .net *"_s15", 1 0, L_0000000002508fd0;  1 drivers
v00000000024ecaf0_0 .net *"_s19", 0 0, L_0000000002509ed0;  1 drivers
L_000000000250fa70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000024ed9f0_0 .net/2u *"_s2", 7 0, L_000000000250fa70;  1 drivers
v00000000024edc70_0 .net *"_s21", 0 0, L_0000000002508670;  1 drivers
v00000000024ed950_0 .net *"_s7", 3 0, L_0000000002509110;  1 drivers
v00000000024ec190_0 .net *"_s9", 3 0, L_0000000002509d90;  1 drivers
v00000000024eb970_0 .net "s1", 1 0, L_0000000002507b30;  1 drivers
v00000000024ebdd0_0 .net "s2", 3 0, L_0000000002508210;  1 drivers
v00000000024ebc90_0 .net "s3", 7 0, L_00000000025082b0;  1 drivers
L_00000000025082b0 .functor MUXZ 8, L_000000000250fa70, L_000000000250fa28, o000000000249ea78, C4<>;
L_0000000002509110 .part L_00000000025082b0, 4, 4;
L_0000000002509d90 .part L_00000000025082b0, 0, 4;
L_0000000002508210 .functor MUXZ 4, L_0000000002509d90, L_0000000002509110, o000000000249ea48, C4<>;
L_0000000002509570 .part L_0000000002508210, 2, 2;
L_0000000002508fd0 .part L_0000000002508210, 0, 2;
L_0000000002507b30 .functor MUXZ 2, L_0000000002508fd0, L_0000000002509570, o000000000249ea18, C4<>;
L_0000000002509ed0 .part L_0000000002507b30, 1, 1;
L_0000000002508670 .part L_0000000002507b30, 0, 1;
L_0000000002508d50 .functor MUXZ 1, L_0000000002508670, L_0000000002509ed0, o000000000249e9e8, C4<>;
S_0000000000a6db40 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f4f20 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_00000000009f4f58 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_00000000009f4f90 .param/l "DIVF" 0 2 831, C4<0000000>;
P_00000000009f4fc8 .param/l "DIVQ" 0 2 832, C4<000>;
P_00000000009f5000 .param/l "DIVR" 0 2 830, C4<0000>;
P_00000000009f5038 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_00000000009f5070 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_00000000009f50a8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_00000000009f50e0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_00000000009f5118 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_00000000009f5150 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_00000000009f5188 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_00000000009f51c0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_00000000009f51f8 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_00000000009f5230 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_00000000009f5268 .param/l "TEST_MODE" 0 2 836, C4<0>;
o000000000249edd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eda90_0 .net "BYPASS", 0 0, o000000000249edd8;  0 drivers
o000000000249ee08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024ed630_0 .net "DYNAMICDELAY", 7 0, o000000000249ee08;  0 drivers
o000000000249ee38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eba10_0 .net "EXTFEEDBACK", 0 0, o000000000249ee38;  0 drivers
o000000000249ee68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed810_0 .net "LATCHINPUTVALUE", 0 0, o000000000249ee68;  0 drivers
o000000000249ee98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec690_0 .net "LOCK", 0 0, o000000000249ee98;  0 drivers
o000000000249eec8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024edd10_0 .net "PLLOUTCOREA", 0 0, o000000000249eec8;  0 drivers
o000000000249eef8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ebe70_0 .net "PLLOUTCOREB", 0 0, o000000000249eef8;  0 drivers
o000000000249ef28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eceb0_0 .net "PLLOUTGLOBALA", 0 0, o000000000249ef28;  0 drivers
o000000000249ef58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ecf50_0 .net "PLLOUTGLOBALB", 0 0, o000000000249ef58;  0 drivers
o000000000249ef88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec4b0_0 .net "REFERENCECLK", 0 0, o000000000249ef88;  0 drivers
o000000000249efb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ecff0_0 .net "RESETB", 0 0, o000000000249efb8;  0 drivers
o000000000249efe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed6d0_0 .net "SCLK", 0 0, o000000000249efe8;  0 drivers
o000000000249f018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed090_0 .net "SDI", 0 0, o000000000249f018;  0 drivers
o000000000249f048 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ebd30_0 .net "SDO", 0 0, o000000000249f048;  0 drivers
S_0000000000a6d540 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f3ad0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_00000000009f3b08 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_00000000009f3b40 .param/l "DIVF" 0 2 866, C4<0000000>;
P_00000000009f3b78 .param/l "DIVQ" 0 2 867, C4<000>;
P_00000000009f3bb0 .param/l "DIVR" 0 2 865, C4<0000>;
P_00000000009f3be8 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_00000000009f3c20 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_00000000009f3c58 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_00000000009f3c90 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_00000000009f3cc8 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_00000000009f3d00 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_00000000009f3d38 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_00000000009f3d70 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_00000000009f3da8 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_00000000009f3de0 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_00000000009f3e18 .param/l "TEST_MODE" 0 2 871, C4<0>;
o000000000249f318 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec9b0_0 .net "BYPASS", 0 0, o000000000249f318;  0 drivers
o000000000249f348 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024ed130_0 .net "DYNAMICDELAY", 7 0, o000000000249f348;  0 drivers
o000000000249f378 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eddb0_0 .net "EXTFEEDBACK", 0 0, o000000000249f378;  0 drivers
o000000000249f3a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed270_0 .net "LATCHINPUTVALUE", 0 0, o000000000249f3a8;  0 drivers
o000000000249f3d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024edb30_0 .net "LOCK", 0 0, o000000000249f3d8;  0 drivers
o000000000249f408 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec230_0 .net "PACKAGEPIN", 0 0, o000000000249f408;  0 drivers
o000000000249f438 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024edbd0_0 .net "PLLOUTCOREA", 0 0, o000000000249f438;  0 drivers
o000000000249f468 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed450_0 .net "PLLOUTCOREB", 0 0, o000000000249f468;  0 drivers
o000000000249f498 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec7d0_0 .net "PLLOUTGLOBALA", 0 0, o000000000249f498;  0 drivers
o000000000249f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ede50_0 .net "PLLOUTGLOBALB", 0 0, o000000000249f4c8;  0 drivers
o000000000249f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ebab0_0 .net "RESETB", 0 0, o000000000249f4f8;  0 drivers
o000000000249f528 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed4f0_0 .net "SCLK", 0 0, o000000000249f528;  0 drivers
o000000000249f558 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ebfb0_0 .net "SDI", 0 0, o000000000249f558;  0 drivers
o000000000249f588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024edef0_0 .net "SDO", 0 0, o000000000249f588;  0 drivers
S_0000000000a02cd0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f1e50 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_00000000009f1e88 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_00000000009f1ec0 .param/l "DIVF" 0 2 796, C4<0000000>;
P_00000000009f1ef8 .param/l "DIVQ" 0 2 797, C4<000>;
P_00000000009f1f30 .param/l "DIVR" 0 2 795, C4<0000>;
P_00000000009f1f68 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_00000000009f1fa0 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_00000000009f1fd8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_00000000009f2010 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_00000000009f2048 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_00000000009f2080 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_00000000009f20b8 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_00000000009f20f0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_00000000009f2128 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_00000000009f2160 .param/l "TEST_MODE" 0 2 801, C4<0>;
o000000000249f858 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eca50_0 .net "BYPASS", 0 0, o000000000249f858;  0 drivers
o000000000249f888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024ec050_0 .net "DYNAMICDELAY", 7 0, o000000000249f888;  0 drivers
o000000000249f8b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024edf90_0 .net "EXTFEEDBACK", 0 0, o000000000249f8b8;  0 drivers
o000000000249f8e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed770_0 .net "LATCHINPUTVALUE", 0 0, o000000000249f8e8;  0 drivers
o000000000249f918 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee030_0 .net "LOCK", 0 0, o000000000249f918;  0 drivers
o000000000249f948 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed8b0_0 .net "PACKAGEPIN", 0 0, o000000000249f948;  0 drivers
o000000000249f978 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eb8d0_0 .net "PLLOUTCOREA", 0 0, o000000000249f978;  0 drivers
o000000000249f9a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec730_0 .net "PLLOUTCOREB", 0 0, o000000000249f9a8;  0 drivers
o000000000249f9d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ebb50_0 .net "PLLOUTGLOBALA", 0 0, o000000000249f9d8;  0 drivers
o000000000249fa08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec0f0_0 .net "PLLOUTGLOBALB", 0 0, o000000000249fa08;  0 drivers
o000000000249fa38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ed310_0 .net "RESETB", 0 0, o000000000249fa38;  0 drivers
o000000000249fa68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec2d0_0 .net "SCLK", 0 0, o000000000249fa68;  0 drivers
o000000000249fa98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec370_0 .net "SDI", 0 0, o000000000249fa98;  0 drivers
o000000000249fac8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec410_0 .net "SDO", 0 0, o000000000249fac8;  0 drivers
S_0000000000a02e50 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_00000000009f76d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_00000000009f7708 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_00000000009f7740 .param/l "DIVF" 0 2 732, C4<0000000>;
P_00000000009f7778 .param/l "DIVQ" 0 2 733, C4<000>;
P_00000000009f77b0 .param/l "DIVR" 0 2 731, C4<0000>;
P_00000000009f77e8 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_00000000009f7820 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_00000000009f7858 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_00000000009f7890 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_00000000009f78c8 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_00000000009f7900 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_00000000009f7938 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_00000000009f7970 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_00000000009f79a8 .param/l "TEST_MODE" 0 2 736, C4<0>;
o000000000249fd98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ec870_0 .net "BYPASS", 0 0, o000000000249fd98;  0 drivers
o000000000249fdc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024ec550_0 .net "DYNAMICDELAY", 7 0, o000000000249fdc8;  0 drivers
o000000000249fdf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ecb90_0 .net "EXTFEEDBACK", 0 0, o000000000249fdf8;  0 drivers
o000000000249fe28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eccd0_0 .net "LATCHINPUTVALUE", 0 0, o000000000249fe28;  0 drivers
o000000000249fe58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ecd70_0 .net "LOCK", 0 0, o000000000249fe58;  0 drivers
o000000000249fe88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee170_0 .net "PLLOUTCORE", 0 0, o000000000249fe88;  0 drivers
o000000000249feb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eed50_0 .net "PLLOUTGLOBAL", 0 0, o000000000249feb8;  0 drivers
o000000000249fee8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef390_0 .net "REFERENCECLK", 0 0, o000000000249fee8;  0 drivers
o000000000249ff18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eecb0_0 .net "RESETB", 0 0, o000000000249ff18;  0 drivers
o000000000249ff48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef430_0 .net "SCLK", 0 0, o000000000249ff48;  0 drivers
o000000000249ff78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef110_0 .net "SDI", 0 0, o000000000249ff78;  0 drivers
o000000000249ffa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee5d0_0 .net "SDO", 0 0, o000000000249ffa8;  0 drivers
S_0000000000a04050 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_00000000009f79f0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_00000000009f7a28 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_00000000009f7a60 .param/l "DIVF" 0 2 763, C4<0000000>;
P_00000000009f7a98 .param/l "DIVQ" 0 2 764, C4<000>;
P_00000000009f7ad0 .param/l "DIVR" 0 2 762, C4<0000>;
P_00000000009f7b08 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_00000000009f7b40 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_00000000009f7b78 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_00000000009f7bb0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_00000000009f7be8 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_00000000009f7c20 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_00000000009f7c58 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_00000000009f7c90 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_00000000009f7cc8 .param/l "TEST_MODE" 0 2 767, C4<0>;
o00000000024a0218 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee710_0 .net "BYPASS", 0 0, o00000000024a0218;  0 drivers
o00000000024a0248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024ee0d0_0 .net "DYNAMICDELAY", 7 0, o00000000024a0248;  0 drivers
o00000000024a0278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef6b0_0 .net "EXTFEEDBACK", 0 0, o00000000024a0278;  0 drivers
o00000000024a02a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee7b0_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a02a8;  0 drivers
o00000000024a02d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee490_0 .net "LOCK", 0 0, o00000000024a02d8;  0 drivers
o00000000024a0308 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef1b0_0 .net "PACKAGEPIN", 0 0, o00000000024a0308;  0 drivers
o00000000024a0338 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef2f0_0 .net "PLLOUTCORE", 0 0, o00000000024a0338;  0 drivers
o00000000024a0368 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef4d0_0 .net "PLLOUTGLOBAL", 0 0, o00000000024a0368;  0 drivers
o00000000024a0398 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eedf0_0 .net "RESETB", 0 0, o00000000024a0398;  0 drivers
o00000000024a03c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ef570_0 .net "SCLK", 0 0, o00000000024a03c8;  0 drivers
o00000000024a03f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024eead0_0 .net "SDI", 0 0, o00000000024a03f8;  0 drivers
o00000000024a0428 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ee350_0 .net "SDO", 0 0, o00000000024a0428;  0 drivers
S_0000000000a02b50 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a019f0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01a28 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01a60 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01a98 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01ad0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01b08 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01b40 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01b78 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01bb0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01be8 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01c20 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01c58 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01c90 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01cc8 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01d00 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01d38 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a01d70 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0000000000a01da8 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o00000000024a0ba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a54a30 .functor NOT 1, o00000000024a0ba8, C4<0>, C4<0>, C4<0>;
o00000000024a0698 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024eea30_0 .net "MASK", 15 0, o00000000024a0698;  0 drivers
o00000000024a06c8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f21b0_0 .net "RADDR", 10 0, o00000000024a06c8;  0 drivers
o00000000024a0728 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2390_0 .net "RCLKE", 0 0, o00000000024a0728;  0 drivers
v00000000024f30b0_0 .net "RCLKN", 0 0, o00000000024a0ba8;  0 drivers
v00000000024f3290_0 .net "RDATA", 15 0, L_0000000000a54b80;  1 drivers
o00000000024a07b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2cf0_0 .net "RE", 0 0, o00000000024a07b8;  0 drivers
o00000000024a0818 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f2430_0 .net "WADDR", 10 0, o00000000024a0818;  0 drivers
o00000000024a0848 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2110_0 .net "WCLK", 0 0, o00000000024a0848;  0 drivers
o00000000024a0878 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f1c10_0 .net "WCLKE", 0 0, o00000000024a0878;  0 drivers
o00000000024a08a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024f2610_0 .net "WDATA", 15 0, o00000000024a08a8;  0 drivers
o00000000024a0908 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2d90_0 .net "WE", 0 0, o00000000024a0908;  0 drivers
S_0000000000a03bd0 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0000000000a02b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a433c0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a433f8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43430 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43468 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a434a0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a434d8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43510 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43548 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43580 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a435b8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a435f0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43628 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43660 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43698 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a436d0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43708 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43740 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000000a43778 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000024ee990_0 .net "MASK", 15 0, o00000000024a0698;  alias, 0 drivers
v00000000024eee90_0 .net "RADDR", 10 0, o00000000024a06c8;  alias, 0 drivers
v00000000024ee3f0_0 .net "RCLK", 0 0, L_0000000000a54a30;  1 drivers
v00000000024ef070_0 .net "RCLKE", 0 0, o00000000024a0728;  alias, 0 drivers
v00000000024ee530_0 .net "RDATA", 15 0, L_0000000000a54b80;  alias, 1 drivers
v00000000024ef250_0 .var "RDATA_I", 15 0;
v00000000024eef30_0 .net "RE", 0 0, o00000000024a07b8;  alias, 0 drivers
L_000000000250fab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000024eeb70_0 .net "RMASK_I", 15 0, L_000000000250fab8;  1 drivers
v00000000024ef750_0 .net "WADDR", 10 0, o00000000024a0818;  alias, 0 drivers
v00000000024eefd0_0 .net "WCLK", 0 0, o00000000024a0848;  alias, 0 drivers
v00000000024eec10_0 .net "WCLKE", 0 0, o00000000024a0878;  alias, 0 drivers
v00000000024ee670_0 .net "WDATA", 15 0, o00000000024a08a8;  alias, 0 drivers
v00000000024ee850_0 .net "WDATA_I", 15 0, L_0000000000a54d40;  1 drivers
v00000000024ef610_0 .net "WE", 0 0, o00000000024a0908;  alias, 0 drivers
v00000000024ee8f0_0 .net "WMASK_I", 15 0, L_0000000000a54480;  1 drivers
v00000000024ee210_0 .var/i "i", 31 0;
v00000000024ee2b0 .array "memory", 255 0, 15 0;
E_0000000002463370 .event posedge, v00000000024ee3f0_0;
E_00000000024633f0 .event posedge, v00000000024eefd0_0;
S_0000000000a03750 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a03bd0;
 .timescale 0 0;
L_0000000000a54480 .functor BUFZ 16, o00000000024a0698, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a035d0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a03bd0;
 .timescale 0 0;
S_0000000000a038d0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a03bd0;
 .timescale 0 0;
L_0000000000a54d40 .functor BUFZ 16, o00000000024a08a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a03a50 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a03bd0;
 .timescale 0 0;
L_0000000000a54b80 .functor BUFZ 16, v00000000024ef250_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a041d0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000009fb830 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb868 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb8a0 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb8d8 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb910 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb948 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb980 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb9b8 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fb9f0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fba28 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fba60 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fba98 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbad0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbb08 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbb40 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbb78 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbbb0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_00000000009fbbe8 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o00000000024a12f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a54800 .functor NOT 1, o00000000024a12f8, C4<0>, C4<0>, C4<0>;
o00000000024a1328 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a54e90 .functor NOT 1, o00000000024a1328, C4<0>, C4<0>, C4<0>;
o00000000024a0de8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024f3ab0_0 .net "MASK", 15 0, o00000000024a0de8;  0 drivers
o00000000024a0e18 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f22f0_0 .net "RADDR", 10 0, o00000000024a0e18;  0 drivers
o00000000024a0e78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2bb0_0 .net "RCLKE", 0 0, o00000000024a0e78;  0 drivers
v00000000024f2570_0 .net "RCLKN", 0 0, o00000000024a12f8;  0 drivers
v00000000024f33d0_0 .net "RDATA", 15 0, L_0000000000a54e20;  1 drivers
o00000000024a0f08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f3b50_0 .net "RE", 0 0, o00000000024a0f08;  0 drivers
o00000000024a0f68 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f2c50_0 .net "WADDR", 10 0, o00000000024a0f68;  0 drivers
o00000000024a0fc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f35b0_0 .net "WCLKE", 0 0, o00000000024a0fc8;  0 drivers
v00000000024f26b0_0 .net "WCLKN", 0 0, o00000000024a1328;  0 drivers
o00000000024a0ff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024f1990_0 .net "WDATA", 15 0, o00000000024a0ff8;  0 drivers
o00000000024a1058 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f2ed0_0 .net "WE", 0 0, o00000000024a1058;  0 drivers
S_0000000000a04350 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0000000000a041d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a437c0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a437f8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43830 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43868 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a438a0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a438d8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43910 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43948 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43980 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a439b8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a439f0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a28 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a60 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a98 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ad0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43b08 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43b40 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000000a43b78 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000024f3150_0 .net "MASK", 15 0, o00000000024a0de8;  alias, 0 drivers
v00000000024f1d50_0 .net "RADDR", 10 0, o00000000024a0e18;  alias, 0 drivers
v00000000024f3970_0 .net "RCLK", 0 0, L_0000000000a54800;  1 drivers
v00000000024f3510_0 .net "RCLKE", 0 0, o00000000024a0e78;  alias, 0 drivers
v00000000024f31f0_0 .net "RDATA", 15 0, L_0000000000a54e20;  alias, 1 drivers
v00000000024f3bf0_0 .var "RDATA_I", 15 0;
v00000000024f2250_0 .net "RE", 0 0, o00000000024a0f08;  alias, 0 drivers
L_000000000250fb00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000024f2e30_0 .net "RMASK_I", 15 0, L_000000000250fb00;  1 drivers
v00000000024f2a70_0 .net "WADDR", 10 0, o00000000024a0f68;  alias, 0 drivers
v00000000024f24d0_0 .net "WCLK", 0 0, L_0000000000a54e90;  1 drivers
v00000000024f2070_0 .net "WCLKE", 0 0, o00000000024a0fc8;  alias, 0 drivers
v00000000024f3790_0 .net "WDATA", 15 0, o00000000024a0ff8;  alias, 0 drivers
v00000000024f3c90_0 .net "WDATA_I", 15 0, L_0000000000a54bf0;  1 drivers
v00000000024f1cb0_0 .net "WE", 0 0, o00000000024a1058;  alias, 0 drivers
v00000000024f3e70_0 .net "WMASK_I", 15 0, L_0000000000a54560;  1 drivers
v00000000024f2930_0 .var/i "i", 31 0;
v00000000024f2b10 .array "memory", 255 0, 15 0;
E_0000000002463b30 .event posedge, v00000000024f3970_0;
E_0000000002463770 .event posedge, v00000000024f24d0_0;
S_0000000000a044d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a04350;
 .timescale 0 0;
L_0000000000a54560 .functor BUFZ 16, o00000000024a0de8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a04650 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a04350;
 .timescale 0 0;
S_0000000000a03ed0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a04350;
 .timescale 0 0;
L_0000000000a54bf0 .functor BUFZ 16, o00000000024a0ff8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a047d0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a04350;
 .timescale 0 0;
L_0000000000a54e20 .functor BUFZ 16, v00000000024f3bf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a02fd0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a42fc0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a42ff8 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43030 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43068 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a430a0 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a430d8 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43110 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43148 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43180 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a431b8 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a431f0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43228 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43260 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43298 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a432d0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43308 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43340 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0000000000a43378 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o00000000024a1a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000a546b0 .functor NOT 1, o00000000024a1a78, C4<0>, C4<0>, C4<0>;
o00000000024a1568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024f3a10_0 .net "MASK", 15 0, o00000000024a1568;  0 drivers
o00000000024a1598 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f3d30_0 .net "RADDR", 10 0, o00000000024a1598;  0 drivers
o00000000024a15c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f3f10_0 .net "RCLK", 0 0, o00000000024a15c8;  0 drivers
o00000000024a15f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f3fb0_0 .net "RCLKE", 0 0, o00000000024a15f8;  0 drivers
v00000000024f4050_0 .net "RDATA", 15 0, L_0000000000a54950;  1 drivers
o00000000024a1688 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f1a30_0 .net "RE", 0 0, o00000000024a1688;  0 drivers
o00000000024a16e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000024f18f0_0 .net "WADDR", 10 0, o00000000024a16e8;  0 drivers
o00000000024a1748 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f1ad0_0 .net "WCLKE", 0 0, o00000000024a1748;  0 drivers
v00000000024f1b70_0 .net "WCLKN", 0 0, o00000000024a1a78;  0 drivers
o00000000024a1778 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000024f4410_0 .net "WDATA", 15 0, o00000000024a1778;  0 drivers
o00000000024a17d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f4230_0 .net "WE", 0 0, o00000000024a17d8;  0 drivers
S_0000000000a029d0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0000000000a02fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a11690 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a116c8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11700 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11738 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11770 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a117a8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a117e0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11818 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11850 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11888 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a118c0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a118f8 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11930 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11968 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a119a0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a119d8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a11a10 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000000a11a48 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000024f1df0_0 .net "MASK", 15 0, o00000000024a1568;  alias, 0 drivers
v00000000024f1e90_0 .net "RADDR", 10 0, o00000000024a1598;  alias, 0 drivers
v00000000024f2f70_0 .net "RCLK", 0 0, o00000000024a15c8;  alias, 0 drivers
v00000000024f3010_0 .net "RCLKE", 0 0, o00000000024a15f8;  alias, 0 drivers
v00000000024f3650_0 .net "RDATA", 15 0, L_0000000000a54950;  alias, 1 drivers
v00000000024f2750_0 .var "RDATA_I", 15 0;
v00000000024f1fd0_0 .net "RE", 0 0, o00000000024a1688;  alias, 0 drivers
L_000000000250fb48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000024f27f0_0 .net "RMASK_I", 15 0, L_000000000250fb48;  1 drivers
v00000000024f3330_0 .net "WADDR", 10 0, o00000000024a16e8;  alias, 0 drivers
v00000000024f2890_0 .net "WCLK", 0 0, L_0000000000a546b0;  1 drivers
v00000000024f3470_0 .net "WCLKE", 0 0, o00000000024a1748;  alias, 0 drivers
v00000000024f36f0_0 .net "WDATA", 15 0, o00000000024a1778;  alias, 0 drivers
v00000000024f29d0_0 .net "WDATA_I", 15 0, L_0000000000a54090;  1 drivers
v00000000024f1f30_0 .net "WE", 0 0, o00000000024a17d8;  alias, 0 drivers
v00000000024f3dd0_0 .net "WMASK_I", 15 0, L_0000000000a54f00;  1 drivers
v00000000024f3830_0 .var/i "i", 31 0;
v00000000024f38d0 .array "memory", 255 0, 15 0;
E_0000000002463b70 .event posedge, v00000000024f2f70_0;
E_0000000002463bb0 .event posedge, v00000000024f2890_0;
S_00000000024f8380 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a029d0;
 .timescale 0 0;
L_0000000000a54f00 .functor BUFZ 16, o00000000024a1568, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000024f8980 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a029d0;
 .timescale 0 0;
S_00000000024f7a80 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a029d0;
 .timescale 0 0;
L_0000000000a54090 .functor BUFZ 16, o00000000024a1778, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000024f9100 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a029d0;
 .timescale 0 0;
L_0000000000a54950 .functor BUFZ 16, v00000000024f2750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a03150 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o00000000024a1cb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f4690_0 .net "BOOT", 0 0, o00000000024a1cb8;  0 drivers
o00000000024a1ce8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f4f50_0 .net "S0", 0 0, o00000000024a1ce8;  0 drivers
o00000000024a1d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f44b0_0 .net "S1", 0 0, o00000000024a1d18;  0 drivers
S_0000000000a032d0 .scope module, "tesbench" "tesbench" 3 3;
 .timescale 0 0;
v0000000002505670_0 .net "led1", 0 0, L_0000000000a76b80;  1 drivers
v0000000002505030_0 .net "led2", 0 0, L_0000000000a76c60;  1 drivers
v00000000025043b0_0 .net "led3", 0 0, L_0000000000a773d0;  1 drivers
v0000000002504450_0 .net "led4", 0 0, L_0000000000a091f0;  1 drivers
v00000000025053f0_0 .net "led5", 0 0, L_0000000000a33cc0;  1 drivers
v0000000002504630_0 .net "led6", 0 0, L_0000000000a338d0;  1 drivers
v0000000002505490_0 .net "led7", 0 0, L_0000000002466070;  1 drivers
v0000000002505710_0 .net "led8", 0 0, L_0000000000a093b0;  1 drivers
v00000000025044f0_0 .var "p1", 0 0;
v00000000025041d0_0 .var "p10", 0 0;
v0000000002505170_0 .var "p11", 0 0;
v00000000025046d0_0 .var "p12", 0 0;
v0000000002504770_0 .var "p13", 0 0;
v0000000002505530_0 .var "p14", 0 0;
v0000000002504810_0 .var "p15", 0 0;
v00000000025048b0_0 .var "p16", 0 0;
v0000000002505210_0 .var "p17", 0 0;
v00000000025055d0_0 .var "p18", 0 0;
v0000000002504e50_0 .var "p19", 0 0;
v0000000002504950_0 .var "p2", 0 0;
v0000000002504ef0_0 .var "p20", 0 0;
v00000000025050d0_0 .var "p21", 0 0;
v0000000002504d10_0 .var "p22", 0 0;
v0000000002504db0_0 .var "p23", 0 0;
v00000000025057b0_0 .var "p24", 0 0;
v0000000002504130_0 .var "p25", 0 0;
v0000000002504310_0 .var "p26", 0 0;
v00000000025049f0_0 .var "p27", 0 0;
v0000000002504a90_0 .var "p28", 0 0;
v0000000002504b30_0 .var "p3", 0 0;
v0000000002504bd0_0 .var "p4", 0 0;
v0000000002504c70_0 .var "p5", 0 0;
v00000000025052b0_0 .var "p6", 0 0;
v0000000002505350_0 .var "p7", 0 0;
v0000000002509930_0 .var "p8", 0 0;
v0000000002508030_0 .var "p9", 0 0;
S_00000000024f7c00 .scope module, "G1" "gatelevel1" 3 8, 4 5 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "Y"
L_0000000000a54720 .functor NOT 1, v00000000025044f0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a54870 .functor NOT 1, v0000000002504950_0, C4<0>, C4<0>, C4<0>;
L_0000000000a549c0 .functor NOT 1, v0000000002504b30_0, C4<0>, C4<0>, C4<0>;
L_0000000000a54cd0 .functor OR 1, L_0000000000a54720, L_0000000000a54870, v0000000002504b30_0, C4<0>;
L_0000000000a77280 .functor OR 1, v00000000025044f0_0, L_0000000000a549c0, C4<0>, C4<0>;
L_0000000000a76b80 .functor AND 1, L_0000000000a54cd0, L_0000000000a77280, C4<1>, C4<1>;
v00000000024f4e10_0 .net "A", 0 0, v00000000025044f0_0;  1 drivers
v00000000024f42d0_0 .net "B", 0 0, v0000000002504950_0;  1 drivers
v00000000024f4370_0 .net "C", 0 0, v0000000002504b30_0;  1 drivers
v00000000024f53b0_0 .net "Y", 0 0, L_0000000000a76b80;  alias, 1 drivers
v00000000024f4cd0_0 .net "notA", 0 0, L_0000000000a54720;  1 drivers
v00000000024f5450_0 .net "notB", 0 0, L_0000000000a54870;  1 drivers
v00000000024f5130_0 .net "notC", 0 0, L_0000000000a549c0;  1 drivers
v00000000024f45f0_0 .net "s1", 0 0, L_0000000000a54cd0;  1 drivers
v00000000024f4550_0 .net "s2", 0 0, L_0000000000a77280;  1 drivers
S_00000000024f7900 .scope module, "G2" "gatelevel2" 3 9, 4 20 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "Y"
L_0000000000a76bf0 .functor NOT 1, v0000000002504bd0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76e20 .functor NOT 1, v0000000002504c70_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76950 .functor NOT 1, v00000000025052b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a769c0 .functor AND 1, L_0000000000a76bf0, L_0000000000a76e20, L_0000000000a76950, C4<1>;
L_0000000000a76a30 .functor AND 1, v0000000002504bd0_0, L_0000000000a76e20, v00000000025052b0_0, C4<1>;
L_0000000000a76c60 .functor OR 1, L_0000000000a769c0, L_0000000000a76a30, C4<0>, C4<0>;
v00000000024f5770_0 .net "A", 0 0, v0000000002504bd0_0;  1 drivers
v00000000024f4730_0 .net "B", 0 0, v0000000002504c70_0;  1 drivers
v00000000024f4ff0_0 .net "C", 0 0, v00000000025052b0_0;  1 drivers
v00000000024f47d0_0 .net "Y", 0 0, L_0000000000a76c60;  alias, 1 drivers
v00000000024f4870_0 .net "notA", 0 0, L_0000000000a76bf0;  1 drivers
v00000000024f4d70_0 .net "notB", 0 0, L_0000000000a76e20;  1 drivers
v00000000024f4910_0 .net "notC", 0 0, L_0000000000a76950;  1 drivers
v00000000024f56d0_0 .net "s1", 0 0, L_0000000000a769c0;  1 drivers
v00000000024f49b0_0 .net "s2", 0 0, L_0000000000a76a30;  1 drivers
S_00000000024f9700 .scope module, "G3" "gatelevel3" 3 10, 4 36 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "Y"
L_0000000000a76cd0 .functor NOT 1, v0000000002505350_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76d40 .functor NOT 1, v0000000002509930_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76aa0 .functor NOT 1, v0000000002508030_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76b10 .functor NOT 1, v00000000025041d0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76f00 .functor AND 1, L_0000000000a76cd0, L_0000000000a76d40, L_0000000000a76aa0, L_0000000000a76b10;
L_0000000000a774b0 .functor AND 1, v0000000002505350_0, v0000000002509930_0, L_0000000000a76aa0, L_0000000000a76b10;
L_0000000000a772f0 .functor AND 1, L_0000000000a76cd0, v0000000002509930_0, L_0000000000a76aa0, v00000000025041d0_0;
L_0000000000a76db0 .functor AND 1, v0000000002505350_0, L_0000000000a76d40, L_0000000000a76aa0, v00000000025041d0_0;
L_0000000000a76e90 .functor AND 1, L_0000000000a76cd0, L_0000000000a76d40, v0000000002508030_0, v00000000025041d0_0;
L_0000000000a76f70 .functor AND 1, v0000000002505350_0, v0000000002509930_0, v0000000002508030_0, v00000000025041d0_0;
L_0000000000a76fe0 .functor AND 1, L_0000000000a76cd0, v0000000002509930_0, v0000000002508030_0, L_0000000000a76b10;
L_0000000000a77050 .functor AND 1, v0000000002505350_0, L_0000000000a76d40, v0000000002508030_0, L_0000000000a76b10;
L_0000000000a773d0/0/0 .functor OR 1, L_0000000000a76f00, L_0000000000a774b0, L_0000000000a772f0, L_0000000000a76db0;
L_0000000000a773d0/0/4 .functor OR 1, L_0000000000a76e90, L_0000000000a76f70, L_0000000000a76fe0, L_0000000000a77050;
L_0000000000a773d0 .functor OR 1, L_0000000000a773d0/0/0, L_0000000000a773d0/0/4, C4<0>, C4<0>;
v00000000024f5090_0 .net "A", 0 0, v0000000002505350_0;  1 drivers
v00000000024f4b90_0 .net "B", 0 0, v0000000002509930_0;  1 drivers
v00000000024f54f0_0 .net "C", 0 0, v0000000002508030_0;  1 drivers
v00000000024f4a50_0 .net "D", 0 0, v00000000025041d0_0;  1 drivers
v00000000024f4af0_0 .net "Y", 0 0, L_0000000000a773d0;  alias, 1 drivers
v00000000024f4c30_0 .net "notA", 0 0, L_0000000000a76cd0;  1 drivers
v00000000024f4eb0_0 .net "notB", 0 0, L_0000000000a76d40;  1 drivers
v00000000024f51d0_0 .net "notC", 0 0, L_0000000000a76aa0;  1 drivers
v00000000024f5270_0 .net "notD", 0 0, L_0000000000a76b10;  1 drivers
v00000000024f5310_0 .net "s1", 0 0, L_0000000000a76f00;  1 drivers
v00000000024f5590_0 .net "s2", 0 0, L_0000000000a774b0;  1 drivers
v00000000024f5630_0 .net "s3", 0 0, L_0000000000a772f0;  1 drivers
v00000000024f4190_0 .net "s4", 0 0, L_0000000000a76db0;  1 drivers
v00000000024f40f0_0 .net "s5", 0 0, L_0000000000a76e90;  1 drivers
v0000000002502b50_0 .net "s6", 0 0, L_0000000000a76f70;  1 drivers
v0000000002503a50_0 .net "s7", 0 0, L_0000000000a76fe0;  1 drivers
v0000000002503910_0 .net "s8", 0 0, L_0000000000a77050;  1 drivers
S_00000000024f7d80 .scope module, "G4" "gatelevel4" 3 11, 4 60 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "Y"
L_0000000000a77360 .functor NOT 1, v0000000002504770_0, C4<0>, C4<0>, C4<0>;
L_0000000000a096c0 .functor NOT 1, v0000000002505530_0, C4<0>, C4<0>, C4<0>;
L_0000000000a090a0 .functor AND 1, v0000000002505170_0, L_0000000000a77360, L_0000000000a096c0, C4<1>;
L_0000000000a08a80 .functor AND 1, v0000000002505170_0, v00000000025046d0_0, L_0000000000a77360, C4<1>;
L_0000000000a09110 .functor AND 1, v0000000002505170_0, v0000000002504770_0, v0000000002505530_0, C4<1>;
L_0000000000a091f0 .functor OR 1, L_0000000000a090a0, L_0000000000a08a80, L_0000000000a09110, C4<0>;
v0000000002503690_0 .net "A", 0 0, v0000000002505170_0;  1 drivers
v00000000025023d0_0 .net "B", 0 0, v00000000025046d0_0;  1 drivers
v00000000025030f0_0 .net "C", 0 0, v0000000002504770_0;  1 drivers
v0000000002502830_0 .net "D", 0 0, v0000000002505530_0;  1 drivers
v0000000002501f70_0 .net "Y", 0 0, L_0000000000a091f0;  alias, 1 drivers
v0000000002502470_0 .net "notC", 0 0, L_0000000000a77360;  1 drivers
v0000000002502150_0 .net "notD", 0 0, L_0000000000a096c0;  1 drivers
v0000000002501c50_0 .net "s1", 0 0, L_0000000000a090a0;  1 drivers
v0000000002502a10_0 .net "s2", 0 0, L_0000000000a08a80;  1 drivers
v0000000002503190_0 .net "s3", 0 0, L_0000000000a09110;  1 drivers
S_00000000024f8680 .scope module, "OP1" "operadores1" 3 13, 4 78 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "Y"
L_0000000000a08af0 .functor AND 1, v0000000002504810_0, v00000000025048b0_0, C4<1>, C4<1>;
L_0000000000a09420 .functor AND 1, L_0000000000a08af0, v0000000002505210_0, C4<1>, C4<1>;
L_0000000000a092d0 .functor NOT 1, v00000000025055d0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a09730 .functor AND 1, L_0000000000a09420, L_0000000000a092d0, C4<1>, C4<1>;
L_0000000000a08b60 .functor AND 1, v00000000025048b0_0, v0000000002505210_0, C4<1>, C4<1>;
L_0000000000a08c40 .functor AND 1, L_0000000000a08b60, v00000000025055d0_0, C4<1>, C4<1>;
L_0000000000a09500 .functor NOT 1, L_0000000000a08c40, C4<0>, C4<0>, C4<0>;
L_0000000000a09570 .functor AND 1, v0000000002504810_0, L_0000000000a09500, C4<1>, C4<1>;
L_0000000000a08cb0 .functor OR 1, L_0000000000a09730, L_0000000000a09570, C4<0>, C4<0>;
L_0000000000a09810 .functor OR 1, v0000000002504810_0, v00000000025048b0_0, C4<0>, C4<0>;
L_0000000000a08d20 .functor OR 1, L_0000000000a09810, v0000000002505210_0, C4<0>, C4<0>;
L_0000000000a08e70 .functor OR 1, L_0000000000a08d20, v00000000025055d0_0, C4<0>, C4<0>;
L_0000000000a335c0 .functor NOT 1, L_0000000000a08e70, C4<0>, C4<0>, C4<0>;
L_0000000000a33cc0 .functor OR 1, L_0000000000a08cb0, L_0000000000a335c0, C4<0>, C4<0>;
v00000000025026f0_0 .net "A", 0 0, v0000000002504810_0;  1 drivers
v00000000025035f0_0 .net "B", 0 0, v00000000025048b0_0;  1 drivers
v0000000002501ed0_0 .net "C", 0 0, v0000000002505210_0;  1 drivers
v0000000002502510_0 .net "D", 0 0, v00000000025055d0_0;  1 drivers
v00000000025025b0_0 .net "Y", 0 0, L_0000000000a33cc0;  alias, 1 drivers
v0000000002503cd0_0 .net *"_s0", 0 0, L_0000000000a08af0;  1 drivers
v0000000002502330_0 .net *"_s10", 0 0, L_0000000000a08c40;  1 drivers
v0000000002502650_0 .net *"_s12", 0 0, L_0000000000a09500;  1 drivers
v00000000025019d0_0 .net *"_s14", 0 0, L_0000000000a09570;  1 drivers
v0000000002503d70_0 .net *"_s16", 0 0, L_0000000000a08cb0;  1 drivers
v00000000025021f0_0 .net *"_s18", 0 0, L_0000000000a09810;  1 drivers
v0000000002501d90_0 .net *"_s2", 0 0, L_0000000000a09420;  1 drivers
v0000000002502790_0 .net *"_s20", 0 0, L_0000000000a08d20;  1 drivers
v0000000002503870_0 .net *"_s22", 0 0, L_0000000000a08e70;  1 drivers
v0000000002501b10_0 .net *"_s24", 0 0, L_0000000000a335c0;  1 drivers
v00000000025028d0_0 .net *"_s4", 0 0, L_0000000000a092d0;  1 drivers
v0000000002501bb0_0 .net *"_s6", 0 0, L_0000000000a09730;  1 drivers
v0000000002502970_0 .net *"_s8", 0 0, L_0000000000a08b60;  1 drivers
S_00000000024f8b00 .scope module, "OP2" "operadores2" 3 14, 4 86 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "Y"
L_0000000000a33c50 .functor NOT 1, v0000000002504e50_0, C4<0>, C4<0>, C4<0>;
L_0000000000a33940 .functor AND 1, L_0000000000a33c50, v0000000002504ef0_0, C4<1>, C4<1>;
L_0000000000a33710 .functor AND 1, L_0000000000a33940, v00000000025050d0_0, C4<1>, C4<1>;
L_0000000000a34270 .functor NOT 1, v00000000025050d0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a33390 .functor AND 1, v0000000002504ef0_0, L_0000000000a34270, C4<1>, C4<1>;
L_0000000000a33400 .functor NOT 1, L_0000000000a33390, C4<0>, C4<0>, C4<0>;
L_0000000000a337f0 .functor OR 1, L_0000000000a33710, L_0000000000a33400, C4<0>, C4<0>;
L_0000000000a33860 .functor AND 1, v0000000002504ef0_0, v00000000025050d0_0, C4<1>, C4<1>;
L_0000000000a338d0 .functor OR 1, L_0000000000a337f0, L_0000000000a33860, C4<0>, C4<0>;
v00000000025034b0_0 .net "A", 0 0, v0000000002504e50_0;  1 drivers
v0000000002503e10_0 .net "B", 0 0, v0000000002504ef0_0;  1 drivers
v0000000002503eb0_0 .net "C", 0 0, v00000000025050d0_0;  1 drivers
v0000000002501cf0_0 .net "Y", 0 0, L_0000000000a338d0;  alias, 1 drivers
v0000000002501e30_0 .net *"_s0", 0 0, L_0000000000a33c50;  1 drivers
v0000000002502290_0 .net *"_s10", 0 0, L_0000000000a33400;  1 drivers
v0000000002502010_0 .net *"_s12", 0 0, L_0000000000a337f0;  1 drivers
v0000000002502ab0_0 .net *"_s14", 0 0, L_0000000000a33860;  1 drivers
v00000000025020b0_0 .net *"_s2", 0 0, L_0000000000a33940;  1 drivers
v0000000002502bf0_0 .net *"_s4", 0 0, L_0000000000a33710;  1 drivers
v0000000002503c30_0 .net *"_s6", 0 0, L_0000000000a34270;  1 drivers
v0000000002502c90_0 .net *"_s8", 0 0, L_0000000000a33390;  1 drivers
S_00000000024f8c80 .scope module, "OP3" "operadores3" 3 15, 4 94 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "Y"
L_0000000000a339b0 .functor OR 1, v0000000002504d10_0, v0000000002504db0_0, C4<0>, C4<0>;
L_0000000000a33a20 .functor OR 1, L_0000000000a339b0, v00000000025057b0_0, C4<0>, C4<0>;
L_0000000000a33da0 .functor NOT 1, L_0000000000a33a20, C4<0>, C4<0>, C4<0>;
L_0000000002465f20 .functor AND 1, L_0000000000a33da0, v0000000002504130_0, C4<1>, C4<1>;
L_0000000002465f90 .functor AND 1, v0000000002504d10_0, v0000000002504130_0, C4<1>, C4<1>;
L_0000000002466000 .functor OR 1, L_0000000002465f20, L_0000000002465f90, C4<0>, C4<0>;
L_0000000002466070 .functor OR 1, L_0000000002466000, v0000000002504db0_0, C4<0>, C4<0>;
v0000000002503050_0 .net "A", 0 0, v0000000002504d10_0;  1 drivers
v0000000002502d30_0 .net "B", 0 0, v0000000002504db0_0;  1 drivers
v0000000002502dd0_0 .net "C", 0 0, v00000000025057b0_0;  1 drivers
v0000000002503f50_0 .net "D", 0 0, v0000000002504130_0;  1 drivers
v0000000002502e70_0 .net "Y", 0 0, L_0000000002466070;  alias, 1 drivers
v0000000002503410_0 .net *"_s0", 0 0, L_0000000000a339b0;  1 drivers
v0000000002503550_0 .net *"_s10", 0 0, L_0000000002466000;  1 drivers
v0000000002503730_0 .net *"_s2", 0 0, L_0000000000a33a20;  1 drivers
v0000000002502f10_0 .net *"_s4", 0 0, L_0000000000a33da0;  1 drivers
v0000000002502fb0_0 .net *"_s6", 0 0, L_0000000002465f20;  1 drivers
v0000000002503230_0 .net *"_s8", 0 0, L_0000000002465f90;  1 drivers
S_00000000024f8f80 .scope module, "OP4" "operadores4" 3 16, 4 102 0, S_0000000000a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "Y"
L_0000000002466540 .functor AND 1, v00000000025049f0_0, v0000000002504a90_0, C4<1>, C4<1>;
L_00000000024660e0 .functor NOT 1, v0000000002504310_0, C4<0>, C4<0>, C4<0>;
L_0000000002466310 .functor NOT 1, v00000000025049f0_0, C4<0>, C4<0>, C4<0>;
L_0000000002466230 .functor AND 1, L_00000000024660e0, L_0000000002466310, C4<1>, C4<1>;
L_00000000009e48c0 .functor NOT 1, v0000000002504a90_0, C4<0>, C4<0>, C4<0>;
L_00000000009e4b60 .functor AND 1, L_0000000002466230, L_00000000009e48c0, C4<1>, C4<1>;
L_00000000009e49a0 .functor OR 1, L_0000000002466540, L_00000000009e4b60, C4<0>, C4<0>;
L_00000000009e4bd0 .functor NOT 1, v0000000002504a90_0, C4<0>, C4<0>, C4<0>;
L_00000000009f0cc0 .functor AND 1, v00000000025049f0_0, L_00000000009e4bd0, C4<1>, C4<1>;
L_0000000000a093b0 .functor OR 1, L_00000000009e49a0, L_00000000009f0cc0, C4<0>, C4<0>;
v00000000025032d0_0 .net "A", 0 0, v0000000002504310_0;  1 drivers
v0000000002503370_0 .net "B", 0 0, v00000000025049f0_0;  1 drivers
v0000000002503ff0_0 .net "C", 0 0, v0000000002504a90_0;  1 drivers
v00000000025037d0_0 .net "Y", 0 0, L_0000000000a093b0;  alias, 1 drivers
v00000000025039b0_0 .net *"_s0", 0 0, L_0000000002466540;  1 drivers
v0000000002503af0_0 .net *"_s10", 0 0, L_00000000009e4b60;  1 drivers
v0000000002503b90_0 .net *"_s12", 0 0, L_00000000009e49a0;  1 drivers
v0000000002504090_0 .net *"_s14", 0 0, L_00000000009e4bd0;  1 drivers
v0000000002501930_0 .net *"_s16", 0 0, L_00000000009f0cc0;  1 drivers
v0000000002501a70_0 .net *"_s2", 0 0, L_00000000024660e0;  1 drivers
v0000000002504590_0 .net *"_s4", 0 0, L_0000000002466310;  1 drivers
v0000000002504270_0 .net *"_s6", 0 0, L_0000000002466230;  1 drivers
v0000000002504f90_0 .net *"_s8", 0 0, L_00000000009e48c0;  1 drivers
    .scope S_0000000000d9ed30;
T_0 ;
    %wait E_0000000002462470;
    %load/vec4 v0000000002478240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002478f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002479aa0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000000002479c80_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000d9ed30;
T_1 ;
    %wait E_0000000002461d70;
    %load/vec4 v0000000002478f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002479c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002478240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002479aa0_0;
    %assign/vec4 v0000000002479c80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000009ed7d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024793c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000009ed7d0;
T_3 ;
    %wait E_0000000002462530;
    %load/vec4 v0000000002479b40_0;
    %assign/vec4 v00000000024793c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000009ed950;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002479320_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000009ed950;
T_5 ;
    %wait E_0000000002462570;
    %load/vec4 v0000000002478ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000024791e0_0;
    %assign/vec4 v0000000002479320_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009c10b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002479d20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000000009c10b0;
T_7 ;
    %wait E_0000000002462630;
    %load/vec4 v0000000002479820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002479d20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002479640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000024795a0_0;
    %assign/vec4 v0000000002479d20_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000009c1230;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002478100_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000009c1230;
T_9 ;
    %wait E_0000000002462670;
    %load/vec4 v00000000024170a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002478100_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002477fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000002477e80_0;
    %assign/vec4 v0000000002478100_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000009e9d40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8400_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000009e9d40;
T_11 ;
    %wait E_00000000024626f0;
    %load/vec4 v00000000024e7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000024e8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e8400_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000024e9f80_0;
    %assign/vec4 v00000000024e8400_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000009e9ec0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e9b20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000009e9ec0;
T_13 ;
    %wait E_00000000024637f0;
    %load/vec4 v00000000024e7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000024e8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e9b20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000024e80e0_0;
    %assign/vec4 v00000000024e9b20_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000009ed370;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e7e60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000009ed370;
T_15 ;
    %wait E_00000000024636b0;
    %load/vec4 v00000000024e9a80_0;
    %assign/vec4 v00000000024e7e60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000009ed4f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e9620_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000009ed4f0;
T_17 ;
    %wait E_0000000002462ef0;
    %load/vec4 v00000000024e9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000000024e9bc0_0;
    %assign/vec4 v00000000024e9620_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000009f56f0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8cc0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000000009f56f0;
T_19 ;
    %wait E_0000000002462fb0;
    %load/vec4 v00000000024e91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e8cc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000024e9c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000000024e8ea0_0;
    %assign/vec4 v00000000024e8cc0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000009f5870;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8d60_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000009f5870;
T_21 ;
    %wait E_0000000002463430;
    %load/vec4 v00000000024e8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e8d60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000024e9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000000024e8f40_0;
    %assign/vec4 v00000000024e8d60_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000000009f8e60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e82c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000009f8e60;
T_23 ;
    %wait E_00000000024633b0;
    %load/vec4 v00000000024e8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000024e9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e82c0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000000024e8180_0;
    %assign/vec4 v00000000024e82c0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000000009f8fe0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8360_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_00000000009f8fe0;
T_25 ;
    %wait E_0000000002463ab0;
    %load/vec4 v00000000024e84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000000024e78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e8360_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000000024e9120_0;
    %assign/vec4 v00000000024e8360_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000000009fb240;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e7c80_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000000009fb240;
T_27 ;
    %wait E_00000000024632f0;
    %load/vec4 v00000000024e9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e7c80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000024e7f00_0;
    %assign/vec4 v00000000024e7c80_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000009fb3c0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e99e0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000000009fb3c0;
T_29 ;
    %wait E_0000000002462db0;
    %load/vec4 v00000000024e85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e99e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000024e93a0_0;
    %assign/vec4 v00000000024e99e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000009fe1f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8720_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_00000000009fe1f0;
T_31 ;
    %wait E_0000000002463130;
    %load/vec4 v00000000024e7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e8720_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000000024e8680_0;
    %assign/vec4 v00000000024e8720_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000a6dcc0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e9800_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000000a6dcc0;
T_33 ;
    %wait E_0000000002463070;
    %load/vec4 v00000000024e7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e9800_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000024e87c0_0;
    %assign/vec4 v00000000024e9800_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000a6d9c0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e9440_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000000a6d9c0;
T_35 ;
    %wait E_0000000002463230;
    %load/vec4 v00000000024e89a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e9440_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000000024e8860_0;
    %assign/vec4 v00000000024e9440_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000000a6d6c0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e8a40_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000a6d6c0;
T_37 ;
    %wait E_0000000002463af0;
    %load/vec4 v00000000024e9940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024e8a40_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000000024e7dc0_0;
    %assign/vec4 v00000000024e8a40_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000a6d240;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024e7b40_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000000a6d240;
T_39 ;
    %wait E_00000000024639b0;
    %load/vec4 v00000000024ea5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024e7b40_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000024e7a00_0;
    %assign/vec4 v00000000024e7b40_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a6d840;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024eb560_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0000000000a6d840;
T_41 ;
    %wait E_00000000024635b0;
    %load/vec4 v00000000024ea2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024eb560_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000000024eb240_0;
    %assign/vec4 v00000000024eb560_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000000a03d50;
T_42 ;
    %wait E_0000000002463870;
    %load/vec4 v00000000024ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v00000000024eae80_0;
    %assign/vec4 v00000000024eafc0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000000a03d50;
T_43 ;
    %wait E_0000000002463270;
    %load/vec4 v00000000024ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v00000000024eae80_0;
    %assign/vec4 v00000000024eb600_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000000a03d50;
T_44 ;
    %wait E_00000000024637b0;
    %load/vec4 v00000000024ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v00000000024ea8e0_0;
    %assign/vec4 v00000000024ea520_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000a03d50;
T_45 ;
    %wait E_00000000024631f0;
    %load/vec4 v00000000024ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000000024eade0_0;
    %assign/vec4 v00000000024eaac0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a03d50;
T_46 ;
    %wait E_00000000024637b0;
    %load/vec4 v00000000024ea980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v00000000024ea160_0;
    %assign/vec4 v00000000024ea7a0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a03450;
T_47 ;
    %wait E_00000000024631b0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v00000000024ea340_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v00000000024eafc0_0;
    %store/vec4 v00000000024eb100_0, 0, 1;
T_47.0 ;
    %load/vec4 v00000000024eb600_0;
    %store/vec4 v00000000024ea3e0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a03450;
T_48 ;
    %wait E_0000000002463170;
    %load/vec4 v00000000024eb060_0;
    %assign/vec4 v00000000024ea700_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a03450;
T_49 ;
    %wait E_00000000024638f0;
    %load/vec4 v00000000024ea700_0;
    %assign/vec4 v00000000024eab60_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a03450;
T_50 ;
    %wait E_0000000002462eb0;
    %load/vec4 v00000000024eab60_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v00000000024ea520_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v00000000024eaac0_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v00000000024ea0c0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a03bd0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000024ee210_0, 0, 32;
T_51.0 ;
    %load/vec4 v00000000024ee210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024ee210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000024ee210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
    %load/vec4 v00000000024ee210_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000024ee210_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0000000000a03bd0;
T_52 ;
    %wait E_00000000024633f0;
    %load/vec4 v00000000024ef610_0;
    %load/vec4 v00000000024eec10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 0, 4;
T_52.2 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.4 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.6 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.8 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.10 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.12 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.14 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.16 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.18 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.20 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.22 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.24 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.26 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.28 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.30 ;
    %load/vec4 v00000000024ee8f0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v00000000024ee850_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000024ef750_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024ee2b0, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000a03bd0;
T_53 ;
    %wait E_0000000002463370;
    %load/vec4 v00000000024eef30_0;
    %load/vec4 v00000000024ef070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v00000000024eee90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000024ee2b0, 4;
    %load/vec4 v00000000024eeb70_0;
    %inv;
    %and;
    %assign/vec4 v00000000024ef250_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000000a04350;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000024f2930_0, 0, 32;
T_54.0 ;
    %load/vec4 v00000000024f2930_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f2930_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000024f2930_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
    %load/vec4 v00000000024f2930_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000024f2930_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0000000000a04350;
T_55 ;
    %wait E_0000000002463770;
    %load/vec4 v00000000024f1cb0_0;
    %load/vec4 v00000000024f2070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 0, 4;
T_55.2 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.4 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.6 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.8 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.10 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.12 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.14 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.16 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.18 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.20 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.22 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.24 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.26 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.28 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.30 ;
    %load/vec4 v00000000024f3e70_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v00000000024f3c90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000024f2a70_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f2b10, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000000a04350;
T_56 ;
    %wait E_0000000002463b30;
    %load/vec4 v00000000024f2250_0;
    %load/vec4 v00000000024f3510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v00000000024f1d50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000024f2b10, 4;
    %load/vec4 v00000000024f2e30_0;
    %inv;
    %and;
    %assign/vec4 v00000000024f3bf0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000000a029d0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000024f3830_0, 0, 32;
T_57.0 ;
    %load/vec4 v00000000024f3830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000024f3830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000024f3830_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
    %load/vec4 v00000000024f3830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000024f3830_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0000000000a029d0;
T_58 ;
    %wait E_0000000002463bb0;
    %load/vec4 v00000000024f1f30_0;
    %load/vec4 v00000000024f3470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 0, 4;
T_58.2 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.4 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.6 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.8 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.10 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.12 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.14 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.16 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.18 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.20 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.22 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.24 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.26 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.28 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.30 ;
    %load/vec4 v00000000024f3dd0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v00000000024f29d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000024f3330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000024f38d0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000000a029d0;
T_59 ;
    %wait E_0000000002463b70;
    %load/vec4 v00000000024f1fd0_0;
    %load/vec4 v00000000024f3010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v00000000024f1e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000024f38d0, 4;
    %load/vec4 v00000000024f27f0_0;
    %inv;
    %and;
    %assign/vec4 v00000000024f2750_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000000a032d0;
T_60 ;
    %vpi_call 3 23 "$display", "    \012     " {0 0 0};
    %vpi_call 3 24 "$display", "Tabla 1 ,ejercicio 1" {0 0 0};
    %vpi_call 3 25 "$display", "A  B  C  | Y" {0 0 0};
    %vpi_call 3 26 "$display", "---------|--" {0 0 0};
    %vpi_call 3 27 "$monitor", "%b  %b  %b  | %b", v00000000025044f0_0, v0000000002504950_0, v0000000002504b30_0, v0000000002505670_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504b30_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0000000000a032d0;
T_61 ;
    %delay 10, 0;
    %vpi_call 3 42 "$display", "    \012     " {0 0 0};
    %vpi_call 3 43 "$display", "Tabla 2 ,ejercicio 1" {0 0 0};
    %vpi_call 3 44 "$display", "A  B  C  | Y" {0 0 0};
    %vpi_call 3 45 "$display", "---------|--" {0 0 0};
    %vpi_call 3 46 "$monitor", "%b  %b  %b  | %b", v0000000002504bd0_0, v0000000002504c70_0, v00000000025052b0_0, v0000000002505030_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025052b0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0000000000a032d0;
T_62 ;
    %delay 20, 0;
    %vpi_call 3 60 "$display", "    \012     " {0 0 0};
    %vpi_call 3 61 "$display", "Tabla 3 ,ejercicio 1" {0 0 0};
    %vpi_call 3 62 "$display", "A  B  C  D  | Y" {0 0 0};
    %vpi_call 3 63 "$display", "------------|--" {0 0 0};
    %vpi_call 3 64 "$monitor", "%b  %b  %b  %b  | %b", v0000000002505350_0, v0000000002509930_0, v0000000002508030_0, v00000000025041d0_0, v00000000025043b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002509930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002508030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025041d0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0000000000a032d0;
T_63 ;
    %delay 60, 0;
    %vpi_call 3 87 "$display", "    \012     " {0 0 0};
    %vpi_call 3 88 "$display", "Tabla 4 ,ejercicio 1" {0 0 0};
    %vpi_call 3 89 "$display", "A  B  C  D  | Y" {0 0 0};
    %vpi_call 3 90 "$display", "------------|--" {0 0 0};
    %vpi_call 3 91 "$monitor", "%b  %b  %b  %b  | %b", v0000000002505170_0, v00000000025046d0_0, v0000000002504770_0, v0000000002505530_0, v0000000002504450_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025046d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505530_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0000000000a032d0;
T_64 ;
    %delay 90, 0;
    %vpi_call 3 114 "$display", "    \012     " {0 0 0};
    %vpi_call 3 115 "$display", "Tabla 1 ,ejercicio 2" {0 0 0};
    %vpi_call 3 116 "$display", "A  B  C  D  | Y" {0 0 0};
    %vpi_call 3 117 "$display", "------------|--" {0 0 0};
    %vpi_call 3 118 "$monitor", "%b  %b  %b  %b  | %b", v0000000002504810_0, v00000000025048b0_0, v0000000002505210_0, v00000000025055d0_0, v00000000025053f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025048b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002505210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025055d0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0000000000a032d0;
T_65 ;
    %delay 110, 0;
    %vpi_call 3 142 "$display", "    \012     " {0 0 0};
    %vpi_call 3 143 "$display", "Tabla 2 ,ejercicio 2" {0 0 0};
    %vpi_call 3 144 "$display", "A  B  C  | Y" {0 0 0};
    %vpi_call 3 145 "$display", "---------|--" {0 0 0};
    %vpi_call 3 146 "$monitor", "%b  %b  %b  | %b", v0000000002504e50_0, v0000000002504ef0_0, v00000000025050d0_0, v0000000002504630_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025050d0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0000000000a032d0;
T_66 ;
    %delay 140, 0;
    %vpi_call 3 160 "$display", "    \012     " {0 0 0};
    %vpi_call 3 161 "$display", "Tabla 3 ,ejercicio 2" {0 0 0};
    %vpi_call 3 162 "$display", "A  B  C  D  | Y" {0 0 0};
    %vpi_call 3 163 "$display", "------------|--" {0 0 0};
    %vpi_call 3 164 "$monitor", "%b  %b  %b  %b  | %b", v0000000002504d10_0, v0000000002504db0_0, v00000000025057b0_0, v0000000002504130_0, v0000000002505490_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504130_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0000000000a032d0;
T_67 ;
    %delay 160, 0;
    %vpi_call 3 187 "$display", "    \012     " {0 0 0};
    %vpi_call 3 188 "$display", "Tabla 4 ,ejercicio 2" {0 0 0};
    %vpi_call 3 189 "$display", "A  B  C  | Y" {0 0 0};
    %vpi_call 3 190 "$display", "---------|--" {0 0 0};
    %vpi_call 3 191 "$monitor", "%b  %b  %b  | %b", v0000000002504310_0, v00000000025049f0_0, v0000000002504a90_0, v0000000002505710_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025049f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002504a90_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0000000000a032d0;
T_68 ;
    %delay 200, 0;
    %vpi_call 3 205 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0000000000a032d0;
T_69 ;
    %vpi_call 3 208 "$dumpfile", "lab04_tb.vcd" {0 0 0};
    %vpi_call 3 209 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000a032d0 {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\Users\Yefry Sajquiy\.apio\packages\toolchain-iverilog\vlib\cells_sim.v";
    "lab04_tb.v";
    "lab04.v";
