INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/new/Rom_Program.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_program
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/PB_RRAM32bits/PB_RRAM32bits.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
