-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BFS_Gather is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    peID : IN STD_LOGIC_VECTOR (7 downto 0);
    sw_data : IN STD_LOGIC_VECTOR (31 downto 0);
    exist : OUT STD_LOGIC;
    tmp_dist_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_0_ce0 : OUT STD_LOGIC;
    tmp_dist_0_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_1_ce0 : OUT STD_LOGIC;
    tmp_dist_1_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_2_ce0 : OUT STD_LOGIC;
    tmp_dist_2_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_3_ce0 : OUT STD_LOGIC;
    tmp_dist_3_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_4_ce0 : OUT STD_LOGIC;
    tmp_dist_4_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_5_ce0 : OUT STD_LOGIC;
    tmp_dist_5_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_6_ce0 : OUT STD_LOGIC;
    tmp_dist_6_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_dist_7_ce0 : OUT STD_LOGIC;
    tmp_dist_7_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp_dist_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tmp_dist_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of BFS_Gather is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "BFS_Gather_BFS_Gather,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.526875,HLS_SYN_LAT=2,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=119,HLS_SYN_LUT=1811,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal exist_1_data_reg : STD_LOGIC := '0';
    signal exist_1_data_in : STD_LOGIC;
    signal exist_1_vld_reg : STD_LOGIC := '0';
    signal exist_1_vld_in : STD_LOGIC;
    signal exist_1_ack_in : STD_LOGIC;
    signal srcDist_V_reg_1485 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rltBank_fu_396_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal rltBank_reg_1498 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_dist_0_addr_reg_1505 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_7_addr_reg_1510 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_1_addr_reg_1515 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_2_addr_reg_1520 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_3_addr_reg_1525 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_4_addr_reg_1530 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_5_addr_reg_1535 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_dist_6_addr_reg_1540 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln36_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_1545 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_1550 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_2_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_2_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_3_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_3_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_reg_1565 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln878_7_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln85_7_fu_574_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_6_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_5_fu_600_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_4_fu_613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_3_fu_626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_2_fu_639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_1_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_6_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln78_7_fu_707_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_6_fu_720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_5_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_4_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_3_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_2_fu_772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_1_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_5_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln71_7_fu_840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_6_fu_853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_5_fu_866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_4_fu_879_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_3_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_2_fu_905_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_1_fu_918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_fu_931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_4_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln64_7_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_6_fu_986_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_5_fu_999_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_4_fu_1012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_3_fu_1025_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_2_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_1_fu_1051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_3_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln57_7_fu_1106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_6_fu_1119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_5_fu_1132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_4_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_3_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_2_fu_1171_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_1_fu_1184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_2_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln50_7_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_6_fu_1252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_5_fu_1265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_4_fu_1278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_3_fu_1291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_2_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_1_fu_1317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_fu_1330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_1_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln92_7_fu_1354_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_6_fu_1363_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_5_fu_1372_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_4_fu_1381_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_3_fu_1390_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_2_fu_1399_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln92_1_fu_1408_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_1417_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln878_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln43_7_fu_1445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_6_fu_1450_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_5_fu_1455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_4_fu_1460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_3_fu_1465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_2_fu_1470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_1_fu_1475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_fu_1480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal zext_ln36_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal dstVid_V_fu_326_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln215_1_fu_330_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln215_fu_334_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_fu_338_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1347_fu_344_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1364_fu_356_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1364_3_fu_362_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1364_1_fu_372_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1364_1_fu_378_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_1_fu_388_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln_fu_400_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln36_fu_456_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln36_1_fu_463_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln36_2_fu_470_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln36_4_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_3_fu_477_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln36_5_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_4_fu_489_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln36_6_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_5_fu_502_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln36_6_fu_515_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1346_7_fu_537_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_546_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_9_fu_540_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_7_fu_556_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_311_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln85_7_fu_566_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_6_fu_579_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_5_fu_592_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_4_fu_605_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_3_fu_618_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_2_fu_631_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln85_1_fu_644_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln6_fu_657_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln1346_6_fu_670_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_679_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_8_fu_673_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_6_fu_689_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln78_7_fu_699_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_6_fu_712_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_5_fu_725_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_4_fu_738_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_3_fu_751_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_2_fu_764_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln78_1_fu_777_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln5_fu_790_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln1346_5_fu_803_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_812_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_7_fu_806_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_5_fu_822_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln71_7_fu_832_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_6_fu_845_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_5_fu_858_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_4_fu_871_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_3_fu_884_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_2_fu_897_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln71_1_fu_910_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln4_fu_923_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln1346_4_fu_936_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_945_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_6_fu_939_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_4_fu_955_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln64_7_fu_965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_6_fu_978_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_5_fu_991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_4_fu_1004_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_3_fu_1017_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_2_fu_1030_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln64_1_fu_1043_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln3_fu_1056_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1346_3_fu_1069_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1078_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_5_fu_1072_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_3_fu_1088_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln57_7_fu_1098_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_6_fu_1111_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_5_fu_1124_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_4_fu_1137_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_3_fu_1150_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_2_fu_1163_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln57_1_fu_1176_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln2_fu_1189_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1346_2_fu_1202_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1211_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_4_fu_1205_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_2_fu_1221_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln50_7_fu_1231_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_6_fu_1244_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_5_fu_1257_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_4_fu_1270_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_3_fu_1283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_2_fu_1296_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln50_1_fu_1309_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_1322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1346_1_fu_1335_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dstVal_val_7_V_fu_527_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_3_fu_1338_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_1_fu_1344_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1346_fu_1426_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dstVal_val_0_V_fu_523_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_2_fu_1429_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_fu_1435_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1584 : BOOLEAN;
    signal ap_condition_1587 : BOOLEAN;
    signal ap_condition_1591 : BOOLEAN;
    signal ap_condition_1594 : BOOLEAN;
    signal ap_condition_1598 : BOOLEAN;
    signal ap_condition_1601 : BOOLEAN;
    signal ap_condition_1605 : BOOLEAN;
    signal ap_condition_1608 : BOOLEAN;
    signal ap_condition_1612 : BOOLEAN;
    signal ap_condition_1615 : BOOLEAN;
    signal ap_condition_1619 : BOOLEAN;
    signal ap_condition_1622 : BOOLEAN;
    signal ap_condition_1626 : BOOLEAN;
    signal ap_condition_1629 : BOOLEAN;
    signal ap_condition_1633 : BOOLEAN;
    signal ap_condition_1636 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    exist_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (exist_1_vld_in = ap_const_logic_1) and (exist_1_vld_reg = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (exist_1_vld_in = ap_const_logic_1) and (exist_1_vld_reg = ap_const_logic_0)))) then
                exist_1_data_reg <= exist_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln36_1_reg_1550 <= icmp_ln36_1_fu_428_p2;
                icmp_ln36_2_reg_1555 <= icmp_ln36_2_fu_434_p2;
                icmp_ln36_3_reg_1560 <= icmp_ln36_3_fu_440_p2;
                icmp_ln36_reg_1545 <= icmp_ln36_fu_422_p2;
                rltBank_reg_1498 <= rltBank_fu_396_p1;
                srcDist_V_reg_1485 <= sw_data(31 downto 24);
                tmp_dist_0_addr_reg_1505 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_1_addr_reg_1515 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_2_addr_reg_1520 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_3_addr_reg_1525 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_4_addr_reg_1530 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_5_addr_reg_1535 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_6_addr_reg_1540 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                tmp_dist_7_addr_reg_1510 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
                trunc_ln2_reg_1565 <= ret_1_fu_388_p3(5 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, exist_1_ack_in)
    begin
                ap_block_pp0_stage0_11001 <= ((exist_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, exist_1_ack_in)
    begin
                ap_block_pp0_stage0_subdone <= ((exist_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(exist_1_ack_in)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (exist_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_1584_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1584 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_0));
    end process;


    ap_condition_1587_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1587 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_0));
    end process;


    ap_condition_1591_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1591 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_1));
    end process;


    ap_condition_1594_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1594 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_1));
    end process;


    ap_condition_1598_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1598 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_2));
    end process;


    ap_condition_1601_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1601 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_2));
    end process;


    ap_condition_1605_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1605 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_3));
    end process;


    ap_condition_1608_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1608 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_3));
    end process;


    ap_condition_1612_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1612 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_4));
    end process;


    ap_condition_1615_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1615 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_4));
    end process;


    ap_condition_1619_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1619 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_5));
    end process;


    ap_condition_1622_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1622 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_5));
    end process;


    ap_condition_1626_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1626 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_6));
    end process;


    ap_condition_1629_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1629 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_6));
    end process;


    ap_condition_1633_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, ap_block_pp0_stage1)
    begin
                ap_condition_1633 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_7));
    end process;


    ap_condition_1636_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, rltBank_reg_1498)
    begin
                ap_condition_1636 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (rltBank_reg_1498 = ap_const_lv3_7));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    dstVal_val_0_V_fu_523_p1 <= select_ln36_6_fu_515_p3(8 - 1 downto 0);
    dstVal_val_7_V_fu_527_p4 <= select_ln36_6_fu_515_p3(63 downto 56);
    dstVid_V_fu_326_p1 <= sw_data(24 - 1 downto 0);
    exist <= exist_1_data_reg;

    exist_1_ack_in_assign_proc : process(exist_1_vld_reg)
    begin
        if (((exist_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (exist_1_vld_reg = ap_const_logic_1)))) then 
            exist_1_ack_in <= ap_const_logic_1;
        else 
            exist_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    exist_1_data_in_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_block_pp0_stage1_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7)))) then 
            exist_1_data_in <= ap_const_logic_1;
        elsif ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_0) and (trunc_ln2_reg_1565 = ap_const_lv3_6)))) then 
            exist_1_data_in <= ap_const_logic_0;
        else 
            exist_1_data_in <= 'X';
        end if; 
    end process;


    exist_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_0) and (trunc_ln2_reg_1565 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5)))) then 
            exist_1_vld_in <= ap_const_logic_1;
        else 
            exist_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_311_p2 <= std_logic_vector(unsigned(srcDist_V_reg_1485) + unsigned(ap_const_lv8_1));
    icmp_ln36_1_fu_428_p2 <= "1" when (rltBank_fu_396_p1 = ap_const_lv3_2) else "0";
    icmp_ln36_2_fu_434_p2 <= "1" when (rltBank_fu_396_p1 = ap_const_lv3_3) else "0";
    icmp_ln36_3_fu_440_p2 <= "1" when (rltBank_fu_396_p1 = ap_const_lv3_4) else "0";
    icmp_ln36_4_fu_484_p2 <= "1" when (rltBank_reg_1498 = ap_const_lv3_5) else "0";
    icmp_ln36_5_fu_497_p2 <= "1" when (rltBank_reg_1498 = ap_const_lv3_6) else "0";
    icmp_ln36_6_fu_510_p2 <= "1" when (rltBank_reg_1498 = ap_const_lv3_7) else "0";
    icmp_ln36_fu_422_p2 <= "1" when (rltBank_fu_396_p1 = ap_const_lv3_1) else "0";
    icmp_ln878_1_fu_1348_p2 <= "1" when (unsigned(ret_3_fu_1338_p2) < unsigned(zext_ln878_1_fu_1344_p1)) else "0";
    icmp_ln878_2_fu_1225_p2 <= "1" when (unsigned(ret_4_fu_1205_p2) < unsigned(zext_ln878_2_fu_1221_p1)) else "0";
    icmp_ln878_3_fu_1092_p2 <= "1" when (unsigned(ret_5_fu_1072_p2) < unsigned(zext_ln878_3_fu_1088_p1)) else "0";
    icmp_ln878_4_fu_959_p2 <= "1" when (unsigned(ret_6_fu_939_p2) < unsigned(zext_ln878_4_fu_955_p1)) else "0";
    icmp_ln878_5_fu_826_p2 <= "1" when (unsigned(ret_7_fu_806_p2) < unsigned(zext_ln878_5_fu_822_p1)) else "0";
    icmp_ln878_6_fu_693_p2 <= "1" when (unsigned(ret_8_fu_673_p2) < unsigned(zext_ln878_6_fu_689_p1)) else "0";
    icmp_ln878_7_fu_560_p2 <= "1" when (unsigned(ret_9_fu_540_p2) < unsigned(zext_ln878_7_fu_556_p1)) else "0";
    icmp_ln878_fu_1439_p2 <= "1" when (unsigned(ret_2_fu_1429_p2) < unsigned(zext_ln878_fu_1435_p1)) else "0";
    lshr_ln_fu_400_p4 <= ret_1_fu_388_p3(17 downto 6);
    ret_1_fu_388_p3 <= 
        sub_ln1364_1_fu_372_p2 when (tmp_6_fu_348_p3(0) = '1') else 
        trunc_ln1364_1_fu_378_p4;
    ret_2_fu_1429_p2 <= std_logic_vector(unsigned(zext_ln1346_fu_1426_p1) + unsigned(ap_const_lv9_1));
    ret_3_fu_1338_p2 <= std_logic_vector(unsigned(zext_ln1346_1_fu_1335_p1) + unsigned(ap_const_lv9_1));
    ret_4_fu_1205_p2 <= std_logic_vector(unsigned(zext_ln1346_2_fu_1202_p1) + unsigned(ap_const_lv9_1));
    ret_5_fu_1072_p2 <= std_logic_vector(unsigned(zext_ln1346_3_fu_1069_p1) + unsigned(ap_const_lv9_1));
    ret_6_fu_939_p2 <= std_logic_vector(unsigned(zext_ln1346_4_fu_936_p1) + unsigned(ap_const_lv9_1));
    ret_7_fu_806_p2 <= std_logic_vector(unsigned(zext_ln1346_5_fu_803_p1) + unsigned(ap_const_lv9_1));
    ret_8_fu_673_p2 <= std_logic_vector(unsigned(zext_ln1346_6_fu_670_p1) + unsigned(ap_const_lv9_1));
    ret_9_fu_540_p2 <= std_logic_vector(unsigned(zext_ln1346_7_fu_537_p1) + unsigned(ap_const_lv9_1));
    ret_fu_338_p2 <= std_logic_vector(unsigned(zext_ln215_1_fu_330_p1) - unsigned(zext_ln215_fu_334_p1));
    rltBank_fu_396_p1 <= ret_1_fu_388_p3(3 - 1 downto 0);
    select_ln36_1_fu_463_p3 <= 
        tmp_dist_2_q0 when (icmp_ln36_1_reg_1550(0) = '1') else 
        select_ln36_fu_456_p3;
    select_ln36_2_fu_470_p3 <= 
        tmp_dist_3_q0 when (icmp_ln36_2_reg_1555(0) = '1') else 
        select_ln36_1_fu_463_p3;
    select_ln36_3_fu_477_p3 <= 
        tmp_dist_4_q0 when (icmp_ln36_3_reg_1560(0) = '1') else 
        select_ln36_2_fu_470_p3;
    select_ln36_4_fu_489_p3 <= 
        tmp_dist_5_q0 when (icmp_ln36_4_fu_484_p2(0) = '1') else 
        select_ln36_3_fu_477_p3;
    select_ln36_5_fu_502_p3 <= 
        tmp_dist_6_q0 when (icmp_ln36_5_fu_497_p2(0) = '1') else 
        select_ln36_4_fu_489_p3;
    select_ln36_6_fu_515_p3 <= 
        tmp_dist_7_q0 when (icmp_ln36_6_fu_510_p2(0) = '1') else 
        select_ln36_5_fu_502_p3;
    select_ln36_fu_456_p3 <= 
        tmp_dist_1_q0 when (icmp_ln36_reg_1545(0) = '1') else 
        tmp_dist_0_q0;
    shl_ln1_fu_1322_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln2_fu_1189_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln3_fu_1056_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln4_fu_923_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln50_1_fu_1309_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_2_fu_1296_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_3_fu_1283_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_4_fu_1270_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_5_fu_1257_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_6_fu_1244_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln50_7_fu_1231_p3 <= (grp_fu_311_p2 & ap_const_lv8_0);
    shl_ln57_1_fu_1176_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_2_fu_1163_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_3_fu_1150_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_4_fu_1137_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_5_fu_1124_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_6_fu_1111_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln57_7_fu_1098_p3 <= (grp_fu_311_p2 & ap_const_lv16_0);
    shl_ln5_fu_790_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln64_1_fu_1043_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_2_fu_1030_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_3_fu_1017_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_4_fu_1004_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_5_fu_991_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_6_fu_978_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln64_7_fu_965_p3 <= (grp_fu_311_p2 & ap_const_lv24_0);
    shl_ln6_fu_657_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln71_1_fu_910_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_2_fu_897_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_3_fu_884_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_4_fu_871_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_5_fu_858_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_6_fu_845_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln71_7_fu_832_p3 <= (grp_fu_311_p2 & ap_const_lv32_0);
    shl_ln78_1_fu_777_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_2_fu_764_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_3_fu_751_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_4_fu_738_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_5_fu_725_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_6_fu_712_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln78_7_fu_699_p3 <= (grp_fu_311_p2 & ap_const_lv40_0);
    shl_ln85_1_fu_644_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_2_fu_631_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_3_fu_618_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_4_fu_605_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_5_fu_592_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_6_fu_579_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln85_7_fu_566_p3 <= (grp_fu_311_p2 & ap_const_lv48_0);
    shl_ln92_1_fu_1408_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_2_fu_1399_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_3_fu_1390_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_4_fu_1381_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_5_fu_1372_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_6_fu_1363_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln92_7_fu_1354_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    shl_ln_fu_1417_p3 <= (grp_fu_311_p2 & ap_const_lv56_0);
    sub_ln1364_1_fu_372_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(trunc_ln1364_3_fu_362_p4));
    sub_ln1364_fu_356_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(trunc_ln1347_fu_344_p1));
    tmp_1_fu_1078_p4 <= select_ln36_6_fu_515_p3(23 downto 16);
    tmp_2_fu_945_p4 <= select_ln36_6_fu_515_p3(31 downto 24);
    tmp_3_fu_812_p4 <= select_ln36_6_fu_515_p3(39 downto 32);
    tmp_4_fu_679_p4 <= select_ln36_6_fu_515_p3(47 downto 40);
    tmp_5_fu_546_p4 <= select_ln36_6_fu_515_p3(55 downto 48);
    tmp_6_fu_348_p3 <= ret_fu_338_p2(24 downto 24);

    tmp_dist_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_0_addr_reg_1505, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_0)))) then 
            tmp_dist_0_address0 <= tmp_dist_0_addr_reg_1505;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_0_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_0_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_0_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_fu_665_p1, icmp_ln878_6_fu_693_p2, zext_ln78_fu_798_p1, icmp_ln878_5_fu_826_p2, zext_ln71_fu_931_p1, icmp_ln878_4_fu_959_p2, zext_ln64_fu_1064_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_fu_1197_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_fu_1330_p1, icmp_ln878_1_fu_1348_p2, shl_ln_fu_1417_p3, icmp_ln878_fu_1439_p2, zext_ln43_fu_1480_p1, ap_condition_1584)
    begin
        if ((ap_const_boolean_1 = ap_condition_1584)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_0_d0 <= zext_ln43_fu_1480_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_0_d0 <= shl_ln_fu_1417_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_0_d0 <= zext_ln50_fu_1330_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_0_d0 <= zext_ln57_fu_1197_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_0_d0 <= zext_ln64_fu_1064_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_0_d0 <= zext_ln71_fu_931_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_0_d0 <= zext_ln78_fu_798_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_0_d0 <= zext_ln85_fu_665_p1;
            else 
                tmp_dist_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_0_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1587)
    begin
        if ((ap_const_boolean_1 = ap_condition_1587)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_0_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_0_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_0_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_0_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_0_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_0_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_0_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_0_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_0_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_0_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_1_addr_reg_1515, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_1)))) then 
            tmp_dist_1_address0 <= tmp_dist_1_addr_reg_1515;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_1_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_1_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_1_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_2_fu_639_p1, icmp_ln878_6_fu_693_p2, zext_ln78_2_fu_772_p1, icmp_ln878_5_fu_826_p2, zext_ln71_2_fu_905_p1, icmp_ln878_4_fu_959_p2, zext_ln64_2_fu_1038_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_2_fu_1171_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_2_fu_1304_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_2_fu_1399_p3, icmp_ln878_fu_1439_p2, zext_ln43_2_fu_1470_p1, ap_condition_1591)
    begin
        if ((ap_const_boolean_1 = ap_condition_1591)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_1_d0 <= zext_ln43_2_fu_1470_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_1_d0 <= shl_ln92_2_fu_1399_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_1_d0 <= zext_ln50_2_fu_1304_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_1_d0 <= zext_ln57_2_fu_1171_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_1_d0 <= zext_ln64_2_fu_1038_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_1_d0 <= zext_ln71_2_fu_905_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_1_d0 <= zext_ln78_2_fu_772_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_1_d0 <= zext_ln85_2_fu_639_p1;
            else 
                tmp_dist_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_1_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1594)
    begin
        if ((ap_const_boolean_1 = ap_condition_1594)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_1_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_1_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_1_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_1_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_1_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_1_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_1_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_1_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_1_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_1_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_2_addr_reg_1520, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_2)))) then 
            tmp_dist_2_address0 <= tmp_dist_2_addr_reg_1520;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_2_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_2_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_2_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_3_fu_626_p1, icmp_ln878_6_fu_693_p2, zext_ln78_3_fu_759_p1, icmp_ln878_5_fu_826_p2, zext_ln71_3_fu_892_p1, icmp_ln878_4_fu_959_p2, zext_ln64_3_fu_1025_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_3_fu_1158_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_3_fu_1291_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_3_fu_1390_p3, icmp_ln878_fu_1439_p2, zext_ln43_3_fu_1465_p1, ap_condition_1598)
    begin
        if ((ap_const_boolean_1 = ap_condition_1598)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_2_d0 <= zext_ln43_3_fu_1465_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_2_d0 <= shl_ln92_3_fu_1390_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_2_d0 <= zext_ln50_3_fu_1291_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_2_d0 <= zext_ln57_3_fu_1158_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_2_d0 <= zext_ln64_3_fu_1025_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_2_d0 <= zext_ln71_3_fu_892_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_2_d0 <= zext_ln78_3_fu_759_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_2_d0 <= zext_ln85_3_fu_626_p1;
            else 
                tmp_dist_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_2_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1601)
    begin
        if ((ap_const_boolean_1 = ap_condition_1601)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_2_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_2_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_2_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_2_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_2_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_2_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_2_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_2_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_2_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_2_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_3_addr_reg_1525, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_3)))) then 
            tmp_dist_3_address0 <= tmp_dist_3_addr_reg_1525;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_3_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_3_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_3_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_4_fu_613_p1, icmp_ln878_6_fu_693_p2, zext_ln78_4_fu_746_p1, icmp_ln878_5_fu_826_p2, zext_ln71_4_fu_879_p1, icmp_ln878_4_fu_959_p2, zext_ln64_4_fu_1012_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_4_fu_1145_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_4_fu_1278_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_4_fu_1381_p3, icmp_ln878_fu_1439_p2, zext_ln43_4_fu_1460_p1, ap_condition_1605)
    begin
        if ((ap_const_boolean_1 = ap_condition_1605)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_3_d0 <= zext_ln43_4_fu_1460_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_3_d0 <= shl_ln92_4_fu_1381_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_3_d0 <= zext_ln50_4_fu_1278_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_3_d0 <= zext_ln57_4_fu_1145_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_3_d0 <= zext_ln64_4_fu_1012_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_3_d0 <= zext_ln71_4_fu_879_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_3_d0 <= zext_ln78_4_fu_746_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_3_d0 <= zext_ln85_4_fu_613_p1;
            else 
                tmp_dist_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_3_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1608)
    begin
        if ((ap_const_boolean_1 = ap_condition_1608)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_3_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_3_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_3_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_3_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_3_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_3_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_3_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_3_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_3_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_3_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_4_addr_reg_1530, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_4)))) then 
            tmp_dist_4_address0 <= tmp_dist_4_addr_reg_1530;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_4_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_4_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_4_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_5_fu_600_p1, icmp_ln878_6_fu_693_p2, zext_ln78_5_fu_733_p1, icmp_ln878_5_fu_826_p2, zext_ln71_5_fu_866_p1, icmp_ln878_4_fu_959_p2, zext_ln64_5_fu_999_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_5_fu_1132_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_5_fu_1265_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_5_fu_1372_p3, icmp_ln878_fu_1439_p2, zext_ln43_5_fu_1455_p1, ap_condition_1612)
    begin
        if ((ap_const_boolean_1 = ap_condition_1612)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_4_d0 <= zext_ln43_5_fu_1455_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_4_d0 <= shl_ln92_5_fu_1372_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_4_d0 <= zext_ln50_5_fu_1265_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_4_d0 <= zext_ln57_5_fu_1132_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_4_d0 <= zext_ln64_5_fu_999_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_4_d0 <= zext_ln71_5_fu_866_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_4_d0 <= zext_ln78_5_fu_733_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_4_d0 <= zext_ln85_5_fu_600_p1;
            else 
                tmp_dist_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_4_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1615)
    begin
        if ((ap_const_boolean_1 = ap_condition_1615)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_4_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_4_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_4_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_4_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_4_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_4_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_4_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_4_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_4_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_4_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_5_addr_reg_1535, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_5)))) then 
            tmp_dist_5_address0 <= tmp_dist_5_addr_reg_1535;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_5_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_5_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_5_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_6_fu_587_p1, icmp_ln878_6_fu_693_p2, zext_ln78_6_fu_720_p1, icmp_ln878_5_fu_826_p2, zext_ln71_6_fu_853_p1, icmp_ln878_4_fu_959_p2, zext_ln64_6_fu_986_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_6_fu_1119_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_6_fu_1252_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_6_fu_1363_p3, icmp_ln878_fu_1439_p2, zext_ln43_6_fu_1450_p1, ap_condition_1619)
    begin
        if ((ap_const_boolean_1 = ap_condition_1619)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_5_d0 <= zext_ln43_6_fu_1450_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_5_d0 <= shl_ln92_6_fu_1363_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_5_d0 <= zext_ln50_6_fu_1252_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_5_d0 <= zext_ln57_6_fu_1119_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_5_d0 <= zext_ln64_6_fu_986_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_5_d0 <= zext_ln71_6_fu_853_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_5_d0 <= zext_ln78_6_fu_720_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_5_d0 <= zext_ln85_6_fu_587_p1;
            else 
                tmp_dist_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_5_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1622)
    begin
        if ((ap_const_boolean_1 = ap_condition_1622)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_5_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_5_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_5_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_5_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_5_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_5_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_5_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_5_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_5_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_5_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_6_addr_reg_1540, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_6)))) then 
            tmp_dist_6_address0 <= tmp_dist_6_addr_reg_1540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_6_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_6_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_6_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_7_fu_574_p1, icmp_ln878_6_fu_693_p2, zext_ln78_7_fu_707_p1, icmp_ln878_5_fu_826_p2, zext_ln71_7_fu_840_p1, icmp_ln878_4_fu_959_p2, zext_ln64_7_fu_973_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_7_fu_1106_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_7_fu_1239_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_7_fu_1354_p3, icmp_ln878_fu_1439_p2, zext_ln43_7_fu_1445_p1, ap_condition_1626)
    begin
        if ((ap_const_boolean_1 = ap_condition_1626)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_6_d0 <= zext_ln43_7_fu_1445_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_6_d0 <= shl_ln92_7_fu_1354_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_6_d0 <= zext_ln50_7_fu_1239_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_6_d0 <= zext_ln57_7_fu_1106_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_6_d0 <= zext_ln64_7_fu_973_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_6_d0 <= zext_ln71_7_fu_840_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_6_d0 <= zext_ln78_7_fu_707_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_6_d0 <= zext_ln85_7_fu_574_p1;
            else 
                tmp_dist_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_6_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1629)
    begin
        if ((ap_const_boolean_1 = ap_condition_1629)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_6_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_6_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_6_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_6_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_6_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_6_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_6_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_6_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_6_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_6_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    tmp_dist_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, rltBank_reg_1498, tmp_dist_7_addr_reg_1510, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, zext_ln36_fu_410_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_7)))) then 
            tmp_dist_7_address0 <= tmp_dist_7_addr_reg_1510;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_dist_7_address0 <= zext_ln36_fu_410_p1(12 - 1 downto 0);
        else 
            tmp_dist_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, rltBank_reg_1498, trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2)
    begin
        if ((((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_0) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_7) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_1) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_2) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_3) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_4) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln2_reg_1565 = ap_const_lv3_5) and (rltBank_reg_1498 = ap_const_lv3_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_dist_7_ce0 <= ap_const_logic_1;
        else 
            tmp_dist_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_dist_7_d0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, zext_ln85_1_fu_652_p1, icmp_ln878_6_fu_693_p2, zext_ln78_1_fu_785_p1, icmp_ln878_5_fu_826_p2, zext_ln71_1_fu_918_p1, icmp_ln878_4_fu_959_p2, zext_ln64_1_fu_1051_p1, icmp_ln878_3_fu_1092_p2, zext_ln57_1_fu_1184_p1, icmp_ln878_2_fu_1225_p2, zext_ln50_1_fu_1317_p1, icmp_ln878_1_fu_1348_p2, shl_ln92_1_fu_1408_p3, icmp_ln878_fu_1439_p2, zext_ln43_1_fu_1475_p1, ap_condition_1633)
    begin
        if ((ap_const_boolean_1 = ap_condition_1633)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_7_d0 <= zext_ln43_1_fu_1475_p1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_7_d0 <= shl_ln92_1_fu_1408_p3;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_7_d0 <= zext_ln50_1_fu_1317_p1;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_7_d0 <= zext_ln57_1_fu_1184_p1;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_7_d0 <= zext_ln64_1_fu_1051_p1;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_7_d0 <= zext_ln71_1_fu_918_p1;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_7_d0 <= zext_ln78_1_fu_785_p1;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_7_d0 <= zext_ln85_1_fu_652_p1;
            else 
                tmp_dist_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tmp_dist_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_dist_7_we0_assign_proc : process(trunc_ln2_reg_1565, icmp_ln878_7_fu_560_p2, icmp_ln878_6_fu_693_p2, icmp_ln878_5_fu_826_p2, icmp_ln878_4_fu_959_p2, icmp_ln878_3_fu_1092_p2, icmp_ln878_2_fu_1225_p2, icmp_ln878_1_fu_1348_p2, icmp_ln878_fu_1439_p2, ap_condition_1636)
    begin
        if ((ap_const_boolean_1 = ap_condition_1636)) then
            if (((icmp_ln878_fu_1439_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_0))) then 
                tmp_dist_7_we0 <= ap_const_lv8_1;
            elsif (((icmp_ln878_1_fu_1348_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_7))) then 
                tmp_dist_7_we0 <= ap_const_lv8_80;
            elsif (((icmp_ln878_2_fu_1225_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_1))) then 
                tmp_dist_7_we0 <= ap_const_lv8_2;
            elsif (((icmp_ln878_3_fu_1092_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_2))) then 
                tmp_dist_7_we0 <= ap_const_lv8_4;
            elsif (((icmp_ln878_4_fu_959_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_3))) then 
                tmp_dist_7_we0 <= ap_const_lv8_8;
            elsif (((icmp_ln878_5_fu_826_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_4))) then 
                tmp_dist_7_we0 <= ap_const_lv8_10;
            elsif (((icmp_ln878_6_fu_693_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_5))) then 
                tmp_dist_7_we0 <= ap_const_lv8_20;
            elsif (((icmp_ln878_7_fu_560_p2 = ap_const_lv1_1) and (trunc_ln2_reg_1565 = ap_const_lv3_6))) then 
                tmp_dist_7_we0 <= ap_const_lv8_40;
            else 
                tmp_dist_7_we0 <= ap_const_lv8_0;
            end if;
        else 
            tmp_dist_7_we0 <= ap_const_lv8_0;
        end if; 
    end process;

    tmp_fu_1211_p4 <= select_ln36_6_fu_515_p3(15 downto 8);
    trunc_ln1347_fu_344_p1 <= ret_fu_338_p2(22 - 1 downto 0);
    trunc_ln1364_1_fu_378_p4 <= ret_fu_338_p2(21 downto 4);
    trunc_ln1364_3_fu_362_p4 <= sub_ln1364_fu_356_p2(21 downto 4);
    zext_ln1346_1_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_2_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_3_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_4_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_5_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_6_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_7_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln1346_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(srcDist_V_reg_1485),9));
    zext_ln215_1_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dstVid_V_fu_326_p1),25));
    zext_ln215_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(peID),25));
    zext_ln36_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_400_p4),64));
    zext_ln43_1_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_2_fu_1470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_3_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_4_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_5_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_6_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_7_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln43_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_311_p2),64));
    zext_ln50_1_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_1_fu_1309_p3),64));
    zext_ln50_2_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_2_fu_1296_p3),64));
    zext_ln50_3_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_3_fu_1283_p3),64));
    zext_ln50_4_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_4_fu_1270_p3),64));
    zext_ln50_5_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_5_fu_1257_p3),64));
    zext_ln50_6_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_6_fu_1244_p3),64));
    zext_ln50_7_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_7_fu_1231_p3),64));
    zext_ln50_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1322_p3),64));
    zext_ln57_1_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_1_fu_1176_p3),64));
    zext_ln57_2_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_2_fu_1163_p3),64));
    zext_ln57_3_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_3_fu_1150_p3),64));
    zext_ln57_4_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_4_fu_1137_p3),64));
    zext_ln57_5_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_5_fu_1124_p3),64));
    zext_ln57_6_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_6_fu_1111_p3),64));
    zext_ln57_7_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln57_7_fu_1098_p3),64));
    zext_ln57_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1189_p3),64));
    zext_ln64_1_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_1_fu_1043_p3),64));
    zext_ln64_2_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_2_fu_1030_p3),64));
    zext_ln64_3_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_3_fu_1017_p3),64));
    zext_ln64_4_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_4_fu_1004_p3),64));
    zext_ln64_5_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_5_fu_991_p3),64));
    zext_ln64_6_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_6_fu_978_p3),64));
    zext_ln64_7_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln64_7_fu_965_p3),64));
    zext_ln64_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_1056_p3),64));
    zext_ln71_1_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_1_fu_910_p3),64));
    zext_ln71_2_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_2_fu_897_p3),64));
    zext_ln71_3_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_3_fu_884_p3),64));
    zext_ln71_4_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_4_fu_871_p3),64));
    zext_ln71_5_fu_866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_5_fu_858_p3),64));
    zext_ln71_6_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_6_fu_845_p3),64));
    zext_ln71_7_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln71_7_fu_832_p3),64));
    zext_ln71_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_923_p3),64));
    zext_ln78_1_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_1_fu_777_p3),64));
    zext_ln78_2_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_2_fu_764_p3),64));
    zext_ln78_3_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_3_fu_751_p3),64));
    zext_ln78_4_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_4_fu_738_p3),64));
    zext_ln78_5_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_5_fu_725_p3),64));
    zext_ln78_6_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_6_fu_712_p3),64));
    zext_ln78_7_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln78_7_fu_699_p3),64));
    zext_ln78_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_790_p3),64));
    zext_ln85_1_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_1_fu_644_p3),64));
    zext_ln85_2_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_2_fu_631_p3),64));
    zext_ln85_3_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_3_fu_618_p3),64));
    zext_ln85_4_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_4_fu_605_p3),64));
    zext_ln85_5_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_5_fu_592_p3),64));
    zext_ln85_6_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_6_fu_579_p3),64));
    zext_ln85_7_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln85_7_fu_566_p3),64));
    zext_ln85_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_657_p3),64));
    zext_ln878_1_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dstVal_val_7_V_fu_527_p4),9));
    zext_ln878_2_fu_1221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1211_p4),9));
    zext_ln878_3_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1078_p4),9));
    zext_ln878_4_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_945_p4),9));
    zext_ln878_5_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_812_p4),9));
    zext_ln878_6_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_679_p4),9));
    zext_ln878_7_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_546_p4),9));
    zext_ln878_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dstVal_val_0_V_fu_523_p1),9));
end behav;
