7400-Series Overview
====================

Caps between power and ground?

Levels and Families
-------------------

### Levels

* 5V TTL
  - Input:  0.0 - 0.8 V low.  2.0 - 5.0 V high.
  - Output: 0.0 - 0.5 V low.  2.7 - 5.0 V high.
* 5V CMOS
  - Input:  0.0 - 1.5  V low.   3.5 - 5.0 V high.
  - Output: 0.0 - 0.05 V low.  4.95 - 5.0 V high.

This information from [Radical Brad's VIC-20 JetPack][rbv20]. For
interfacing he uses the following `74x245` (octal bus transceivers
with 3-state outputs) parts:
* `74HC245`: CMOS → CMOS
* `74VC245`: 3.3V CMOS → 5V TTL
* `74HCT245`: 5V TTL → 5V CMOS

### Families

- LS loads signal lines a lot more than HC; outputs can't pull high
  enough into some CMOS loads for them to consistently recognize HIGH
- HC is fast enough for 4 MHz; AC required for faster.


http://forum.6502.org/viewtopic.php?f=12&t=3620&sid=4c12bb500e4de4611e2dd902aed40ec7&start=15

Parts
-----

#### Notes
- See also Wikipedia, [List of 7400-series integrated circuits][wiki].
- Part number is given without `74` prefix and logic family.
- Pin counts are for DIP parts.
- Inputs `A,B,C,…`, Outputs `Y0,Y1,…`, Enable `G1,G̅2̅,/G2…` or `CS1,C̅S̅2̅,/CS2`

#### Boolean

* __00__ (14): Quad 2-input NAND gate. [TI SN74LS00].
  - Pins: `1A 1B 1Y 2A 2B 2Y GND ‥  3Y 3B 3A 4Y 4B 4A Vcc`
* __04__, __05__, __06__ (14): Hex inverter gate. [TI SN74LS04]
  - Pins: `1A 1Y 2A 2Y 3A 3Y GND   4Y 4A 5Y 5A 6Y 6A Vcc`
  - __05__ is open collector; __06__ is open collector 30V/40mA.
* __08__ (14): Quad 2-input AND gate. [TI SN74LS08]
  - Pins: `1A 1B 1Y 2A 2B 2Y GND ‥ 3Y 3A 3B 4Y 4A 4B Vcc`

#### Flip-flop

* __74__ (14): Dual D positive edge triggered flip-flop, asynchronous preset
  and clear. [TI SN74LS74A].
  - Pins: `1C̅L̅R̅ 1D 1CLK 1P̅R̅E̅ 1Q 1Q̅ GND ‥ 2Q̅ 2Q 2PR̅E̅ 2CLK 2D 2C̅L̅R̅ Vcc`
  - D is transfered to Q,Q̅ on rising edge of CLK.
  - P̅R̅E̅,C̅L̅R̅ set/reset outputs regardless of other inputs.
* __279__ (16): Quad S̅ R̅ latches. [SN74LS279A]
  - Pins: `1̅R̅ 1̅S̅1 1̅S̅2 1Q 2̅R̅ 2̅S̅ 2Q GND ‥ 3Q 3̅R̅ 3̅S̅1 3S̅2 4Q 4̅R̅ 4̅S̅ VCC`
  - Both S̅, R̅ asserted is invalid.
* __574__ (20): Octal D-type edge-triggered flip-flop 3-state [TI SN74BCT574]
  - Pins: `O̅E̅ 1D…8D GND ‥ CLK 8Q…1Q Vcc` (CLK rising edge)
  - Designed to drive highly capacitive/low-Z loads

#### Counters

* __160__, __161__, __162__, __163__ (16): Synchronous 4-bit counter,
  presettable, carry lookahead [TI SN74LS161A]
  - `0/2` decade; `1/3` 4-bit. `0/1` async clear, `2/3` sync clear.
  - Pins: `C̅L̅R̅ CLK A B C D ENP GND ‥ L̅O̅A̅D̅ ENT Qd Qc Qb Qa RCO Vcc`
  - `C̅L̅R̅` ignores enable.
  - `ENP` and `ENT` must be high to count, `ENT` fed forward to enable `RCO`
  - `RCO` (ripple carry) may have counting spikes
  - Non-A LS parts have synchronous preset; see data sheet.
* __590__, __591__: 8-bit Binary Counters with Output Registers. [TI SN74LS590]
  - Counter and register clocks are separate: can load holding counter
    without clocking register counter (unique to this and 192/3?)

#### Registers

* Presettable counters can often be used as registers, too.
* __273__ (20): Octal D-type flip-flop w/clear [TI SN74LS273]
  - Wikipedia calls this "8-bit register" because shared CLK/CLR
  - Pins: `C̅L̅R̅ 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND ‥ CLK 5Q 5D 6D 6Q 7Q 7D 8D 8Q Vcc`
* __670__ 4-by-4 Register Files w/3-state outputs. [TI SN74LS670].
  - Four 4-bit registers; simultaneous independent read/write.
  - Useful as a memory bank selection register?
  - Read select to data valid 40 ns max 23 ns typ.

#### Mux/Demux

* __138__ (16) 3-line to 8-line decoder/demultiplexer, inverting outputs.
  [TI SN74LS138].
  - Pins: `A B C G̅2̅A̅ G̅2̅B̅ G1 Y7 GND ‥ Y6 Y5 Y4 Y3 Y2 Y1 Y0 Vcc`
  - enable: G1, G̅2̅A̅, G̅2̅B̅  (disabled: all outputs high)
  - input: A (LSB), B, C
  - output: one of Y0...Y7 low: ABC=0→Y0, ABC=1→Y1, ..., ABC=7→Y7
* __139__ (16): Dual 2 to 4-line decoder/demultiplexer, inverting outputs.
  [TI SN74LS139A].
  - Useful for scanning keyboards? Seen it used for addr. decoding.
* __153__ (16): Dual 4 to 1 data selectors/multiplexers. [TI SN74LS153].
  - Pins: `1G̅ B 1C3 1C2 1C1 1C0 1Y GND ‥ 2Y 2C0 2C1 2C2 2C3 A 2G̅ Vcc`
  - Output Y is input from one of C0-3 selected by A,B.
  - Uses: parallel→serial conversion, 4x for 8-bit wide x 4 byte memory
* __156__ (16): open-collector __139__, but single A/B input for both sides,
  extra enable for each side. [TI SN74LS156N].

### Buffers

* __245__ (20) Octal Bus Transceiver with 3-State Outputs
  - Pins: `DIR A1 A2 ... A8 GND ‥ B8 B7 ... B1 O̅E̅ Vcc`
  - `DIR` low is B→A, high is A→B. `O̅E̅` high tri-states both A and B.

#### Special

* __610__, __611__, __612__, __613__: Memory mappers. [TI SN74LS610].
  Takes top 4 bits of address bus and remaps to 12 bits via 16 mapping
  registers. Appears pretty slow.


General Usage Notes
-------------------

[Open collector]/open drain outputs are low-Z to ground (pull down) on 0,
hi-Z (unconnected) on 1.
- Multiple outputs can be connected to one line (wired AND).
- Use pull-up restor (5K6?) to Vcc to bring hi-Z → high signal.
- Usu. collector voltage rating is higher than chip Vcc so can be used to
  interface 5V to 12V, TTL to CMOS, etc.

Multiple enable pins like G1, G̅2̅A̅, G̅2̅B̅ (G for "gate"?) are designed to
allow using three chips together without external inverters, or four with
one external inverter. Inputs to G1, G̅2̅A̅, G̅2̅B̅
- 0: Vcc, A0, A1
- 1:  A0, A1, A1
- 2:  A1, A0, A0
- 3: Vcc,  L,  L where L = A0 NAND A1 or NOT A1



[open collector]: https://en.wikipedia.org/wiki/Open_collector
[rbv20]: http://forum.6502.org/viewtopic.php?f=4&t=5315#p63368
[wiki]: https://en.wikipedia.org/wiki/List_of_7400-series_integrated_circuits

[TI SN74LS00]: http://www.ti.com/lit/gpn/sn74ls00
[TI SN74LS04]: http://www.ti.com/lit/ds/symlink/sn74ls04.pdf
[TI SN74LS08]: http://www.ti.com/lit/ds/symlink/sn74ls08.pdf
[TI SN74LS74A]: http://www.ti.com/lit/ds/symlink/sn74ls74a.pdf
[TI SN74LS138]: http://www.ti.com/lit/gpn/sn74ls138
[TI SN74LS139A]: http://www.ti.com/lit/gpn/sn74ls139a
[TI SN74LS153]: http://www.ti.com/lit/ds/symlink/sn74ls153.pdf
[TI SN74LS156N]: http://www.ti.com/product/sn74ls156/technicaldocuments
[TI SN74LS161A]: http://www.ti.com/lit/ds/symlink/sn74ls161a.pdf
[TI SN74LS273]: http://www.ti.com/lit/ds/symlink/sn74ls273.pdf
[TI SN74LS279A]: http://www.ti.com/lit/ds/symlink/sn54ls279a.pdf
[TI SN74BCT574]: http://www.ti.com/lit/ds/symlink/sn74bct574.pdf
[TI SN74LS590]: http://www.ti.com/lit/ds/symlink/sn74ls590.pdf
[TI SN74LS610]: https://datasheet.datasheetarchive.com/originals/scans/Scans-067/DSA2IH00212377.pdf
[TI SN74LS670]: http://www.ti.com/lit/ds/symlink/sn54ls670.pdf
