

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Thu Feb 13 20:18:00 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        fir2
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplusRFSOC
    * Target device:  xczu48dr-ffvg1517-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |     Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |     & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir           |    II|  2.02|      113|  565.000|         -|      100|     -|    rewind|     -|  9 (~0%)|  402 (~0%)|  235 (~0%)|    -|
    | o sample_loop  |     -|  3.65|      111|  555.000|        13|        1|   100|       yes|     -|        -|          -|          -|    -|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| in_r      | in        | both          | 24    | 1      | 1      |
| out_r     | out       | both          | 24    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| in       | in        | ap_fixed<17, 2, AP_TRN, AP_WRAP, 0>* |
| out      | out       | ap_fixed<19, 3, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+
| Name                                | DSP | Pragma | Variable     | Op    | Impl      | Latency |
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+
| + fir                               | 9   |        |              |       |           |         |
|   mac_muladd_17s_15s_31s_32_4_1_U1  | 1   |        | mul_ln22     | mul   | dsp_slice | 3       |
|   mac_muladd_17s_15s_31s_32_4_1_U1  | 1   |        | add_ln22     | add   | dsp_slice | 3       |
|   mac_muladd_17s_14ns_32s_33_4_1_U2 | 1   |        | mul_ln22_1   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_14ns_32s_33_4_1_U2 | 1   |        | sext_ln22_4  | sext  | dsp_slice | 3       |
|   mac_muladd_17s_14ns_32s_33_4_1_U2 | 1   |        | add_ln22_1   | add   | dsp_slice | 3       |
|   mac_muladd_17s_14s_33s_33_4_1_U3  | 1   |        | mul_ln22_2   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_14s_33s_33_4_1_U3  | 1   |        | sext_ln22_6  | sext  | dsp_slice | 3       |
|   mac_muladd_17s_14s_33s_33_4_1_U3  | 1   |        | add_ln22_2   | add   | dsp_slice | 3       |
|   mac_muladd_17s_11ns_33s_33_4_1_U4 | 1   |        | mul_ln22_3   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_11ns_33s_33_4_1_U4 | 1   |        | sext_ln22_8  | sext  | dsp_slice | 3       |
|   mac_muladd_17s_11ns_33s_33_4_1_U4 | 1   |        | add_ln22_3   | add   | dsp_slice | 3       |
|   mac_muladd_17s_14ns_33s_33_4_1_U5 | 1   |        | mul_ln22_4   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_14ns_33s_33_4_1_U5 | 1   |        | sext_ln22_10 | sext  | dsp_slice | 3       |
|   mac_muladd_17s_14ns_33s_33_4_1_U5 | 1   |        | add_ln22_4   | add   | dsp_slice | 3       |
|   mac_muladd_17s_15s_33s_33_4_1_U6  | 1   |        | mul_ln22_5   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_15s_33s_33_4_1_U6  | 1   |        | sext_ln22_12 | sext  | dsp_slice | 3       |
|   mac_muladd_17s_15s_33s_33_4_1_U6  | 1   |        | add_ln22_5   | add   | dsp_slice | 3       |
|   mac_muladd_17s_13ns_33s_33_4_1_U7 | 1   |        | mul_ln22_6   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_13ns_33s_33_4_1_U7 | 1   |        | sext_ln22_14 | sext  | dsp_slice | 3       |
|   mac_muladd_17s_13ns_33s_33_4_1_U7 | 1   |        | add_ln22_6   | add   | dsp_slice | 3       |
|   mac_muladd_17s_12ns_33s_33_4_1_U8 | 1   |        | mul_ln22_7   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_12ns_33s_33_4_1_U8 | 1   |        | sext_ln22_16 | sext  | dsp_slice | 3       |
|   mac_muladd_17s_12ns_33s_33_4_1_U8 | 1   |        | add_ln22_7   | add   | dsp_slice | 3       |
|   mac_muladd_17s_13s_33s_33_4_1_U9  | 1   |        | mul_ln22_8   | mul   | dsp_slice | 3       |
|   mac_muladd_17s_13s_33s_33_4_1_U9  | 1   |        | sext_ln22_18 | sext  | dsp_slice | 3       |
|   mac_muladd_17s_13s_33s_33_4_1_U9  | 1   |        | add_ln22_8   | add   | dsp_slice | 3       |
|   n_fu_206_p2                       |     |        | n            | add   | fabric    | 0       |
|   icmp_ln12_fu_212_p2               |     |        | icmp_ln12    | seteq | auto      | 0       |
+-------------------------------------+-----+--------+--------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir             |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------+------------------------+
| Type            | Options                    | Location               |
+-----------------+----------------------------+------------------------+
| interface       | axis port=in               | fir.cpp:6 in fir, in   |
| interface       | axis port=out              | fir.cpp:7 in fir, out  |
| array_partition | variable=reg type=complete | fir.cpp:10 in fir, reg |
+-----------------+----------------------------+------------------------+


