{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761612910101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761612910102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 21:55:10 2025 " "Processing started: Mon Oct 27 21:55:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761612910102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761612910102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi2consigno -c multi2consigno " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi2consigno -c multi2consigno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761612910102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761612910302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Completo-comportamiento " "Found design unit 1: Sumador_Completo-comportamiento" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/Sumador_Completo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761612910638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/Sumador_Completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761612910638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761612910638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2consigno.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multi2consigno.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi2consigno " "Found entity 1: multi2consigno" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761612910639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761612910639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multi2consigno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_multi2consigno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_multi2consigno-comportamiento " "Found design unit 1: TB_multi2consigno-comportamiento" {  } { { "TB_multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/TB_multi2consigno.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761612910639 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_multi2consigno " "Found entity 1: TB_multi2consigno" {  } { { "TB_multi2consigno.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/TB_multi2consigno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761612910639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761612910639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi2consigno " "Elaborating entity \"multi2consigno\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761612910652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo Sumador_Completo:inst2 " "Elaborating entity \"Sumador_Completo\" for hierarchy \"Sumador_Completo:inst2\"" {  } { { "multi2consigno.bdf" "inst2" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 160 904 1040 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761612910652 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 56 976 1040 136 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst12~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 168 1440 1504 248 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst15 inst15~_emulated inst12~1 " "Register \"inst15\" is converted into an equivalent circuit using register \"inst15~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 472 1592 1656 552 "inst15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst12~1 " "Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 272 1576 1640 352 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst12~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { -40 104 168 40 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst9 inst9~_emulated inst12~1 " "Register \"inst9\" is converted into an equivalent circuit using register \"inst9~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 56 88 152 136 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst12~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 424 40 104 504 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst12~1 " "Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst12~1\"" {  } { { "multi2consigno.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_C/multi2consigno.bdf" { { 248 80 144 328 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1761612910952 "|multi2consigno|inst10"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1761612910952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761612911030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761612911218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761612911218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761612911240 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761612911240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761612911240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761612911240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761612911251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 21:55:11 2025 " "Processing ended: Mon Oct 27 21:55:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761612911251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761612911251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761612911251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761612911251 ""}
