****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:42:33 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 971 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.966789 ohm/um, via_r = 1.815407 ohm/cut, c = 0.171181 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.863976 ohm/um, via_r = 1.815407 ohm/cut, c = 0.164774 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 969, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 969, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.33e+05 nW ( 70.1%)
  Net Switching Power    = 5.69e+04 nW ( 29.9%)
Total Dynamic Power      = 1.90e+05 nW (100.0%)

Cell Leakage Power       = 8.34e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               2.17e+01               2.17e+01    (  0.0%)         
clock_network             1.05e+05               2.83e+04               1.32e+03               1.35e+05    ( 49.2%)        i
register                  1.31e+04               4.85e+03               2.92e+04               4.71e+04    ( 17.2%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.52e+04               2.37e+04               5.28e+04               9.16e+04    ( 33.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.33e+05 nW            5.69e+04 nW            8.34e+04 nW            2.73e+05 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 7.56e+04 nW ( 66.5%)
  Net Switching Power    = 3.81e+04 nW ( 33.5%)
Total Dynamic Power      = 1.14e+05 nW (100.0%)

Cell Leakage Power       = 9.24e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               1.22e+00               1.22e+00    (  0.0%)         
clock_network             5.97e+04               1.92e+04               1.80e+01               7.89e+04    ( 68.9%)        i
register                  7.54e+03               3.20e+03               3.30e+02               1.11e+04    (  9.7%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             8.36e+03               1.57e+04               5.75e+02               2.46e+04    ( 21.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     7.56e+04 nW            3.81e+04 nW            9.24e+02 nW            1.15e+05 nW
1
