// Seed: 2359341303
module module_0 (
    output tri0  id_0,
    input  wire  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    output wand  id_5,
    input  uwire id_6
);
  assign id_5 = id_6;
  wire id_8;
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri id_2,
    input wire id_3,
    input tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    inout tri id_7,
    output supply1 id_8
);
  assign id_8 = id_0;
  wire id_10;
  id_11(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(id_3), .id_4(), .id_5(id_2), .id_6(id_2), .id_7(id_0)
  ); module_0(
      id_2, id_6, id_7, id_6, id_6, id_5, id_7
  );
endmodule
