Loading plugins phase: Elapsed time ==> 0s.334ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -d CY8C4247LQI-BL483 -s C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.860ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.121ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -dcpsoc3 AQM Firmware BLE v1.v -verilog
======================================================================

======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -dcpsoc3 AQM Firmware BLE v1.v -verilog
======================================================================

======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -dcpsoc3 -verilog AQM Firmware BLE v1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 02 22:45:25 2015


======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   vpp
Options  :    -yv2 -q10 AQM Firmware BLE v1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 02 22:45:25 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AQM Firmware BLE v1.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -dcpsoc3 -verilog AQM Firmware BLE v1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 02 22:45:26 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\codegentemp\AQM Firmware BLE v1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\codegentemp\AQM Firmware BLE v1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  AQM Firmware BLE v1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -dcpsoc3 -verilog AQM Firmware BLE v1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 02 22:45:26 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\codegentemp\AQM Firmware BLE v1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\codegentemp\AQM Firmware BLE v1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_12
	\BLE:Net_55\
	\I2C_1:Net_682\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_754\
	\I2C_1:Net_767\
	\I2C_1:Net_547\
	\I2C_1:Net_891\
	\I2C_1:Net_474\
	\I2C_1:Net_899\
	\COZIR:Net_452\
	\COZIR:Net_682\
	\COZIR:uncfg_rx_irq\
	\COZIR:Net_754\
	\COZIR:Net_767\
	\COZIR:Net_547\
	\COZIR:Net_891\
	\COZIR:Net_474\
	\COZIR:Net_899\


Deleted 19 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Status_LED_net_0
Aliasing tmpOE__User_Button_net_0 to tmpOE__Status_LED_net_0
Aliasing \I2C_1:Net_459\ to zero
Aliasing \I2C_1:Net_452\ to zero
Aliasing \I2C_1:Net_676\ to zero
Aliasing \I2C_1:Net_245\ to zero
Aliasing \I2C_1:Net_416\ to zero
Aliasing \I2C_1:tmpOE__sda_net_0\ to tmpOE__Status_LED_net_0
Aliasing \I2C_1:tmpOE__scl_net_0\ to tmpOE__Status_LED_net_0
Aliasing \I2C_1:Net_747\ to zero
Aliasing \COZIR:Net_459\ to zero
Aliasing \COZIR:Net_676\ to zero
Aliasing \COZIR:Net_245\ to zero
Aliasing \COZIR:Net_416\ to zero
Aliasing \COZIR:tmpOE__tx_net_0\ to tmpOE__Status_LED_net_0
Aliasing \COZIR:tmpOE__rx_net_0\ to tmpOE__Status_LED_net_0
Aliasing \COZIR:Net_747\ to zero
Aliasing \CounterLP2:Net_66\ to zero
Aliasing \CounterLP2:Net_82\ to zero
Aliasing \CounterLP2:Net_72\ to zero
Aliasing \CounterLP1:Net_81\ to \CounterLP2:Net_81\
Aliasing \CounterLP1:Net_75\ to \CounterLP2:Net_75\
Aliasing \CounterLP1:Net_69\ to tmpOE__Status_LED_net_0
Aliasing \CounterLP1:Net_66\ to zero
Aliasing \CounterLP1:Net_82\ to zero
Aliasing \CounterLP1:Net_72\ to zero
Aliasing \CounterSP1:Net_81\ to \CounterLP2:Net_81\
Aliasing \CounterSP1:Net_69\ to tmpOE__Status_LED_net_0
Aliasing \CounterSP1:Net_66\ to \CounterSP1:Net_75\
Aliasing \CounterSP1:Net_82\ to zero
Aliasing \CounterSP1:Net_72\ to zero
Aliasing \CounterSP2:Net_81\ to \CounterLP2:Net_81\
Aliasing \CounterSP2:Net_75\ to \CounterSP1:Net_75\
Aliasing \CounterSP2:Net_66\ to \CounterSP1:Net_75\
Aliasing \CounterSP2:Net_82\ to zero
Aliasing \CounterSP2:Net_72\ to zero
Aliasing tmpOE__Pin_SP_net_0 to tmpOE__Status_LED_net_0
Aliasing tmpOE__Pin_LP_net_0 to tmpOE__Status_LED_net_0
Aliasing tmpOE__GREEN_net_0 to tmpOE__Status_LED_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__Status_LED_net_0
Removing Lhs of wire one[13] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire tmpOE__User_Button_net_0[16] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \I2C_1:Net_459\[24] = zero[9]
Removing Lhs of wire \I2C_1:Net_652\[25] = zero[9]
Removing Lhs of wire \I2C_1:Net_452\[26] = zero[9]
Removing Lhs of wire \I2C_1:Net_676\[27] = zero[9]
Removing Lhs of wire \I2C_1:Net_245\[28] = zero[9]
Removing Lhs of wire \I2C_1:Net_416\[29] = zero[9]
Removing Lhs of wire \I2C_1:Net_654\[30] = zero[9]
Removing Lhs of wire \I2C_1:SCBclock\[33] = \I2C_1:Net_847\[23]
Removing Lhs of wire \I2C_1:Net_653\[34] = zero[9]
Removing Lhs of wire \I2C_1:Net_909\[35] = zero[9]
Removing Lhs of wire \I2C_1:Net_663\[36] = zero[9]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[38] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[44] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \I2C_1:Net_739\[53] = zero[9]
Removing Lhs of wire \I2C_1:Net_747\[54] = zero[9]
Removing Lhs of wire \COZIR:Net_459\[78] = zero[9]
Removing Lhs of wire \COZIR:Net_652\[79] = zero[9]
Removing Lhs of wire \COZIR:Net_676\[81] = zero[9]
Removing Lhs of wire \COZIR:Net_245\[82] = zero[9]
Removing Lhs of wire \COZIR:Net_416\[83] = zero[9]
Removing Rhs of wire \COZIR:Net_654\[84] = \COZIR:Net_379\[85]
Removing Lhs of wire \COZIR:SCBclock\[88] = \COZIR:Net_847\[77]
Removing Lhs of wire \COZIR:Net_653\[89] = zero[9]
Removing Lhs of wire \COZIR:Net_909\[90] = zero[9]
Removing Lhs of wire \COZIR:Net_663\[91] = zero[9]
Removing Lhs of wire \COZIR:tmpOE__tx_net_0\[93] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \COZIR:tmpOE__rx_net_0\[102] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \COZIR:Net_739\[106] = zero[9]
Removing Lhs of wire \COZIR:Net_747\[107] = zero[9]
Removing Lhs of wire \CounterLP2:Net_81\[132] = Net_185[146]
Removing Lhs of wire \CounterLP2:Net_75\[133] = Net_195[145]
Removing Lhs of wire \CounterLP2:Net_69\[134] = Net_194[144]
Removing Lhs of wire \CounterLP2:Net_66\[135] = zero[9]
Removing Lhs of wire \CounterLP2:Net_82\[136] = zero[9]
Removing Lhs of wire \CounterLP2:Net_72\[137] = zero[9]
Removing Lhs of wire \CounterLP1:Net_81\[148] = Net_185[146]
Removing Lhs of wire \CounterLP1:Net_75\[149] = Net_195[145]
Removing Lhs of wire \CounterLP1:Net_69\[150] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \CounterLP1:Net_66\[151] = zero[9]
Removing Lhs of wire \CounterLP1:Net_82\[152] = zero[9]
Removing Lhs of wire \CounterLP1:Net_72\[153] = zero[9]
Removing Lhs of wire \CounterSP1:Net_81\[160] = Net_185[146]
Removing Lhs of wire \CounterSP1:Net_75\[161] = Net_207[172]
Removing Lhs of wire \CounterSP1:Net_69\[162] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire \CounterSP1:Net_66\[163] = Net_207[172]
Removing Lhs of wire \CounterSP1:Net_82\[164] = zero[9]
Removing Lhs of wire \CounterSP1:Net_72\[165] = zero[9]
Removing Lhs of wire \CounterSP2:Net_81\[174] = Net_185[146]
Removing Lhs of wire \CounterSP2:Net_75\[175] = Net_207[172]
Removing Lhs of wire \CounterSP2:Net_69\[176] = Net_206[167]
Removing Lhs of wire \CounterSP2:Net_66\[177] = Net_207[172]
Removing Lhs of wire \CounterSP2:Net_82\[178] = zero[9]
Removing Lhs of wire \CounterSP2:Net_72\[179] = zero[9]
Removing Lhs of wire tmpOE__Pin_SP_net_0[187] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire tmpOE__Pin_LP_net_0[192] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire tmpOE__GREEN_net_0[198] = tmpOE__Status_LED_net_0[8]
Removing Lhs of wire tmpOE__BLUE_net_0[204] = tmpOE__Status_LED_net_0[8]

------------------------------------------------------
Aliased 0 equations, 59 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj" -dcpsoc3 "AQM Firmware BLE v1.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.038ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Thursday, 02 April 2015 22:45:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ksoneda\Documents\PSoC Creator\Senior Design\AQM Firmware BLE\AQM Firmware BLE v1.cydsn\AQM Firmware BLE v1.cyprj -d CY8C4247LQI-BL483 AQM Firmware BLE v1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_Counter'. Signal=Net_185_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_Counter'. Signal=Net_185_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_Counter'. Signal=Net_185_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_Counter'. Signal=Net_185_ff10
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'COZIR_SCBCLK'. Signal=\COZIR:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 1
        PORT MAP (
            pa_out => Pin_LP(0)__PA ,
            fb => Net_195 ,
            pad => Pin_LP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 1
        PORT MAP (
            pa_out => Pin_SP(0)__PA ,
            fb => Net_207 ,
            pad => Pin_SP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Status_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Status_LED(0)__PA ,
            pad => Status_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = User_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => User_Button(0)__PA ,
            pad => User_Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \COZIR:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \COZIR:rx(0)\__PA ,
            fb => \COZIR:Net_654\ ,
            pad => \COZIR:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \COZIR:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \COZIR:tx(0)\__PA ,
            input => \COZIR:Net_656\ ,
            pad => \COZIR:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SCL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => \I2C_1:Net_580\ ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SDA
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => \I2C_1:Net_581\ ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :   14 :   24 :   38 :  36.84%
UDB Macrocells                :    0 :   32 :   32 :   0.00%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    4 :    0 :    4 : 100.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
Bluetooth Low Energy Blocks   :    1 :    0 :    1 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.543ms
Tech mapping phase: Elapsed time ==> 0s.583ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0135535s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0017411 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 30, final cost is 30 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \COZIR:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \COZIR:rx(0)\__PA ,
        fb => \COZIR:Net_654\ ,
        pad => \COZIR:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \COZIR:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \COZIR:tx(0)\__PA ,
        input => \COZIR:Net_656\ ,
        pad => \COZIR:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 generates interrupt for logical port:
    logicalport: Name =User_Button
        PORT MAP (
            in_clock_en => tmpOE__Status_LED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Status_LED_net_0 ,
            out_reset => zero ,
            interrupt => Net_3 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_SP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 1
    PORT MAP (
        pa_out => Pin_SP(0)__PA ,
        fb => Net_207 ,
        pad => Pin_SP(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_LP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 1
    PORT MAP (
        pa_out => Pin_LP(0)__PA ,
        fb => Net_195 ,
        pad => Pin_LP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Status_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Status_LED(0)__PA ,
        pad => Status_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = User_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => User_Button(0)__PA ,
        pad => User_Button(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SDA
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => \I2C_1:Net_581\ ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SCL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => \I2C_1:Net_580\ ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            eco => ClockBlock_ECO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_7 => Net_185_ff7 ,
            ff_div_8 => Net_185_ff8 ,
            ff_div_9 => Net_185_ff9 ,
            ff_div_10 => Net_185_ff10 ,
            ff_div_1 => \I2C_1:Net_847_ff1\ ,
            ff_div_2 => \COZIR:Net_847_ff2\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff1\ ,
            interrupt => Net_17 ,
            tx => \I2C_1:Net_656\ ,
            rts => \I2C_1:Net_751\ ,
            mosi_m => \I2C_1:Net_660\ ,
            select_m_3 => \I2C_1:ss_3\ ,
            select_m_2 => \I2C_1:ss_2\ ,
            select_m_1 => \I2C_1:ss_1\ ,
            select_m_0 => \I2C_1:ss_0\ ,
            sclk_m => \I2C_1:Net_687\ ,
            miso_s => \I2C_1:Net_703\ ,
            scl => \I2C_1:Net_580\ ,
            sda => \I2C_1:Net_581\ ,
            tx_req => \I2C_1:Net_823\ ,
            rx_req => \I2C_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\COZIR:SCB\
        PORT MAP (
            clock => \COZIR:Net_847_ff2\ ,
            interrupt => Net_27 ,
            rx => \COZIR:Net_654\ ,
            tx => \COZIR:Net_656\ ,
            rts => \COZIR:Net_751\ ,
            mosi_m => \COZIR:Net_660\ ,
            select_m_3 => \COZIR:ss_3\ ,
            select_m_2 => \COZIR:ss_2\ ,
            select_m_1 => \COZIR:ss_1\ ,
            select_m_0 => \COZIR:ss_0\ ,
            sclk_m => \COZIR:Net_687\ ,
            miso_s => \COZIR:Net_703\ ,
            tx_req => \COZIR:Net_823\ ,
            rx_req => \COZIR:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\CounterLP2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff8 ,
            capture => Net_195 ,
            count => Net_194 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_91 ,
            tr_overflow => Net_90 ,
            tr_compare_match => Net_92 ,
            line_out => Net_93 ,
            line_out_compl => Net_94 ,
            interrupt => Net_89 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\CounterSP1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff9 ,
            capture => Net_207 ,
            count => tmpOE__Status_LED_net_0 ,
            reload => Net_207 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_99 ,
            tr_overflow => Net_206 ,
            tr_compare_match => Net_100 ,
            line_out => Net_101 ,
            line_out_compl => Net_102 ,
            interrupt => Net_98 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\CounterSP2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff10 ,
            capture => Net_207 ,
            count => Net_206 ,
            reload => Net_207 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_107 ,
            tr_overflow => Net_106 ,
            tr_compare_match => Net_108 ,
            line_out => Net_109 ,
            line_out_compl => Net_110 ,
            interrupt => Net_105 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,3)]: 
    m0s8tcpwmcell: Name =\CounterLP1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff7 ,
            capture => Net_195 ,
            count => tmpOE__Status_LED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_82 ,
            tr_overflow => Net_194 ,
            tr_compare_match => Net_83 ,
            line_out => Net_84 ,
            line_out_compl => Net_85 ,
            interrupt => Net_81 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
Bluetooth Low Energy Block group 0: 
    P4 BLE Block @ [FFB(BLE,0)]: 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+--------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |  \COZIR:rx(0)\ | FB(\COZIR:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |  \COZIR:tx(0)\ | In(\COZIR:Net_656\)
-----+-----+-------+-----------+------------------+----------------+--------------------
   2 |   2 |     * |      NONE |     HI_Z_DIGITAL |      Pin_SP(0) | FB(Net_207)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      Pin_LP(0) | FB(Net_195)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  Status_LED(0) | 
     |   7 |     * |   FALLING |      RES_PULL_UP | User_Button(0) | 
-----+-----+-------+-----------+------------------+----------------+--------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_1:sda(0)\ | FB(\I2C_1:Net_581\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_1:scl(0)\ | FB(\I2C_1:Net_580\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |       GREEN(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |        BLUE(0) | 
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.684ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AQM Firmware BLE v1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.246ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.109ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.188ms
API generation phase: Elapsed time ==> 2s.034ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.001ms
