// Seed: 2429710928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_15 = 0;
  output wor id_3;
  input wire id_2;
  output supply1 id_1;
  wire id_5;
  assign id_3 = -1 ? -1'b0 : {id_5};
  assign id_1 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5
    , id_24,
    output wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wire id_9,
    output wand id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    output tri1 id_17,
    input wand id_18,
    input tri id_19,
    input wand id_20,
    input supply0 id_21,
    output uwire id_22
);
  logic id_25;
  ;
  xnor primCall (
      id_8,
      id_15,
      id_12,
      id_21,
      id_3,
      id_5,
      id_4,
      id_13,
      id_16,
      id_18,
      id_2,
      id_25,
      id_24,
      id_20,
      id_7,
      id_1
  );
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25
  );
endmodule
