$date
  Wed Sep  8 21:05:31 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module half_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var reg 1 $ c $end
$scope module uut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' s $end
$var reg 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#20000000
1"
1#
1&
1'
#40000000
1!
0"
1%
0&
#60000000
1"
0#
1$
1&
0'
1(
#80000000
