Analysis & Synthesis report for PinBall
Sat Jun 02 21:11:19 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Jun 02 21:11:19 2018               ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name               ; PinBall                                         ;
; Top-level Entity Name       ; PIN_BALL_GAMEPLAY                               ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; PIN_BALL_GAMEPLAY  ; PinBall            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jun 02 21:11:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tcounter.vhd
    Info (12022): Found design unit 1: TCounter-TCounter_arch File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd Line: 17
    Info (12023): Found entity 1: TCounter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 2 design units, including 1 entities, in source file lpm_our.vhd
    Info (12022): Found design unit 1: lpm_our-SYN File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 51
    Info (12023): Found entity 1: lpm_our File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file num_lock.vhd
    Info (12022): Found design unit 1: NUM_LOCK-behavior File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd Line: 15
    Info (12023): Found entity 1: NUM_LOCK File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf
    Info (12023): Found entity 1: Debug_Bitrec_partial
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: Clk_Divider-Clk_Divider_architecture File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd Line: 46
    Info (12023): Found entity 1: Clk_Divider File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file byterec.vhd
    Info (12022): Found design unit 1: byterec-arc_byterec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd Line: 28
    Info (12023): Found entity 1: byterec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file lpf.vhd
    Info (12022): Found design unit 1: lpf-arc_lpf File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd Line: 16
    Info (12023): Found entity 1: lpf File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bitrec.vhd
    Info (12022): Found design unit 1: bitrec-arc_bitrec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd Line: 15
    Info (12023): Found entity 1: bitrec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 32
    Info (12023): Found entity 1: VGA_Controller File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file objects_mux.vhd
    Info (12022): Found design unit 1: objects_mux-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd Line: 28
    Info (12023): Found entity 1: objects_mux File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file back_ground_draw.vhd
    Info (12022): Found design unit 1: back_ground_draw-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd Line: 20
    Info (12023): Found entity 1: back_ground_draw File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hexss.vhd
    Info (12022): Found design unit 1: hexss-arc_hexss File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd Line: 8
    Info (12023): Found entity 1: hexss File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file hp_down_counter.vhd
    Info (12022): Found design unit 1: hp_down_counter-hp_down_counter_arch File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd Line: 17
    Info (12023): Found entity 1: hp_down_counter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file score_up_counter.vhd
    Info (12022): Found design unit 1: score_up_counter-score_up_counter_arch File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd Line: 22
    Info (12023): Found entity 1: score_up_counter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hp_score_module.bdf
    Info (12023): Found entity 1: HP_Score_Module
Info (12021): Found 2 design units, including 1 entities, in source file ball_move.vhd
    Info (12022): Found design unit 1: ball_move-arc_ball_move File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 25
    Info (12023): Found entity 1: ball_move File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ball_object.vhd
    Info (12022): Found design unit 1: ball_object-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd Line: 19
    Info (12023): Found entity 1: ball_object File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf
    Info (12023): Found entity 1: PIN_BALL_GAMEPLAY
Error (10500): VHDL syntax error at objects_draw.vhd(113) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 113
Error (10500): VHDL syntax error at objects_draw.vhd(113) near text "then";  expecting "<=" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 113
Error (10500): VHDL syntax error at objects_draw.vhd(117) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 117
Error (10500): VHDL syntax error at objects_draw.vhd(121) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 121
Error (10500): VHDL syntax error at objects_draw.vhd(121) near text "then";  expecting "<=" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 121
Error (10500): VHDL syntax error at objects_draw.vhd(125) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 125
Error (10500): VHDL syntax error at objects_draw.vhd(129) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 129
Error (10500): VHDL syntax error at objects_draw.vhd(129) near text "then";  expecting "<=" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 129
Error (10500): VHDL syntax error at objects_draw.vhd(133) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 133
Error (10500): VHDL syntax error at objects_draw.vhd(137) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 137
Error (10500): VHDL syntax error at objects_draw.vhd(137) near text "then";  expecting "<=" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 137
Error (10500): VHDL syntax error at objects_draw.vhd(141) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd Line: 141
Info (12021): Found 0 design units, including 0 entities, in source file objects_draw.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning
    Error: Peak virtual memory: 703 megabytes
    Error: Processing ended: Sat Jun 02 21:11:19 2018
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:22


