
@Article{	  Balasubramanian2016,
  author	= {Balasubramanian, P and Mastorakis, N E},
  pages		= {91--101},
  title		= {{An Asynchronous Early Output Full Adder and a
		  Relative-Timed Ripple Carry Adder}},
  volume	= {15},
  year		= {2016}
}

@InProceedings{	  Corsonello1999,
  author	= {Corsonello, Pasquale and Perri, Stefania and Cocorullo,
		  Giuseppe},
  booktitle	= {Electron. Circuits Syst. 1999. Proc. ICECS '99. 6th IEEE
		  Int. Conf.},
  isbn		= {0780356829},
  number	= {1},
  pages		= {37--41},
  title		= {{A 56-Bit Self-Timed Adder for High Speed Asynchronous
		  Datapath}},
  year		= {1999}
}

@TechReport{	  Garside1993,
  author	= {Garside, J. D.},
  institution	= {University of Manchester},
  title		= {{A CMOS VLSI Implementation of an Asynchronous ALU}},
  url		= {https://pdfs.semanticscholar.org/355e/e612fdbd9dd5a8a5c77f8f17d92aeb5a4ed6.pdf?_ga=2.166778296.78324838.1556627369-894729683.1556627369},
  year		= {1993}
}

@Article{	  Martin1992,
  author	= {Martin, Alain J.},
  doi		= {10.1007/BF00464358},
  issn		= {09259856},
  journal	= {Form. Methods Syst. Des.},
  keywords	= {asynchronous adders,circuits,delay-insensitive datapaths},
  number	= {1},
  pages		= {117--137},
  title		= {{Asynchronous datapaths and the design of an asynchronous
		  adder}},
  volume	= {1},
  year		= {1992}
}

@InProceedings{	  Obridko,
  author	= {Obridko, I. and {Ran Ginosar}},
  booktitle	= {Proc. 2004 11th IEEE Int. Conf. Electron. Circuits Syst.
		  2004. ICECS 2004.},
  doi		= {10.1109/ICECS.2004.1399640},
  isbn		= {0-7803-8715-5},
  pages		= {164--167},
  publisher	= {IEEE},
  title		= {{Low energy asynchronous adders}},
  url		= {http://ieeexplore.ieee.org/document/1399640/}
}

@InProceedings{	  Obridkoa,
  author	= {Obridko, I. and Ginosar, R.},
  booktitle	= {2005 IEEE Int. Symp. Circuits Syst.},
  doi		= {10.1109/ISCAS.2005.1465816},
  isbn		= {0-7803-8834-8},
  pages		= {5238--5241},
  publisher	= {IEEE},
  title		= {{Low Energy Asynchronous Architectures}},
  url		= {http://ieeexplore.ieee.org/document/1465816/}
}

@Article{	  Obridkob,
  author	= {Obridko, Ilya and Ginosar, Ran},
  keywords	= {Index terms Low energy,adder,asynchronous logic},
  title		= {{Low Energy Asynchronous Adders}},
  url		= {http://webee.technion.ac.il/~ran/papers/LowEnergyAsyncAdder.pdf}
}

@PhDThesis{	  Padmanabhan2010,
  author	= {Padmanabhan, Balasubramanian},
  school	= {University of Manchester},
  title		= {{Self-Timed Logic and the Design of Self-Timed Adders}},
  url		= {http://apt.cs.manchester.ac.uk/ftp/pub/amulet/theses/Padmanabhan10_phd.pdf},
  year		= {2010}
}

@PhDThesis{	  Padmanabhan2010a,
  author	= {Padmanabhan, Balasubramanian},
  title		= {{Self-Timed Logic and the Design of Self-Timed Adders}},
  url		= {https://pdfs.semanticscholar.org/9ea4/b0a3958774d7f85a083881a72e8335e9afd8.pdf?_ga=2.71685269.78324838.1556627369-894729683.1556627369},
  year		= {2010}
}

@InProceedings{	  Park2016,
  author	= {Park, Heechun and Kim, Taewhan},
  booktitle	= {2016 IEEE Comput. Soc. Annu. Symp. VLSI},
  doi		= {10.1109/ISVLSI.2016.29},
  isbn		= {978-1-4673-9039-2},
  month		= jul,
  pages		= {47--52},
  publisher	= {IEEE},
  title		= {{Synthesizing Asynchronous Circuits toward Practical
		  Use}},
  url		= {http://ieeexplore.ieee.org/document/7560171/},
  year		= {2016}
}

@InProceedings{	  Petlin1996a,
  author	= {Petlin, O.A.},
  booktitle	= {IEE Colloq. Des. Test Asynchronous Syst.},
  doi		= {10.1049/ic:19960250},
  pages		= {5--5},
  publisher	= {IEE},
  title		= {{Design for testability of an asynchronous adder}},
  url		= {http://digital-library.theiet.org/content/conferences/10.1049/ic_19960250},
  volume	= {1996},
  year		= {1996}
}

@Article{	  Ramachandran1995,
  author	= {Ramachandran, Ravi and Lu, Shih Lien},
  doi		= {10.1109/ASIC.1995.580736},
  isbn		= {0780327071},
  issn		= {10630988},
  journal	= {Proc. Annu. IEEE Int. ASIC Conf. Exhib.},
  pages		= {303--306},
  title		= {{Efficient selftimed adder design}},
  year		= {1995}
}

@Article{	  Sushmidha2016,
  author	= {Sushmidha, M and Premalatha, B},
  isbn		= {9781509003969},
  pages		= {1400--1404},
  title		= {{Design of High Performance Parallel Self Timed Adder}},
  year		= {2016}
}

@Article{	  Taylor2010,
  author	= {Taylor, Sam and Edwards, Doug A. and Plana, Luis A. and
		  {Tarazona D.}, Luis A.},
  doi		= {10.1109/TVLSI.2009.2020168},
  issn		= {1063-8210},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  month		= jul,
  number	= {7},
  pages		= {1093--1106},
  title		= {{Asynchronous Data-Driven Circuit Synthesis}},
  url		= {http://ieeexplore.ieee.org/document/5291707/},
  volume	= {18},
  year		= {2010}
}
