{
  "design": {
    "design_info": {
      "boundary_crc": "0x9FA9517309073199",
      "device": "xcau25p-ffvb676-2-e",
      "gen_directory": "../../../../mi400-eam-poc.gen/sources_1/bd/hier_0",
      "name": "hier_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_1": "",
      "microblaze_0_xlconcat": "",
      "rst_clk_wiz_1_100M": ""
    },
    "interface_ports": {
      "diff_MicroBlazeClock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "diff_MicroBlazeClock_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "diff_MicroBlazeClock_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "In0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "In1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "In2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "bus_struct_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_out1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "mb_reset:bus_struct_reset:peripheral_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "hier_0_clk_wiz_1_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "dout": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "3",
            "value_src": "ip_prop"
          }
        }
      },
      "mb_reset": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "peripheral_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "uMicroBlazeRst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "hier_0_clk_wiz_1_0",
        "xci_path": "ip\\hier_0_clk_wiz_1_0\\hier_0_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "hier_0_microblaze_0_xlconcat_0",
        "xci_path": "ip\\hier_0_microblaze_0_xlconcat_0\\hier_0_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "hier_0_rst_clk_wiz_1_100M_0",
        "xci_path": "ip\\hier_0_rst_clk_wiz_1_100M_0\\hier_0_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      }
    },
    "interface_nets": {
      "Conn1": {
        "interface_ports": [
          "clk_wiz_1/CLK_IN1_D",
          "diff_MicroBlazeClock"
        ]
      }
    },
    "nets": {
      "In0_1": {
        "ports": [
          "In0",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "In1_1": {
        "ports": [
          "In1",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "In2_1": {
        "ports": [
          "In2",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "clk_out1",
          "rst_clk_wiz_1_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "microblaze_0_xlconcat_dout": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "dout"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/reset",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "bus_struct_reset"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "mb_reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "peripheral_aresetn"
        ]
      },
      "uMicroBlazeRst_n_1": {
        "ports": [
          "uMicroBlazeRst_n",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      }
    }
  }
}