# do ECE423_C5G_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_fifo_filler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:45 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_fifo_filler.v 
# -- Compiling module sd_fifo_filler
# 
# Top level modules:
# 	sd_fifo_filler
# End time: 16:11:45 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_16.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:45 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_16.v 
# -- Compiling module sd_crc_16
# 
# Top level modules:
# 	sd_crc_16
# End time: 16:11:45 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_7.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:46 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_7.v 
# -- Compiling module sd_crc_7
# 
# Top level modules:
# 	sd_crc_7
# End time: 16:11:46 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_serial_host.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:46 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_serial_host.v 
# -- Compiling module sd_cmd_serial_host
# 
# Top level modules:
# 	sd_cmd_serial_host
# End time: 16:11:46 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_clock_divider.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:46 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_clock_divider.v 
# -- Compiling module sd_clock_divider
# 
# Top level modules:
# 	sd_clock_divider
# End time: 16:11:46 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/monostable_domain_cross.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:47 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/monostable_domain_cross.v 
# -- Compiling module monostable_domain_cross
# 
# Top level modules:
# 	monostable_domain_cross
# End time: 16:11:47 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_fifo_dc_gray.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:47 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_fifo_dc_gray.v 
# -- Compiling module generic_fifo_dc_gray
# 
# Top level modules:
# 	generic_fifo_dc_gray
# End time: 16:11:47 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_dpram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:47 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_dpram.v 
# -- Compiling module generic_dpram
# 
# Top level modules:
# 	generic_dpram
# End time: 16:11:47 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/edge_detect.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:47 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/edge_detect.v 
# -- Compiling module edge_detect
# 
# Top level modules:
# 	edge_detect
# End time: 16:11:48 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/bistable_domain_cross.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:48 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/bistable_domain_cross.v 
# -- Compiling module bistable_domain_cross
# 
# Top level modules:
# 	bistable_domain_cross
# End time: 16:11:48 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423 {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:48 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v 
# -- Compiling module ECE423_C5G
# 
# Top level modules:
# 	ECE423_C5G
# End time: 16:11:48 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:48 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v 
# -- Compiling module sdc_controller
# 
# Top level modules:
# 	sdc_controller
# End time: 16:11:48 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_xfer_trig.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:49 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_xfer_trig.v 
# -- Compiling module sd_data_xfer_trig
# 
# Top level modules:
# 	sd_data_xfer_trig
# End time: 16:11:49 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_serial_host.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:49 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_serial_host.v 
# -- Compiling module sd_data_serial_host
# 
# Top level modules:
# 	sd_data_serial_host
# End time: 16:11:49 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_master.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:49 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_master.v 
# -- Compiling module sd_data_master
# 
# Top level modules:
# 	sd_data_master
# End time: 16:11:49 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_controller_wb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:50 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_controller_wb.v 
# -- Compiling module sd_controller_wb
# 
# Top level modules:
# 	sd_controller_wb
# End time: 16:11:50 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont {C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_master.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:50 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont" C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_master.v 
# -- Compiling module sd_cmd_master
# 
# Top level modules:
# 	sd_cmd_master
# End time: 16:11:50 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib ECE423_QSYS
# vmap ECE423_QSYS ECE423_QSYS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet ECE423_QSYS ECE423_QSYS 
# Modifying modelsim.ini
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:51 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v 
# -- Compiling module ECE423_QSYS
# 
# Top level modules:
# 	ECE423_QSYS
# End time: 16:11:51 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:51 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v 
# -- Compiling module ECE423_QSYS_avalon_st_adapter_001
# 
# Top level modules:
# 	ECE423_QSYS_avalon_st_adapter_001
# End time: 16:11:51 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:51 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v 
# -- Compiling module ECE423_QSYS_avalon_st_adapter
# 
# Top level modules:
# 	ECE423_QSYS_avalon_st_adapter
# End time: 16:11:51 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:51 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_2
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_2
# End time: 16:11:52 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:52 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_1
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1
# End time: 16:11:52 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:52 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter
# End time: 16:11:52 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:52 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:11:53 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:53 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_0
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0
# End time: 16:11:53 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:53 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018
# End time: 16:11:53 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:54 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007
# End time: 16:11:54 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:54 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v 
# -- Compiling module ECE423_QSYS_video_pll
# 
# Top level modules:
# 	ECE423_QSYS_video_pll
# End time: 16:11:54 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:54 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v 
# -- Compiling module ECE423_QSYS_video_fifo_dual_clock_fifo
# -- Compiling module ECE423_QSYS_video_fifo_dcfifo_with_controls
# -- Compiling module ECE423_QSYS_video_fifo
# 
# Top level modules:
# 	ECE423_QSYS_video_fifo
# End time: 16:11:54 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:56 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v 
# -- Compiling module ECE423_QSYS_video_dma
# 
# Top level modules:
# 	ECE423_QSYS_video_dma
# End time: 16:11:56 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:56 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v 
# -- Compiling module read_master
# 
# Top level modules:
# 	read_master
# End time: 16:11:56 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:57 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v 
# -- Compiling module MM_to_ST_Adapter
# 
# Top level modules:
# 	MM_to_ST_Adapter
# End time: 16:11:57 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_burst_control.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:57 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_burst_control.v 
# -- Compiling module read_burst_control
# 
# Top level modules:
# 	read_burst_control
# End time: 16:11:57 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:57 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v 
# -- Compiling module dispatcher
# 
# Top level modules:
# 	dispatcher
# End time: 16:11:58 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:58 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v 
# -- Compiling module descriptor_buffers
# 
# Top level modules:
# 	descriptor_buffers
# End time: 16:11:58 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/csr_block.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:58 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/csr_block.v 
# -- Compiling module csr_block
# 
# Top level modules:
# 	csr_block
# End time: 16:11:58 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/response_block.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:58 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/response_block.v 
# -- Compiling module response_block
# 
# Top level modules:
# 	response_block
# End time: 16:11:58 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:59 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v 
# -- Compiling module fifo_with_byteenables
# 
# Top level modules:
# 	fifo_with_byteenables
# End time: 16:11:59 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:59 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v 
# -- Compiling module read_signal_breakout
# 
# Top level modules:
# 	read_signal_breakout
# End time: 16:11:59 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:11:59 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v 
# -- Compiling module write_signal_breakout
# 
# Top level modules:
# 	write_signal_breakout
# End time: 16:11:59 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:00 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v 
# -- Compiling module altera_avalon_video_sync_generator
# 
# Top level modules:
# 	altera_avalon_video_sync_generator
# End time: 16:12:00 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:00 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v 
# -- Compiling module ECE423_QSYS_timer_1
# 
# Top level modules:
# 	ECE423_QSYS_timer_1
# End time: 16:12:00 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:00 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v 
# -- Compiling module ECE423_QSYS_timer_0
# 
# Top level modules:
# 	ECE423_QSYS_timer_0
# End time: 16:12:00 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:01 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v 
# -- Compiling module ECE423_QSYS_sysid
# 
# Top level modules:
# 	ECE423_QSYS_sysid
# End time: 16:12:01 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:01 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v 
# -- Compiling module ECE423_QSYS_sram_sharer
# 
# Top level modules:
# 	ECE423_QSYS_sram_sharer
# End time: 16:12:01 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:01 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v 
# -- Compiling module ECE423_QSYS_sram
# 
# Top level modules:
# 	ECE423_QSYS_sram
# End time: 16:12:01 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sd_cont.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:01 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sd_cont.v 
# -- Compiling module sd_cont
# 
# Top level modules:
# 	sd_cont
# End time: 16:12:01 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:02 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:12:02 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:02 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:12:02 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:02 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v 
# -- Compiling module Pixel_Conv
# -- Compiling module test_Pixel_Conv
# 
# Top level modules:
# 	test_Pixel_Conv
# End time: 16:12:02 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:03 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v 
# -- Compiling module ECE423_QSYS_mdma_to_idct_accel
# 
# Top level modules:
# 	ECE423_QSYS_mdma_to_idct_accel
# End time: 16:12:03 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:03 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v 
# -- Compiling module ECE423_QSYS_mdma_from_idct_accel
# 
# Top level modules:
# 	ECE423_QSYS_mdma_from_idct_accel
# End time: 16:12:03 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:03 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v 
# -- Compiling module write_master
# 
# Top level modules:
# 	write_master
# End time: 16:12:03 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:03 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v 
# -- Compiling module byte_enable_generator
# -- Compiling module one_thousand_twenty_four_byteenable_FSM
# -- Compiling module five_hundred_twelve_bit_byteenable_FSM
# -- Compiling module two_hundred_fifty_six_bit_byteenable_FSM
# -- Compiling module one_hundred_twenty_eight_bit_byteenable_FSM
# -- Compiling module sixty_four_bit_byteenable_FSM
# -- Compiling module thirty_two_bit_byteenable_FSM
# -- Compiling module sixteen_bit_byteenable_FSM
# 
# Top level modules:
# 	byte_enable_generator
# End time: 16:12:04 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:04 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v 
# -- Compiling module ST_to_MM_Adapter
# 
# Top level modules:
# 	ST_to_MM_Adapter
# End time: 16:12:04 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_burst_control.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:04 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_burst_control.v 
# -- Compiling module write_burst_control
# 
# Top level modules:
# 	write_burst_control
# End time: 16:12:04 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:04 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v 
# -- Compiling module ECE423_QSYS_lpddr2
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2
# End time: 16:12:04 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:05 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v 
# -- Compiling module ECE423_QSYS_lpddr2_s0
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0
# End time: 16:12:05 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:05 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v 
# -- Compiling module altera_avalon_mm_bridge
# 
# Top level modules:
# 	altera_avalon_mm_bridge
# End time: 16:12:05 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:05 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 
# -- Compiling module altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module
# -- Compiling module altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module
# -- Compiling module altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
# 
# Top level modules:
# 	altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
# End time: 16:12:05 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:06 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 
# -- Compiling module altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
# 
# Top level modules:
# 	altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
# End time: 16:12:06 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:06 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0
# End time: 16:12:06 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:06 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter
# End time: 16:12:06 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:07 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1
# End time: 16:12:07 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:07 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v 
# -- Compiling module sequencer_scc_acv_phase_decode
# 
# Top level modules:
# 	sequencer_scc_acv_phase_decode
# End time: 16:12:07 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:07 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v 
# -- Compiling module sequencer_scc_reg_file
# 
# Top level modules:
# 	sequencer_scc_reg_file
# End time: 16:12:07 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:08 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_clock_pair_generator
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_clock_pair_generator
# End time: 16:12:08 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:08 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads
# End time: 16:12:08 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:08 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_acv_hard_memphy
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_acv_hard_memphy
# End time: 16:12:08 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:08 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_acv_ldc
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_acv_ldc
# End time: 16:12:09 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:09 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_acv_hard_io_pads
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_acv_hard_io_pads
# End time: 16:12:09 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:09 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_generic_ddio
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_generic_ddio
# End time: 16:12:09 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:09 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_reset
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_reset
# End time: 16:12:09 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:10 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_reset_sync
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_reset_sync
# End time: 16:12:10 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:10 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v 
# -- Compiling module ECE423_QSYS_lpddr2_p0_altdqdqs
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0_altdqdqs
# End time: 16:12:10 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:10 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v 
# -- Compiling module ECE423_QSYS_ledg
# 
# Top level modules:
# 	ECE423_QSYS_ledg
# End time: 16:12:10 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:10 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v 
# -- Compiling module ECE423_QSYS_key
# 
# Top level modules:
# 	ECE423_QSYS_key
# End time: 16:12:11 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:11 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v 
# -- Compiling module ECE423_QSYS_jtag_uart_sim_scfifo_w
# -- Compiling module ECE423_QSYS_jtag_uart_scfifo_w
# -- Compiling module ECE423_QSYS_jtag_uart_sim_scfifo_r
# -- Compiling module ECE423_QSYS_jtag_uart_scfifo_r
# -- Compiling module ECE423_QSYS_jtag_uart
# 
# Top level modules:
# 	ECE423_QSYS_jtag_uart
# End time: 16:12:11 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:11 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v 
# -- Compiling module ECE423_QSYS_i2c_sda
# 
# Top level modules:
# 	ECE423_QSYS_i2c_sda
# End time: 16:12:11 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:11 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v 
# -- Compiling module ECE423_QSYS_i2c_scl
# 
# Top level modules:
# 	ECE423_QSYS_i2c_scl
# End time: 16:12:11 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:12 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v 
# -- Compiling module ECE423_QSYS_cpu
# 
# Top level modules:
# 	ECE423_QSYS_cpu
# End time: 16:12:12 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:12 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv 
# -- Compiling module ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0
# End time: 16:12:12 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:13 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv 
# -- Compiling module ECE423_QSYS_avalon_st_adapter_timing_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_avalon_st_adapter_timing_adapter_0
# End time: 16:12:13 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:13 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv 
# -- Compiling module ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo
# 
# Top level modules:
# 	ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo
# End time: 16:12:13 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:13 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv 
# -- Compiling module ECE423_QSYS_irq_mapper
# 
# Top level modules:
# 	ECE423_QSYS_irq_mapper
# End time: 16:12:13 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:14 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:12:14 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:14 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 16:12:14 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:14 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:12:14 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:15 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 16:12:15 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:15 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 16:12:15 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:15 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:12:15 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:16 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_rsp_mux
# End time: 16:12:16 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:16 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_rsp_demux
# End time: 16:12:16 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:16 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_cmd_mux
# End time: 16:12:16 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:17 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_cmd_demux
# End time: 16:12:17 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:17 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_router_002_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_1_router_002
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_router_002
# End time: 16:12:17 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:17 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_1_router_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_1_router
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_1_router
# End time: 16:12:17 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:18 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:12:18 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:18 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:12:18 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:18 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 16:12:18 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:19 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0
# End time: 16:12:19 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:19 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# End time: 16:12:19 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:19 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 16:12:19 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:20 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 16:12:20 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:20 on Feb 12,2017
# vlog -reportprogress 300 -vlog01compat -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 16:12:20 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:20 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 16:12:20 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:21 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 16:12:21 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:21 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_rsp_mux_001
# End time: 16:12:21 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:21 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_rsp_mux
# End time: 16:12:21 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_017.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:22 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_017.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_rsp_demux_017
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_rsp_demux_017
# End time: 16:12:22 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:22 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_rsp_demux
# End time: 16:12:22 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:22 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_cmd_mux_001
# End time: 16:12:22 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:23 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_cmd_mux
# End time: 16:12:23 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:23 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_cmd_demux_002
# End time: 16:12:23 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:23 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_cmd_demux_001
# End time: 16:12:23 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:23 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_cmd_demux
# End time: 16:12:24 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:24 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 16:12:24 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:24 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 16:12:24 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:24 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 16:12:25 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 21
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:25 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_021_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_021
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_021
# End time: 16:12:25 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_011.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:25 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_011.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_011_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_011
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_011
# End time: 16:12:25 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:26 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_010_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_010
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_010
# End time: 16:12:26 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:26 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_009_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_009
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_009
# End time: 16:12:26 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:26 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_004_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_004
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_004
# End time: 16:12:26 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:27 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_003_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_003
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_003
# End time: 16:12:27 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:27 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_002_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_002
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_002
# End time: 16:12:27 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:27 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_001_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_001
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router_001
# End time: 16:12:27 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:28 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv 
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router_default_decode
# -- Compiling module ECE423_QSYS_mm_interconnect_0_router
# 
# Top level modules:
# 	ECE423_QSYS_mm_interconnect_0_router
# End time: 16:12:28 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:28 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 
# -- Compiling module altera_merlin_std_arbitrator_core
# -- Compiling module altera_merlin_std_arb_adder
# 
# Top level modules:
# 	altera_merlin_std_arbitrator_core
# End time: 16:12:28 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:28 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv 
# -- Compiling module ECE423_QSYS_sram_sharer_arbiter
# 
# Top level modules:
# 	ECE423_QSYS_sram_sharer_arbiter
# End time: 16:12:28 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:29 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv 
# -- Compiling module ECE423_QSYS_sram_sharer_pin_sharer
# 
# Top level modules:
# 	ECE423_QSYS_sram_sharer_pin_sharer
# End time: 16:12:29 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:29 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv 
# -- Compiling module ECE423_QSYS_sram_bridge
# 
# Top level modules:
# 	ECE423_QSYS_sram_bridge
# End time: 16:12:29 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:29 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv 
# -- Compiling module altera_tristate_controller_aggregator
# 
# Top level modules:
# 	altera_tristate_controller_aggregator
# End time: 16:12:29 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:30 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv 
# -- Compiling module altera_tristate_controller_translator
# 
# Top level modules:
# 	altera_tristate_controller_translator
# End time: 16:12:30 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:30 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 16:12:30 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:30 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 16:12:30 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:31 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 16:12:31 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:31 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 
# -- Compiling module altera_mem_if_sequencer_mem_no_ifdef_params
# 
# Top level modules:
# 	altera_mem_if_sequencer_mem_no_ifdef_params
# End time: 16:12:31 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:31 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv 
# -- Compiling module altera_mem_if_sequencer_rst
# 
# Top level modules:
# 	altera_mem_if_sequencer_rst
# End time: 16:12:32 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:32 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 
# -- Compiling module altera_mem_if_simple_avalon_mm_bridge
# 
# Top level modules:
# 	altera_mem_if_simple_avalon_mm_bridge
# End time: 16:12:32 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:32 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_irq_mapper
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_irq_mapper
# End time: 16:12:32 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:32 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:12:33 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:33 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux
# End time: 16:12:33 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:33 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001
# End time: 16:12:33 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:34 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002
# End time: 16:12:34 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:34 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux
# End time: 16:12:34 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:34 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003
# End time: 16:12:34 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:35 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router
# End time: 16:12:35 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:35 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001
# End time: 16:12:35 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:35 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002
# End time: 16:12:35 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:35 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003
# End time: 16:12:36 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:36 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005
# End time: 16:12:36 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:36 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006
# End time: 16:12:36 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:36 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux
# End time: 16:12:37 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:37 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001
# End time: 16:12:37 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:37 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002
# End time: 16:12:37 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:37 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux
# End time: 16:12:38 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:38 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux
# End time: 16:12:38 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:38 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router
# End time: 16:12:38 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:38 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001
# End time: 16:12:38 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:39 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux
# End time: 16:12:39 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:39 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux
# End time: 16:12:39 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:39 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv 
# -- Compiling module sequencer_reg_file
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv(190): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv(190): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv(196): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	sequencer_reg_file
# End time: 16:12:39 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:40 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv 
# -- Compiling module sequencer_scc_acv_wrapper
# 
# Top level modules:
# 	sequencer_scc_acv_wrapper
# End time: 16:12:40 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:40 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv 
# -- Compiling module sequencer_scc_mgr
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv(352): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv(354): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv(356): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	sequencer_scc_mgr
# End time: 16:12:40 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:40 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv 
# -- Compiling module sequencer_trk_mgr
# 
# Top level modules:
# 	sequencer_trk_mgr
# End time: 16:12:40 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:41 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv 
# -- Compiling module ECE423_QSYS_lpddr2_p0
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_p0
# End time: 16:12:41 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:41 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2
# ** Warning: C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2
# End time: 16:12:41 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work ECE423_QSYS +incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:41 on Feb 12,2017
# vlog -reportprogress 300 -sv -work ECE423_QSYS "+incdir+C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules" C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv 
# -- Compiling module ECE423_QSYS_lpddr2_pll0
# 
# Top level modules:
# 	ECE423_QSYS_lpddr2_pll0
# End time: 16:12:42 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work ECE423_QSYS {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_1D.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:42 on Feb 12,2017
# vcom -reportprogress 300 -93 -work ECE423_QSYS C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_1D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity idct_1D
# -- Compiling architecture a_idct_1D of idct_1D
# End time: 16:12:42 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work ECE423_QSYS {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2D.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:42 on Feb 12,2017
# vcom -reportprogress 300 -93 -work ECE423_QSYS C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity idct_2D
# -- Compiling architecture main of idct_2D
# -- Loading entity idct_1D
# End time: 16:12:43 on Feb 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work ECE423_QSYS {C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:12:43 on Feb 12,2017
# vcom -reportprogress 300 -93 -work ECE423_QSYS C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity idct_2D_streaming_interface
# -- Compiling architecture main of idct_2D_streaming_interface
# -- Loading entity idct_2D
# End time: 16:12:43 on Feb 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
