- 👋 Hi, I’m @Nasir-Chandio an Electrical engineer
- 👀 I’m interested in learning coding like Verilog , VHDL and Syatem Verilog, FPGA designing & simulation and developing hardware of embedded system
- 🌱 I’m currently I am in NED universirt Karachi trarning IC design Cousre from the professionals 
- 💞️ I’m looking to collaborate with the professionals in my field 
- 📫 How to reach me engrnasirabbas7065@gmail.com  linkedin https://www.linkedin.com/in/nasir-abbas-692713250/
- 😄 Pronouns: 
- ⚡ Fun fact: 

<!---
Nasir-Chandio/Nasir-Chandio is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
