# Xilinux code

User needs to put all code generated by Xilinux tool here before generate AFI for custom RTL logic.

More details please refer [here](http://nvdla.org/vp_fpga.html).