***************
*** 482,487 ****
  void __iomem *timer1_va_base;
  void __iomem *timer2_va_base;
  void __iomem *timer3_va_base;
  
  /*
   * Set up the clock source and clock events devices
--- 482,488 ----
  void __iomem *timer1_va_base;
  void __iomem *timer2_va_base;
  void __iomem *timer3_va_base;
+ void __iomem *timer3_pa_base;
  
  /*
   * Set up the clock source and clock events devices
***************
*** 490,503 ****
  {
  	u32 val;
  
- 	/* 
- 	 * set clock frequency: 
  	 *	REALVIEW_REFCLK is 32KHz
  	 *	REALVIEW_TIMCLK is 1MHz
  	 */
  	val = readl(__io_address(REALVIEW_SCTL_BASE));
  	writel((REALVIEW_TIMCLK << REALVIEW_TIMER1_EnSel) |
- 	       (REALVIEW_TIMCLK << REALVIEW_TIMER2_EnSel) | 
  	       (REALVIEW_TIMCLK << REALVIEW_TIMER3_EnSel) |
  	       (REALVIEW_TIMCLK << REALVIEW_TIMER4_EnSel) | val,
  	       __io_address(REALVIEW_SCTL_BASE));
--- 491,504 ----
  {
  	u32 val;
  
+ 	/*
+ 	 * set clock frequency:
  	 *	REALVIEW_REFCLK is 32KHz
  	 *	REALVIEW_TIMCLK is 1MHz
  	 */
  	val = readl(__io_address(REALVIEW_SCTL_BASE));
  	writel((REALVIEW_TIMCLK << REALVIEW_TIMER1_EnSel) |
+ 	       (REALVIEW_TIMCLK << REALVIEW_TIMER2_EnSel) |
  	       (REALVIEW_TIMCLK << REALVIEW_TIMER3_EnSel) |
  	       (REALVIEW_TIMCLK << REALVIEW_TIMER4_EnSel) | val,
  	       __io_address(REALVIEW_SCTL_BASE));
***************
*** 510,516 ****
  	writel(0, timer2_va_base + TIMER_CTRL);
  	writel(0, timer3_va_base + TIMER_CTRL);
  
- 	sp804_clocksource_init(timer3_va_base, "timer3");
  	sp804_clockevents_init(timer0_va_base, timer_irq, "timer0");
  }
  
--- 511,517 ----
  	writel(0, timer2_va_base + TIMER_CTRL);
  	writel(0, timer3_va_base + TIMER_CTRL);
  
+ 	sp804_clocksource_init(timer3_va_base, timer3_pa_base, "timer3");
  	sp804_clockevents_init(timer0_va_base, timer_irq, "timer0");
  }
  
