// Seed: 1676026467
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4;
  assign module_1.id_16 = 0;
  assign id_4 = (1);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wor id_2,
    output wand id_3,
    output wor id_4,
    input tri0 id_5
    , id_24,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9
    , id_25,
    input wor id_10,
    input supply0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    output wand id_17,
    output uwire id_18,
    input wire id_19,
    input tri id_20,
    input wor id_21,
    output tri1 id_22
);
  wire id_26;
  assign id_22 = id_20;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26
  );
  initial begin : LABEL_0
    if (1) assert (id_19 & 1);
  end
endmodule
