
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08004351 	.word	0x08004351
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08001a11 	.word	0x08001a11
 8000070:	08001a51 	.word	0x08001a51
 8000074:	08001a91 	.word	0x08001a91
 8000078:	08001ad1 	.word	0x08001ad1
 800007c:	08001b11 	.word	0x08001b11
 8000080:	08001b51 	.word	0x08001b51
 8000084:	08001b91 	.word	0x08001b91
 8000088:	08001721 	.word	0x08001721
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001331 	.word	0x08001331
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	08002bf1 	.word	0x08002bf1
 80000d0:	08002c61 	.word	0x08002c61
 80000d4:	080012d1 	.word	0x080012d1
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08001bd1 	.word	0x08001bd1
 8000100:	08001281 	.word	0x08001281
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08002cd1 	.word	0x08002cd1
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001301 	.word	0x08001301
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08001c11 	.word	0x08001c11
 8000124:	08001c51 	.word	0x08001c51
 8000128:	08001c91 	.word	0x08001c91
 800012c:	08001cd1 	.word	0x08001cd1
 8000130:	08001d11 	.word	0x08001d11
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08001d51 	.word	0x08001d51
 8000154:	08001d91 	.word	0x08001d91
 8000158:	08001dd1 	.word	0x08001dd1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08002d41 	.word	0x08002d41
 8000198:	08002db1 	.word	0x08002db1
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080025c1 	.word	0x080025c1
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	080017d1 	.word	0x080017d1
 8000248:	08001811 	.word	0x08001811
 800024c:	08001851 	.word	0x08001851
 8000250:	08001891 	.word	0x08001891
 8000254:	080018d1 	.word	0x080018d1
 8000258:	08001911 	.word	0x08001911
 800025c:	08001951 	.word	0x08001951
 8000260:	08001991 	.word	0x08001991
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f002 ffdd 	bl	80032c0 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 f85d 	bl	8004420 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	080053fc 	.word	0x080053fc
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000004 	.word	0x24000004
                ldr     r1, =__bss_base__
 80003a0:	24000020 	.word	0x24000020
                ldr     r2, =__bss_end__
 80003a4:	24001848 	.word	0x24001848
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f003 fd30 	bl	8003e40 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f003 fbe5 	bl	8003bb0 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d2b      	ldr	r5, [pc, #172]	; (8000670 <__init_ram_areas+0xb0>)
 80005c4:	4f2b      	ldr	r7, [pc, #172]	; (8000674 <__init_ram_areas+0xb4>)
 80005c6:	492c      	ldr	r1, [pc, #176]	; (8000678 <__init_ram_areas+0xb8>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <__init_ram_areas+0xbc>)
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4288      	cmp	r0, r1
 80005d2:	d20d      	bcs.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d3f9      	bcc.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	42b8      	cmp	r0, r7
 80005f2:	d207      	bcs.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f004 fbd0 	bl	8004da4 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000614:	481b      	ldr	r0, [pc, #108]	; (8000684 <__init_ram_areas+0xc4>)
 8000616:	2300      	movs	r3, #0
 8000618:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000620:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000624:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000628:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800062c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000630:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000632:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000636:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000638:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800063e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	d1f8      	bne.n	8000638 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000646:	3c20      	subs	r4, #32
 8000648:	f114 0f20 	cmn.w	r4, #32
 800064c:	d1f1      	bne.n	8000632 <__init_ram_areas+0x72>
 800064e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000652:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000656:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800065a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000668:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	08004e48 	.word	0x08004e48
 8000674:	24001848 	.word	0x24001848
 8000678:	24001848 	.word	0x24001848
 800067c:	24001848 	.word	0x24001848
 8000680:	08005400 	.word	0x08005400
 8000684:	e000ed00 	.word	0xe000ed00
	...

08000690 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000690:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000692:	f000 fe75 	bl	8001380 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000696:	f001 fbe3 	bl	8001e60 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800069a:	f000 f9d9 	bl	8000a50 <adcInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800069e:	f000 fa3f 	bl	8000b20 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80006a2:	f000 fa85 	bl	8000bb0 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 80006a6:	f000 fa9b 	bl	8000be0 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 80006aa:	f000 f9e9 	bl	8000a80 <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 80006ae:	f000 fdcf 	bl	8001250 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006b2:	f002 ff25 	bl	8003500 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006ba:	f000 b801 	b.w	80006c0 <stInit>
 80006be:	bf00      	nop

080006c0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006c0:	f002 bc26 	b.w	8002f10 <st_lld_init>
	...

080006d0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006d6:	4770      	bx	lr
	...

080006e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006e4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80006ee:	4770      	bx	lr

080006f0 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80006f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	0000      	movs	r0, r0
	...

08000700 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000706:	4770      	bx	lr
	...

08000710 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000714:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000716:	4604      	mov	r4, r0
 8000718:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 800071a:	42aa      	cmp	r2, r5
 800071c:	d200      	bcs.n	8000720 <iq_read+0x10>
    n = iqGetFullI(iqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000720:	69a1      	ldr	r1, [r4, #24]
 8000722:	6926      	ldr	r6, [r4, #16]
 8000724:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d318      	bcc.n	800075c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 800072a:	d80a      	bhi.n	8000742 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 800073a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000742:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000744:	4632      	mov	r2, r6
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe50 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800074c:	463a      	mov	r2, r7
 800074e:	4430      	add	r0, r6
 8000750:	68e1      	ldr	r1, [r4, #12]
 8000752:	f7ff fe4b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000756:	68e2      	ldr	r2, [r4, #12]
 8000758:	443a      	add	r2, r7
 800075a:	e7ec      	b.n	8000736 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800075c:	462a      	mov	r2, r5
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe44 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000764:	69a2      	ldr	r2, [r4, #24]
 8000766:	442a      	add	r2, r5
 8000768:	e7e5      	b.n	8000736 <iq_read+0x26>
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000770:	6883      	ldr	r3, [r0, #8]
 8000772:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800077c:	d212      	bcs.n	80007a4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800077e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000780:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000784:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000786:	42b5      	cmp	r5, r6
 8000788:	d312      	bcc.n	80007b0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078a:	d818      	bhi.n	80007be <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800078c:	462a      	mov	r2, r5
 800078e:	4639      	mov	r1, r7
 8000790:	f7ff fe2c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000794:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000796:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000798:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800079c:	1b5b      	subs	r3, r3, r5
 800079e:	60a3      	str	r3, [r4, #8]
}
 80007a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007a8:	4615      	mov	r5, r2
 80007aa:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d2ec      	bcs.n	800078a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b0:	462a      	mov	r2, r5
 80007b2:	4639      	mov	r1, r7
 80007b4:	f7ff fe1a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80007b8:	6962      	ldr	r2, [r4, #20]
 80007ba:	442a      	add	r2, r5
 80007bc:	e7eb      	b.n	8000796 <oq_write+0x26>
    s2 = n - s1;
 80007be:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c2:	4632      	mov	r2, r6
 80007c4:	4639      	mov	r1, r7
 80007c6:	f7ff fe11 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007ca:	4642      	mov	r2, r8
 80007cc:	19b9      	adds	r1, r7, r6
 80007ce:	68e0      	ldr	r0, [r4, #12]
 80007d0:	f7ff fe0c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d4:	68e2      	ldr	r2, [r4, #12]
 80007d6:	4442      	add	r2, r8
 80007d8:	e7dd      	b.n	8000796 <oq_write+0x26>
 80007da:	bf00      	nop
 80007dc:	0000      	movs	r0, r0
	...

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 80007e2:	440a      	add	r2, r1
  iqp->q_counter = 0;
 80007e4:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 80007e6:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 80007e8:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 80007ea:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 80007ec:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 80007ee:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 80007f0:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 80007f2:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 80007f4:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 80007f8:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000800:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000804:	4293      	cmp	r3, r2
 8000806:	d011      	beq.n	800082c <iqPutI+0x2c>
    iqp->q_counter++;
 8000808:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800080a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 800080c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 800080e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000810:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000812:	6144      	str	r4, [r0, #20]
 8000814:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000816:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800081a:	429a      	cmp	r2, r3
 800081c:	d301      	bcc.n	8000822 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 800081e:	68c3      	ldr	r3, [r0, #12]
 8000820:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000822:	2100      	movs	r1, #0
 8000824:	f003 fb74 	bl	8003f10 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000828:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800082a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 800082c:	6882      	ldr	r2, [r0, #8]
 800082e:	2a00      	cmp	r2, #0
 8000830:	d0ea      	beq.n	8000808 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000832:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000836:	4770      	bx	lr
	...

08000840 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000840:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000842:	2330      	movs	r3, #48	; 0x30
 8000844:	4605      	mov	r5, r0
 8000846:	460e      	mov	r6, r1
 8000848:	f383 8811 	msr	BASEPRI, r3
}
 800084c:	e003      	b.n	8000856 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800084e:	f003 fb47 	bl	8003ee0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000852:	2800      	cmp	r0, #0
 8000854:	db19      	blt.n	800088a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000856:	68ac      	ldr	r4, [r5, #8]
 8000858:	4631      	mov	r1, r6
 800085a:	4628      	mov	r0, r5
 800085c:	2c00      	cmp	r4, #0
 800085e:	d0f6      	beq.n	800084e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000860:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000862:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000864:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000866:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000868:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800086c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000870:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000872:	d301      	bcc.n	8000878 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000874:	68eb      	ldr	r3, [r5, #12]
 8000876:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000878:	69eb      	ldr	r3, [r5, #28]
 800087a:	b10b      	cbz	r3, 8000880 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800087c:	4628      	mov	r0, r5
 800087e:	4798      	blx	r3
 8000880:	2300      	movs	r3, #0
 8000882:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000886:	4620      	mov	r0, r4
}
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f384 8811 	msr	BASEPRI, r4
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000894:	b083      	sub	sp, #12
 8000896:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000898:	69c6      	ldr	r6, [r0, #28]
 800089a:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80008a2:	b1ca      	cbz	r2, 80008d8 <iqReadTimeout+0x48>
 80008a4:	4683      	mov	fp, r0
 80008a6:	460d      	mov	r5, r1
 80008a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008ac:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008b0:	464a      	mov	r2, r9
 80008b2:	4629      	mov	r1, r5
 80008b4:	4658      	mov	r0, fp
 80008b6:	f7ff ff2b 	bl	8000710 <iq_read>
 80008ba:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008bc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008be:	b194      	cbz	r4, 80008e6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008c0:	b106      	cbz	r6, 80008c4 <iqReadTimeout+0x34>
        nfy(iqp);
 80008c2:	47b0      	blx	r6
 80008c4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008c8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008cc:	4425      	add	r5, r4
 80008ce:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008d2:	f1b9 0f00 	cmp.w	r9, #0
 80008d6:	d1eb      	bne.n	80008b0 <iqReadTimeout+0x20>
 80008d8:	9801      	ldr	r0, [sp, #4]
 80008da:	2300      	movs	r3, #0
 80008dc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008e0:	b003      	add	sp, #12
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	4651      	mov	r1, sl
 80008e8:	f003 fafa 	bl	8003ee0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008ec:	2800      	cmp	r0, #0
 80008ee:	d0df      	beq.n	80008b0 <iqReadTimeout+0x20>
  return max - n;
 80008f0:	9b01      	ldr	r3, [sp, #4]
 80008f2:	eba3 0009 	sub.w	r0, r3, r9
 80008f6:	2300      	movs	r3, #0
 80008f8:	f383 8811 	msr	BASEPRI, r3
}
 80008fc:	b003      	add	sp, #12
 80008fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000902:	bf00      	nop
	...

08000910 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000910:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000912:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 8000914:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 8000916:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 8000918:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 800091a:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 800091c:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 800091e:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 8000920:	6203      	str	r3, [r0, #32]
 8000922:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000926:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 800092a:	4770      	bx	lr
 800092c:	0000      	movs	r0, r0
	...

08000930 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000932:	2330      	movs	r3, #48	; 0x30
 8000934:	4604      	mov	r4, r0
 8000936:	460f      	mov	r7, r1
 8000938:	4616      	mov	r6, r2
 800093a:	f383 8811 	msr	BASEPRI, r3
}
 800093e:	e003      	b.n	8000948 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000940:	f003 face 	bl	8003ee0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000944:	2800      	cmp	r0, #0
 8000946:	db19      	blt.n	800097c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000948:	68a5      	ldr	r5, [r4, #8]
 800094a:	4631      	mov	r1, r6
 800094c:	4620      	mov	r0, r4
 800094e:	2d00      	cmp	r5, #0
 8000950:	d0f6      	beq.n	8000940 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000952:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000954:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000956:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000958:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800095a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800095c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800095e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000960:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d301      	bcc.n	800096c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000968:	68e3      	ldr	r3, [r4, #12]
 800096a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800096c:	69e3      	ldr	r3, [r4, #28]
 800096e:	b10b      	cbz	r3, 8000974 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000970:	4620      	mov	r0, r4
 8000972:	4798      	blx	r3
 8000974:	2000      	movs	r0, #0
 8000976:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800097a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097c:	f385 8811 	msr	BASEPRI, r5
 8000980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000982:	bf00      	nop
	...

08000990 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000990:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000994:	429a      	cmp	r2, r3
 8000996:	d010      	beq.n	80009ba <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000998:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800099a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800099c:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 800099e:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80009a0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80009a2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009a4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80009a6:	6903      	ldr	r3, [r0, #16]
 80009a8:	4299      	cmp	r1, r3
 80009aa:	d301      	bcc.n	80009b0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80009ac:	68c3      	ldr	r3, [r0, #12]
 80009ae:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 80009b0:	2100      	movs	r1, #0
 80009b2:	f003 faad 	bl	8003f10 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 80009b6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009b8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009ba:	6882      	ldr	r2, [r0, #8]
 80009bc:	2a00      	cmp	r2, #0
 80009be:	d0eb      	beq.n	8000998 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
	...

080009d0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d4:	b083      	sub	sp, #12
 80009d6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009d8:	69c6      	ldr	r6, [r0, #28]
 80009da:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80009e2:	b1ca      	cbz	r2, 8000a18 <oqWriteTimeout+0x48>
 80009e4:	4683      	mov	fp, r0
 80009e6:	460d      	mov	r5, r1
 80009e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80009ec:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 80009f0:	464a      	mov	r2, r9
 80009f2:	4629      	mov	r1, r5
 80009f4:	4658      	mov	r0, fp
 80009f6:	f7ff febb 	bl	8000770 <oq_write>
 80009fa:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 80009fc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80009fe:	b194      	cbz	r4, 8000a26 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8000a00:	b106      	cbz	r6, 8000a04 <oqWriteTimeout+0x34>
        nfy(oqp);
 8000a02:	47b0      	blx	r6
 8000a04:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000a08:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000a0c:	4425      	add	r5, r4
 8000a0e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000a12:	f1b9 0f00 	cmp.w	r9, #0
 8000a16:	d1eb      	bne.n	80009f0 <oqWriteTimeout+0x20>
 8000a18:	9801      	ldr	r0, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a20:	b003      	add	sp, #12
 8000a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a26:	4651      	mov	r1, sl
 8000a28:	f003 fa5a 	bl	8003ee0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a2c:	2800      	cmp	r0, #0
 8000a2e:	d0df      	beq.n	80009f0 <oqWriteTimeout+0x20>
  return max - n;
 8000a30:	9b01      	ldr	r3, [sp, #4]
 8000a32:	eba3 0009 	sub.w	r0, r3, r9
 8000a36:	2300      	movs	r3, #0
 8000a38:	f383 8811 	msr	BASEPRI, r3
}
 8000a3c:	b003      	add	sp, #12
 8000a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a42:	bf00      	nop
	...

08000a50 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000a50:	f000 bdf6 	b.w	8001640 <adc_lld_init>
	...

08000a60 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000a60:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000a62:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000a64:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000a66:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000a68:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000a6a:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000a6c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000a70:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000a74:	f003 badc 	b.w	8004030 <chMtxObjectInit>
	...

08000a80 <mmcInit>:
 *
 * @init
 */
void mmcInit(void) {

}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
	...

08000a90 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8000a90:	300c      	adds	r0, #12
 8000a92:	f7ff befd 	b.w	8000890 <iqReadTimeout>
 8000a96:	bf00      	nop
	...

08000aa0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa4:	300c      	adds	r0, #12
 8000aa6:	f7ff bef3 	b.w	8000890 <iqReadTimeout>
 8000aaa:	bf00      	nop
 8000aac:	0000      	movs	r0, r0
	...

08000ab0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8000ab0:	3030      	adds	r0, #48	; 0x30
 8000ab2:	f7ff bf8d 	b.w	80009d0 <oqWriteTimeout>
 8000ab6:	bf00      	nop
	...

08000ac0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8000ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac4:	3030      	adds	r0, #48	; 0x30
 8000ac6:	f7ff bf83 	b.w	80009d0 <oqWriteTimeout>
 8000aca:	bf00      	nop
 8000acc:	0000      	movs	r0, r0
	...

08000ad0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8000ad0:	300c      	adds	r0, #12
 8000ad2:	f7ff beb5 	b.w	8000840 <iqGetTimeout>
 8000ad6:	bf00      	nop
	...

08000ae0 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8000ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae4:	300c      	adds	r0, #12
 8000ae6:	f7ff beab 	b.w	8000840 <iqGetTimeout>
 8000aea:	bf00      	nop
 8000aec:	0000      	movs	r0, r0
	...

08000af0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8000af0:	3030      	adds	r0, #48	; 0x30
 8000af2:	f7ff bf1d 	b.w	8000930 <oqPutTimeout>
 8000af6:	bf00      	nop
	...

08000b00 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8000b00:	f04f 32ff 	mov.w	r2, #4294967295
 8000b04:	3030      	adds	r0, #48	; 0x30
 8000b06:	f7ff bf13 	b.w	8000930 <oqPutTimeout>
 8000b0a:	bf00      	nop
 8000b0c:	0000      	movs	r0, r0
	...

08000b10 <_ctl>:
 8000b10:	2901      	cmp	r1, #1
 8000b12:	bf14      	ite	ne
 8000b14:	f06f 0013 	mvnne.w	r0, #19
 8000b18:	2000      	moveq	r0, #0
 8000b1a:	4770      	bx	lr
 8000b1c:	0000      	movs	r0, r0
	...

08000b20 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8000b20:	f002 ba4e 	b.w	8002fc0 <sd_lld_init>
	...

08000b30 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 8000b30:	4603      	mov	r3, r0
 8000b32:	4903      	ldr	r1, [pc, #12]	; (8000b40 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8000b34:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 8000b36:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 8000b3a:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000b3c:	6043      	str	r3, [r0, #4]
}
 8000b3e:	4770      	bx	lr
 8000b40:	08004ec8 	.word	0x08004ec8
	...

08000b50 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8000b50:	b510      	push	{r4, lr}
 8000b52:	2330      	movs	r3, #48	; 0x30
 8000b54:	4604      	mov	r4, r0
 8000b56:	f383 8811 	msr	BASEPRI, r3
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 8000b5a:	f002 fa81 	bl	8003060 <sd_lld_start>
  sdp->state = SD_READY;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	2000      	movs	r0, #0
 8000b62:	7223      	strb	r3, [r4, #8]
 8000b64:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 8000b68:	bd10      	pop	{r4, pc}
 8000b6a:	bf00      	nop
 8000b6c:	0000      	movs	r0, r0
	...

08000b70 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000b70:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8000b72:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000b74:	4604      	mov	r4, r0
 8000b76:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8000b78:	b13b      	cbz	r3, 8000b8a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	f104 000c 	add.w	r0, r4, #12
 8000b80:	f7ff fe3e 	bl	8000800 <iqPutI>
 8000b84:	2800      	cmp	r0, #0
 8000b86:	db0b      	blt.n	8000ba0 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8000b88:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	4408      	add	r0, r1
 8000b8e:	f003 fa57 	bl	8004040 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000b92:	4629      	mov	r1, r5
 8000b94:	f104 000c 	add.w	r0, r4, #12
 8000b98:	f7ff fe32 	bl	8000800 <iqPutI>
 8000b9c:	2800      	cmp	r0, #0
 8000b9e:	daf3      	bge.n	8000b88 <sdIncomingDataI+0x18>
 8000ba0:	1d20      	adds	r0, r4, #4
 8000ba2:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8000ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000baa:	f003 ba49 	b.w	8004040 <chEvtBroadcastFlagsI>
 8000bae:	bf00      	nop

08000bb0 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8000bb0:	f002 b936 	b.w	8002e20 <spi_lld_init>
	...

08000bc0 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8000bc0:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 8000bc2:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 8000bc4:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 8000bc6:	300c      	adds	r0, #12
 8000bc8:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8000bca:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8000bce:	f003 ba2f 	b.w	8004030 <chMtxObjectInit>
 8000bd2:	bf00      	nop
	...

08000be0 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8000be0:	f001 b99e 	b.w	8001f20 <usb_lld_init>
	...

08000bf0 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8000bf0:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8000bf2:	2240      	movs	r2, #64	; 0x40
 8000bf4:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 8000bf6:	b510      	push	{r4, lr}
 8000bf8:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 8000bfa:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 8000bfe:	f004 f8d1 	bl	8004da4 <memset>
  usbp->config       = NULL;
 8000c02:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8000c04:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8000c08:	bd10      	pop	{r4, pc}
 8000c0a:	bf00      	nop
 8000c0c:	0000      	movs	r0, r0
	...

08000c10 <usbStart>:
 * @param[in] config    pointer to the @p USBConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t usbStart(USBDriver *usbp, const USBConfig *config) {
 8000c10:	b510      	push	{r4, lr}
 8000c12:	2230      	movs	r2, #48	; 0x30
 8000c14:	4604      	mov	r4, r0
 8000c16:	460b      	mov	r3, r1
 8000c18:	f382 8811 	msr	BASEPRI, r2
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");

  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8000c1c:	2224      	movs	r2, #36	; 0x24
  usbp->config = config;
 8000c1e:	6063      	str	r3, [r4, #4]
    usbp->epc[i] = NULL;
 8000c20:	2100      	movs	r1, #0
 8000c22:	300c      	adds	r0, #12
 8000c24:	f004 f8be 	bl	8004da4 <memset>
  }
  else {
    usbp->state = USB_STOP;
  }
#else
  usb_lld_start(usbp);
 8000c28:	4620      	mov	r0, r4
 8000c2a:	f001 f989 	bl	8001f40 <usb_lld_start>
  usbp->state = USB_READY;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	2000      	movs	r0, #0
 8000c32:	7023      	strb	r3, [r4, #0]
 8000c34:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 8000c38:	bd10      	pop	{r4, pc}
 8000c3a:	bf00      	nop
 8000c3c:	0000      	movs	r0, r0
	...

08000c40 <usbInitEndpointI>:
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  usbp->epc[ep] = epcp;
 8000c40:	eb00 0c81 	add.w	ip, r0, r1, lsl #2

  /* Clearing the state structures, custom fields as well.*/
  if (epcp->in_state != NULL) {
 8000c44:	6953      	ldr	r3, [r2, #20]
  usbp->epc[ep] = epcp;
 8000c46:	f8cc 200c 	str.w	r2, [ip, #12]
  if (epcp->in_state != NULL) {
 8000c4a:	b14b      	cbz	r3, 8000c60 <usbInitEndpointI+0x20>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 8000c4c:	f04f 0c00 	mov.w	ip, #0
 8000c50:	f8c3 c000 	str.w	ip, [r3]
 8000c54:	f8c3 c004 	str.w	ip, [r3, #4]
 8000c58:	f8c3 c008 	str.w	ip, [r3, #8]
 8000c5c:	f8c3 c00c 	str.w	ip, [r3, #12]
  }
  if (epcp->out_state != NULL) {
 8000c60:	6993      	ldr	r3, [r2, #24]
 8000c62:	b123      	cbz	r3, 8000c6e <usbInitEndpointI+0x2e>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
  }

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8000c6e:	f001 ba57 	b.w	8002120 <usb_lld_init_endpoint>
 8000c72:	bf00      	nop
	...

08000c80 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8000c80:	b530      	push	{r4, r5, lr}
  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 8000c82:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000c86:	2401      	movs	r4, #1
  osp = usbp->epc[ep]->out_state;
 8000c88:	f8dc 500c 	ldr.w	r5, [ip, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000c8c:	408c      	lsls	r4, r1
 8000c8e:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  osp = usbp->epc[ep]->out_state;
 8000c92:	69ad      	ldr	r5, [r5, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000c94:	ea44 0c0c 	orr.w	ip, r4, ip
 8000c98:	f8a0 c00a 	strh.w	ip, [r0, #10]
  /*lint -restore*/
  osp->rxbuf  = buf;
 8000c9c:	60aa      	str	r2, [r5, #8]
  osp->rxsize = n;
  osp->rxcnt  = 0;
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	e9c5 3200 	strd	r3, r2, [r5]
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
}
 8000ca4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  usb_lld_start_out(usbp, ep);
 8000ca8:	f001 bb12 	b.w	80022d0 <usb_lld_start_out>
 8000cac:	0000      	movs	r0, r0
	...

08000cb0 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 8000cb0:	b530      	push	{r4, r5, lr}
  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 8000cb2:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cb6:	2401      	movs	r4, #1
  isp = usbp->epc[ep]->in_state;
 8000cb8:	f8dc 500c 	ldr.w	r5, [ip, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cbc:	408c      	lsls	r4, r1
 8000cbe:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  isp = usbp->epc[ep]->in_state;
 8000cc2:	696d      	ldr	r5, [r5, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cc4:	ea44 0c0c 	orr.w	ip, r4, ip
 8000cc8:	f8a0 c008 	strh.w	ip, [r0, #8]
  /*lint -restore*/
  isp->txbuf  = buf;
 8000ccc:	60aa      	str	r2, [r5, #8]
  isp->txsize = n;
  isp->txcnt  = 0;
 8000cce:	2200      	movs	r2, #0
 8000cd0:	e9c5 3200 	strd	r3, r2, [r5]
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
}
 8000cd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  usb_lld_start_in(usbp, ep);
 8000cd8:	f001 bb92 	b.w	8002400 <usb_lld_start_in>
 8000cdc:	0000      	movs	r0, r0
	...

08000ce0 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8000ce0:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8000ce2:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8000ce4:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8000ce6:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8000ce8:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 8000cea:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 8000cec:	4629      	mov	r1, r5
  usbp->status        = 0;
 8000cee:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8000cf2:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8000cf4:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8000cf8:	f004 f854 	bl	8004da4 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8000cfc:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 8000cfe:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 8000d02:	f001 f995 	bl	8002030 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8000d06:	6863      	ldr	r3, [r4, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	b123      	cbz	r3, 8000d16 <_usb_reset+0x36>
 8000d0c:	4629      	mov	r1, r5
 8000d0e:	4620      	mov	r0, r4
}
 8000d10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8000d14:	4718      	bx	r3
}
 8000d16:	bd70      	pop	{r4, r5, r6, pc}
	...

08000d20 <_usb_suspend>:
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8000d20:	7803      	ldrb	r3, [r0, #0]
 8000d22:	2b05      	cmp	r3, #5
 8000d24:	d00d      	beq.n	8000d42 <_usb_suspend+0x22>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
    usbp->state       = USB_SUSPENDED;
 8000d26:	2105      	movs	r1, #5

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000d28:	6842      	ldr	r2, [r0, #4]
    usbp->saved_state = usbp->state;
 8000d2a:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8000d2e:	7001      	strb	r1, [r0, #0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000d30:	6813      	ldr	r3, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 8000d32:	b510      	push	{r4, lr}
 8000d34:	4604      	mov	r4, r0
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000d36:	b10b      	cbz	r3, 8000d3c <_usb_suspend+0x1c>
 8000d38:	2104      	movs	r1, #4
 8000d3a:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60a3      	str	r3, [r4, #8]
        }
      }
    }
  #endif
  }
}
 8000d40:	bd10      	pop	{r4, pc}
 8000d42:	4770      	bx	lr
	...

08000d50 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 8000d50:	7801      	ldrb	r1, [r0, #0]
 8000d52:	2905      	cmp	r1, #5
 8000d54:	d000      	beq.n	8000d58 <_usb_wakeup+0x8>
    usbp->state = usbp->saved_state;

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
  }
}
 8000d56:	4770      	bx	lr
    usbp->state = usbp->saved_state;
 8000d58:	f890 c08c 	ldrb.w	ip, [r0, #140]	; 0x8c
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8000d5c:	6842      	ldr	r2, [r0, #4]
    usbp->state = usbp->saved_state;
 8000d5e:	f880 c000 	strb.w	ip, [r0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8000d62:	6813      	ldr	r3, [r2, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0f6      	beq.n	8000d56 <_usb_wakeup+0x6>
 8000d68:	4718      	bx	r3
 8000d6a:	bf00      	nop
 8000d6c:	0000      	movs	r0, r0
	...

08000d70 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8000d70:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8000d72:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8000d76:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8000d78:	b113      	cbz	r3, 8000d80 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8000d80:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8000d84:	4620      	mov	r0, r4
 8000d86:	f001 fa93 	bl	80022b0 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000d8a:	6863      	ldr	r3, [r4, #4]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	b353      	cbz	r3, 8000de6 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 8000d90:	4620      	mov	r0, r4
 8000d92:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000d94:	b338      	cbz	r0, 8000de6 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8000d96:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8000d98:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 8000d9c:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 8000da0:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000da2:	bf2c      	ite	cs
 8000da4:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 8000da6:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000da8:	0619      	lsls	r1, r3, #24
 8000daa:	f100 80da 	bmi.w	8000f62 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8000dae:	2a00      	cmp	r2, #0
 8000db0:	f000 808d 	beq.w	8000ece <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8000db4:	2215      	movs	r2, #21
 8000db6:	2330      	movs	r3, #48	; 0x30
 8000db8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000dbc:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000dc0:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8000dc2:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 8000dc4:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000dc6:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 8000dca:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000dcc:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 8000dce:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 8000dd2:	2400      	movs	r4, #0
  osp->rxsize = n;
 8000dd4:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 8000dd6:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 8000dd8:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 8000dda:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 8000ddc:	f001 fa78 	bl	80022d0 <usb_lld_start_out>
 8000de0:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8000de4:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8000de6:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000dea:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 8000dee:	4618      	mov	r0, r3
 8000df0:	d11c      	bne.n	8000e2c <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8000df2:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000df6:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 8000dfa:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000dfe:	f240 3202 	movw	r2, #770	; 0x302
 8000e02:	4295      	cmp	r5, r2
 8000e04:	f000 8151 	beq.w	80010aa <_usb_ep0setup+0x33a>
 8000e08:	d840      	bhi.n	8000e8c <_usb_ep0setup+0x11c>
 8000e0a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000e0e:	f000 8108 	beq.w	8001022 <_usb_ep0setup+0x2b2>
 8000e12:	d91d      	bls.n	8000e50 <_usb_ep0setup+0xe0>
 8000e14:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8000e18:	f000 8112 	beq.w	8001040 <_usb_ep0setup+0x2d0>
 8000e1c:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8000e20:	d104      	bne.n	8000e2c <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8000e22:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	f000 80d3 	beq.w	8000fd2 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4620      	mov	r0, r4
 8000e30:	f001 fdc6 	bl	80029c0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8000e34:	2100      	movs	r1, #0
 8000e36:	4620      	mov	r0, r4
 8000e38:	f001 fdb2 	bl	80029a0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8000e3c:	6863      	ldr	r3, [r4, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	b113      	cbz	r3, 8000e48 <_usb_ep0setup+0xd8>
 8000e42:	2106      	movs	r1, #6
 8000e44:	4620      	mov	r0, r4
 8000e46:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8000e48:	2306      	movs	r3, #6
 8000e4a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8000e4e:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000e50:	2d01      	cmp	r5, #1
 8000e52:	d061      	beq.n	8000f18 <_usb_ep0setup+0x1a8>
 8000e54:	2d02      	cmp	r5, #2
 8000e56:	d151      	bne.n	8000efc <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000e58:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000e5c:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000e5e:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 8000e62:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000e64:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000e68:	f2c0 80ac 	blt.w	8000fc4 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8000e6c:	f001 fa00 	bl	8002270 <usb_lld_get_status_out>
 8000e70:	2801      	cmp	r0, #1
 8000e72:	f000 80ac 	beq.w	8000fce <_usb_ep0setup+0x25e>
 8000e76:	2802      	cmp	r0, #2
 8000e78:	d1d8      	bne.n	8000e2c <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8000e7a:	499a      	ldr	r1, [pc, #616]	; (80010e4 <_usb_ep0setup+0x374>)
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	2200      	movs	r2, #0
 8000e80:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 8000e84:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 8000e86:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000e8a:	e787      	b.n	8000d9c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000e8c:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000e90:	f000 8103 	beq.w	800109a <_usb_ep0setup+0x32a>
 8000e94:	d947      	bls.n	8000f26 <_usb_ep0setup+0x1b6>
 8000e96:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 8000e9a:	d139      	bne.n	8000f10 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 8000e9c:	7823      	ldrb	r3, [r4, #0]
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	f000 80a1 	beq.w	8000fe6 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 8000ea4:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000ea8:	b14b      	cbz	r3, 8000ebe <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 8000eaa:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8000eac:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 8000eae:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8000eb2:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8000eb4:	6813      	ldr	r3, [r2, #0]
 8000eb6:	b113      	cbz	r3, 8000ebe <_usb_ep0setup+0x14e>
 8000eb8:	2102      	movs	r1, #2
 8000eba:	4620      	mov	r0, r4
 8000ebc:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000ebe:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000ec0:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000ec4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8000ec8:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000eca:	0603      	lsls	r3, r0, #24
 8000ecc:	d463      	bmi.n	8000f96 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8000ece:	220b      	movs	r2, #11
 8000ed0:	2330      	movs	r3, #48	; 0x30
 8000ed2:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000ed6:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000eda:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 8000edc:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8000ede:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8000ee0:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000ee2:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8000ee6:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8000ee8:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000eea:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 8000eec:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8000eee:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8000ef2:	f001 fa85 	bl	8002400 <usb_lld_start_in>
 8000ef6:	f385 8811 	msr	BASEPRI, r5
}
 8000efa:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000efc:	2d00      	cmp	r5, #0
 8000efe:	d195      	bne.n	8000e2c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8000f00:	2202      	movs	r2, #2
 8000f02:	f104 0188 	add.w	r1, r4, #136	; 0x88
 8000f06:	67e5      	str	r5, [r4, #124]	; 0x7c
 8000f08:	6761      	str	r1, [r4, #116]	; 0x74
 8000f0a:	4615      	mov	r5, r2
 8000f0c:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 8000f0e:	e745      	b.n	8000d9c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000f10:	f640 4202 	movw	r2, #3074	; 0xc02
 8000f14:	4295      	cmp	r5, r2
 8000f16:	d189      	bne.n	8000e2c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8000f18:	2502      	movs	r5, #2
 8000f1a:	4973      	ldr	r1, [pc, #460]	; (80010e8 <_usb_ep0setup+0x378>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 8000f22:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 8000f24:	e73a      	b.n	8000d9c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000f26:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 8000f2a:	f000 809f 	beq.w	800106c <_usb_ep0setup+0x2fc>
 8000f2e:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 8000f32:	2d01      	cmp	r5, #1
 8000f34:	f63f af7a 	bhi.w	8000e2c <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8000f38:	6861      	ldr	r1, [r4, #4]
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 8000f40:	684d      	ldr	r5, [r1, #4]
 8000f42:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 8000f46:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 8000f4a:	47a8      	blx	r5
    if (dp == NULL) {
 8000f4c:	2800      	cmp	r0, #0
 8000f4e:	f43f af6d 	beq.w	8000e2c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8000f52:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000f56:	e9d0 5200 	ldrd	r5, r2, [r0]
 8000f5a:	67e6      	str	r6, [r4, #124]	; 0x7c
 8000f5c:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 8000f60:	e71c      	b.n	8000d9c <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 8000f62:	b1c2      	cbz	r2, 8000f96 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 8000f64:	2209      	movs	r2, #9
 8000f66:	2330      	movs	r3, #48	; 0x30
 8000f68:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000f6c:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000f70:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 8000f72:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 8000f74:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000f76:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 8000f7a:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000f7c:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8000f7e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 8000f82:	2400      	movs	r4, #0
  isp->txsize = n;
 8000f84:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 8000f86:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 8000f88:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 8000f8a:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 8000f8c:	f001 fa38 	bl	8002400 <usb_lld_start_in>
 8000f90:	f384 8811 	msr	BASEPRI, r4
}
 8000f94:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8000f96:	2214      	movs	r2, #20
 8000f98:	2330      	movs	r3, #48	; 0x30
 8000f9a:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000f9e:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000fa2:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8000fa4:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8000fa6:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8000fa8:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000faa:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8000fae:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 8000fb0:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000fb2:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8000fb4:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8000fb6:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8000fba:	f001 f989 	bl	80022d0 <usb_lld_start_out>
 8000fbe:	f385 8811 	msr	BASEPRI, r5
}
 8000fc2:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000fc4:	f001 f964 	bl	8002290 <usb_lld_get_status_in>
 8000fc8:	2801      	cmp	r0, #1
 8000fca:	f47f af54 	bne.w	8000e76 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8000fce:	4947      	ldr	r1, [pc, #284]	; (80010ec <_usb_ep0setup+0x37c>)
 8000fd0:	e754      	b.n	8000e7c <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 8000fd2:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000fd6:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000fdc:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8000fe0:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8000fe4:	e771      	b.n	8000eca <_usb_ep0setup+0x15a>
 8000fe6:	2330      	movs	r3, #48	; 0x30
 8000fe8:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 8000fec:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 8000fee:	2220      	movs	r2, #32
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8000ff6:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8000ffa:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 8000ffc:	f003 fed2 	bl	8004da4 <memset>
  usb_lld_disable_endpoints(usbp);
 8001000:	4620      	mov	r0, r4
 8001002:	f001 f92d 	bl	8002260 <usb_lld_disable_endpoints>
 8001006:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 800100a:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 800100c:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 800100e:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001012:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	f43f af44 	beq.w	8000ea4 <_usb_ep0setup+0x134>
 800101c:	4620      	mov	r0, r4
 800101e:	4798      	blx	r3
 8001020:	e740      	b.n	8000ea4 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001022:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001026:	2b01      	cmp	r3, #1
 8001028:	f47f af00 	bne.w	8000e2c <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 800102c:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001030:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 8001032:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001036:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 800103a:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 800103e:	e744      	b.n	8000eca <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8001040:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001044:	2b00      	cmp	r3, #0
 8001046:	f47f aef1 	bne.w	8000e2c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800104a:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 800104e:	f013 010f 	ands.w	r1, r3, #15
 8001052:	d006      	beq.n	8001062 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001054:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8001056:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001058:	d439      	bmi.n	80010ce <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800105a:	f001 fcc1 	bl	80029e0 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800105e:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001062:	2300      	movs	r3, #0
 8001064:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001068:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 800106a:	e72e      	b.n	8000eca <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800106c:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 8001070:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001074:	d1f5      	bne.n	8001062 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 8001076:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 800107a:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 800107c:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001080:	f001 f83e 	bl	8002100 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001084:	6863      	ldr	r3, [r4, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	b113      	cbz	r3, 8001090 <_usb_ep0setup+0x320>
 800108a:	2101      	movs	r1, #1
 800108c:	4620      	mov	r0, r4
 800108e:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001090:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001092:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 8001096:	7023      	strb	r3, [r4, #0]
}
 8001098:	e7e3      	b.n	8001062 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800109a:	2201      	movs	r2, #1
 800109c:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 80010a0:	67e6      	str	r6, [r4, #124]	; 0x7c
 80010a2:	4615      	mov	r5, r2
 80010a4:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 80010a8:	e678      	b.n	8000d9c <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80010aa:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f47f aebc 	bne.w	8000e2c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80010b4:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80010b8:	f013 010f 	ands.w	r1, r3, #15
 80010bc:	d0d1      	beq.n	8001062 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80010be:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80010c0:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80010c2:	d409      	bmi.n	80010d8 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 80010c4:	f001 fc6c 	bl	80029a0 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80010c8:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80010cc:	e7c9      	b.n	8001062 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80010ce:	f001 fc97 	bl	8002a00 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80010d2:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80010d6:	e7c4      	b.n	8001062 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80010d8:	f001 fc72 	bl	80029c0 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80010dc:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80010e0:	e7bf      	b.n	8001062 <_usb_ep0setup+0x2f2>
 80010e2:	bf00      	nop
 80010e4:	08004ef0 	.word	0x08004ef0
 80010e8:	08004ef8 	.word	0x08004ef8
 80010ec:	08004ef4 	.word	0x08004ef4

080010f0 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 80010f0:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 80010f2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 80010f6:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 80010f8:	2b15      	cmp	r3, #21
 80010fa:	d827      	bhi.n	800114c <_usb_ep0in+0x5c>
 80010fc:	e8df f003 	tbb	[pc, r3]
 8001100:	26262627 	.word	0x26262627
 8001104:	26272626 	.word	0x26272626
 8001108:	38100b26 	.word	0x38100b26
 800110c:	26262626 	.word	0x26262626
 8001110:	26262626 	.word	0x26262626
 8001114:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001116:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 8001118:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 800111c:	429d      	cmp	r5, r3
 800111e:	d32e      	bcc.n	800117e <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001120:	2214      	movs	r2, #20
 8001122:	2330      	movs	r3, #48	; 0x30
 8001124:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001128:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800112c:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800112e:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001130:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001132:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001134:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8001138:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 800113a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800113c:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800113e:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001140:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8001144:	f001 f8c4 	bl	80022d0 <usb_lld_start_out>
 8001148:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800114c:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 800114e:	2100      	movs	r1, #0
 8001150:	f001 fc36 	bl	80029c0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001154:	2100      	movs	r1, #0
 8001156:	4620      	mov	r0, r4
 8001158:	f001 fc22 	bl	80029a0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800115c:	6863      	ldr	r3, [r4, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	b113      	cbz	r3, 8001168 <_usb_ep0in+0x78>
 8001162:	2106      	movs	r1, #6
 8001164:	4620      	mov	r0, r4
 8001166:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001168:	2306      	movs	r3, #6
 800116a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800116e:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 8001170:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001172:	b103      	cbz	r3, 8001176 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 8001174:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001176:	2300      	movs	r3, #0
 8001178:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800117c:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800117e:	68c3      	ldr	r3, [r0, #12]
 8001180:	8a1b      	ldrh	r3, [r3, #16]
 8001182:	fbb5 f2f3 	udiv	r2, r5, r3
 8001186:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 800118a:	2d00      	cmp	r5, #0
 800118c:	d1c8      	bne.n	8001120 <_usb_ep0in+0x30>
 800118e:	2330      	movs	r3, #48	; 0x30
 8001190:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001194:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 8001196:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001198:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800119a:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 800119e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011a0:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 80011a2:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80011a4:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80011a8:	f001 f92a 	bl	8002400 <usb_lld_start_in>
 80011ac:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80011b0:	230a      	movs	r3, #10
 80011b2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
	...

080011c0 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80011c0:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 80011c2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80011c6:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 80011c8:	2b15      	cmp	r3, #21
 80011ca:	d821      	bhi.n	8001210 <_usb_ep0out+0x50>
 80011cc:	e8df f003 	tbb	[pc, r3]
 80011d0:	20202021 	.word	0x20202021
 80011d4:	20212020 	.word	0x20212020
 80011d8:	21212120 	.word	0x21212120
 80011dc:	20202020 	.word	0x20202020
 80011e0:	20202020 	.word	0x20202020
 80011e4:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80011e6:	220b      	movs	r2, #11
 80011e8:	2330      	movs	r3, #48	; 0x30
 80011ea:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 80011ee:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011f2:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 80011f4:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 80011f6:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80011f8:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 80011fc:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 80011fe:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001200:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001202:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001204:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001208:	f001 f8fa 	bl	8002400 <usb_lld_start_in>
 800120c:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001210:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001212:	2100      	movs	r1, #0
 8001214:	f001 fbd4 	bl	80029c0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001218:	2100      	movs	r1, #0
 800121a:	4620      	mov	r0, r4
 800121c:	f001 fbc0 	bl	80029a0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001220:	6863      	ldr	r3, [r4, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b113      	cbz	r3, 800122c <_usb_ep0out+0x6c>
 8001226:	2106      	movs	r1, #6
 8001228:	4620      	mov	r0, r4
 800122a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800122c:	2306      	movs	r3, #6
 800122e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001232:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001234:	68c3      	ldr	r3, [r0, #12]
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1e8      	bne.n	8001210 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 800123e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001240:	b103      	cbz	r3, 8001244 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 8001242:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001244:	2300      	movs	r3, #0
 8001246:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800124a:	bd38      	pop	{r3, r4, r5, pc}
 800124c:	0000      	movs	r0, r0
	...

08001250 <halCommunityInit>:
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8001250:	f000 b806 	b.w	8001260 <fsmcInit>
	...

08001260 <fsmcInit>:
 *
 * @notapi
 */
void fsmcInit(void) {

  if (FSMCD1.state == FSMC_UNINIT) {
 8001260:	4b03      	ldr	r3, [pc, #12]	; (8001270 <fsmcInit+0x10>)
 8001262:	781a      	ldrb	r2, [r3, #0]
 8001264:	b91a      	cbnz	r2, 800126e <fsmcInit+0xe>
    FSMCD1.state  = FSMC_STOP;
 8001266:	2101      	movs	r1, #1
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8001268:	4a02      	ldr	r2, [pc, #8]	; (8001274 <fsmcInit+0x14>)
    FSMCD1.state  = FSMC_STOP;
 800126a:	7019      	strb	r1, [r3, #0]
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800126c:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 800126e:	4770      	bx	lr
 8001270:	24000020 	.word	0x24000020
 8001274:	52004140 	.word	0x52004140
	...

08001280 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8001280:	b510      	push	{r4, lr}

  CH_IRQ_PROLOGUE();
 8001282:	4c05      	ldr	r4, [pc, #20]	; (8001298 <Vector100+0x18>)
 8001284:	4620      	mov	r0, r4
 8001286:	f002 f9fb 	bl	8003680 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 800128a:	4620      	mov	r0, r4
 800128c:	f002 fa10 	bl	80036b0 <__trace_isr_leave>
}
 8001290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CH_IRQ_EPILOGUE();
 8001294:	f003 b89c 	b.w	80043d0 <__port_irq_epilogue>
 8001298:	08004efc 	.word	0x08004efc
 800129c:	00000000 	.word	0x00000000

080012a0 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80012a0:	4a0a      	ldr	r2, [pc, #40]	; (80012cc <nvicEnableVector+0x2c>)
 80012a2:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80012a4:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 80012a8:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80012aa:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80012ac:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80012ae:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80012b2:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80012b4:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80012b8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80012bc:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 80012c0:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80012c4:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80012c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80012cc:	e000e100 	.word	0xe000e100

080012d0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 80012d0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80012d2:	4c07      	ldr	r4, [pc, #28]	; (80012f0 <VectorD4+0x20>)
 80012d4:	4620      	mov	r0, r4
 80012d6:	f002 f9d3 	bl	8003680 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 80012da:	4806      	ldr	r0, [pc, #24]	; (80012f4 <VectorD4+0x24>)
 80012dc:	f001 ff68 	bl	80031b0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80012e0:	4620      	mov	r0, r4
 80012e2:	f002 f9e5 	bl	80036b0 <__trace_isr_leave>
}
 80012e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80012ea:	f003 b871 	b.w	80043d0 <__port_irq_epilogue>
 80012ee:	bf00      	nop
 80012f0:	08004f20 	.word	0x08004f20
 80012f4:	24000308 	.word	0x24000308
	...

08001300 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001300:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001302:	4c07      	ldr	r4, [pc, #28]	; (8001320 <Vector114+0x20>)
 8001304:	4620      	mov	r0, r4
 8001306:	f002 f9bb 	bl	8003680 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <Vector114+0x24>)
 800130c:	f001 ff50 	bl	80031b0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001310:	4620      	mov	r0, r4
 8001312:	f002 f9cd 	bl	80036b0 <__trace_isr_leave>
}
 8001316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800131a:	f003 b859 	b.w	80043d0 <__port_irq_epilogue>
 800131e:	bf00      	nop
 8001320:	08004f14 	.word	0x08004f14
 8001324:	24000368 	.word	0x24000368
	...

08001330 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001330:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001332:	4c06      	ldr	r4, [pc, #24]	; (800134c <VectorB0+0x1c>)
 8001334:	4620      	mov	r0, r4
 8001336:	f002 f9a3 	bl	8003680 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 800133a:	f001 fe19 	bl	8002f70 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800133e:	4620      	mov	r0, r4
 8001340:	f002 f9b6 	bl	80036b0 <__trace_isr_leave>
}
 8001344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001348:	f003 b842 	b.w	80043d0 <__port_irq_epilogue>
 800134c:	08004f08 	.word	0x08004f08

08001350 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8001350:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 8001352:	2109      	movs	r1, #9
 8001354:	207a      	movs	r0, #122	; 0x7a
 8001356:	f7ff ffa3 	bl	80012a0 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 800135a:	2107      	movs	r1, #7
 800135c:	201c      	movs	r0, #28
 800135e:	f7ff ff9f 	bl	80012a0 <nvicEnableVector>
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8001362:	210c      	movs	r1, #12
 8001364:	2025      	movs	r0, #37	; 0x25
 8001366:	f7ff ff9b 	bl	80012a0 <nvicEnableVector>
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 800136a:	210c      	movs	r1, #12
 800136c:	2035      	movs	r0, #53	; 0x35
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 800136e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001372:	f7ff bf95 	b.w	80012a0 <nvicEnableVector>
 8001376:	bf00      	nop
	...

08001380 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8001380:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8001382:	4b36      	ldr	r3, [pc, #216]	; (800145c <hal_lld_init+0xdc>)

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
  RCC->AHB2RSTR &= ~mask;
 8001384:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 8001386:	f04f 31ff 	mov.w	r1, #4294967295
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 800138a:	4c35      	ldr	r4, [pc, #212]	; (8001460 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 800138c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 8001390:	4d34      	ldr	r5, [pc, #208]	; (8001464 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 8001392:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 8001396:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800139a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800139e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80013a2:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 80013a6:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 80013aa:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 80013ae:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 80013b2:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 80013b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 80013ba:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 80013be:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80013c0:	4320      	orrs	r0, r4
 80013c2:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80013c4:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 80013c6:	4828      	ldr	r0, [pc, #160]	; (8001468 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 80013c8:	402c      	ands	r4, r5
 80013ca:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80013cc:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 80013ce:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 80013d2:	4320      	orrs	r0, r4
 80013d4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80013d8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 80013dc:	f3c0 000a 	ubfx	r0, r0, #0, #11
 80013e0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80013e4:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 80013e8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80013ec:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80013f0:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80013f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80013f8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 80013fc:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001400:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001404:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001408:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 800140c:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001410:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001414:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001418:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800141c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001420:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001424:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001428:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 800142c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001430:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001434:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001438:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 800143c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001440:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001444:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001448:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 800144c:	f000 fac0 	bl	80019d0 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8001450:	f000 fcde 	bl	8001e10 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8001454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 8001458:	f7ff bf7a 	b.w	8001350 <irqInit>
 800145c:	58024400 	.word	0x58024400
 8001460:	7fffefff 	.word	0x7fffefff
 8001464:	80001000 	.word	0x80001000
 8001468:	fffff800 	.word	0xfffff800
 800146c:	00000000 	.word	0x00000000

08001470 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8001470:	4b65      	ldr	r3, [pc, #404]	; (8001608 <stm32_clock_init+0x198>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001472:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8001474:	4965      	ldr	r1, [pc, #404]	; (800160c <stm32_clock_init+0x19c>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001476:	4a66      	ldr	r2, [pc, #408]	; (8001610 <stm32_clock_init+0x1a0>)
void stm32_clock_init(void) {
 8001478:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 800147a:	2401      	movs	r4, #1
 800147c:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 8001480:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 8001484:	4301      	orrs	r1, r0
 8001486:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 800148a:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 800148e:	4301      	orrs	r1, r0
 8001490:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 8001494:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001498:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 800149a:	6853      	ldr	r3, [r2, #4]
 800149c:	0499      	lsls	r1, r3, #18
 800149e:	d5fc      	bpl.n	800149a <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 80014a0:	495c      	ldr	r1, [pc, #368]	; (8001614 <stm32_clock_init+0x1a4>)
  PWR->CR2   = STM32_PWR_CR2;
 80014a2:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 80014a4:	4c5c      	ldr	r4, [pc, #368]	; (8001618 <stm32_clock_init+0x1a8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 80014a6:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 80014a8:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 80014aa:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 80014ac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 80014b0:	4957      	ldr	r1, [pc, #348]	; (8001610 <stm32_clock_init+0x1a0>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 80014b2:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 80014b4:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 80014b6:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 80014b8:	698b      	ldr	r3, [r1, #24]
 80014ba:	049b      	lsls	r3, r3, #18
 80014bc:	d5fc      	bpl.n	80014b8 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 80014be:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80014c0:	4a51      	ldr	r2, [pc, #324]	; (8001608 <stm32_clock_init+0x198>)
  PWR->CR1 |= PWR_CR1_DBP;
 80014c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c6:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80014c8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80014ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014d2:	d004      	beq.n	80014de <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 80014d4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 80014d8:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 80014da:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 80014dc:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80014de:	494a      	ldr	r1, [pc, #296]	; (8001608 <stm32_clock_init+0x198>)
 80014e0:	680b      	ldr	r3, [r1, #0]
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80014e8:	680b      	ldr	r3, [r1, #0]
 80014ea:	075c      	lsls	r4, r3, #29
 80014ec:	d5fc      	bpl.n	80014e8 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80014ee:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80014f0:	4a45      	ldr	r2, [pc, #276]	; (8001608 <stm32_clock_init+0x198>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80014f2:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80014f4:	6913      	ldr	r3, [r2, #16]
 80014f6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80014fa:	d1fb      	bne.n	80014f4 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80014fc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001500:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001502:	4946      	ldr	r1, [pc, #280]	; (800161c <stm32_clock_init+0x1ac>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001504:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001506:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001508:	4845      	ldr	r0, [pc, #276]	; (8001620 <stm32_clock_init+0x1b0>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 800150a:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800150c:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 800150e:	6110      	str	r0, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8001510:	6813      	ldr	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001512:	493d      	ldr	r1, [pc, #244]	; (8001608 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSEON;
 8001514:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001518:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800151a:	680b      	ldr	r3, [r1, #0]
 800151c:	0398      	lsls	r0, r3, #14
 800151e:	d5fc      	bpl.n	800151a <stm32_clock_init+0xaa>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001520:	680a      	ldr	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001522:	4b39      	ldr	r3, [pc, #228]	; (8001608 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001524:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001528:	600a      	str	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	0492      	lsls	r2, r2, #18
 800152e:	d5fc      	bpl.n	800152a <stm32_clock_init+0xba>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001530:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001532:	483c      	ldr	r0, [pc, #240]	; (8001624 <stm32_clock_init+0x1b4>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001534:	493c      	ldr	r1, [pc, #240]	; (8001628 <stm32_clock_init+0x1b8>)
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001536:	f644 54f0 	movw	r4, #19952	; 0x4df0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800153a:	6298      	str	r0, [r3, #40]	; 0x28
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800153c:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 800153e:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001540:	493a      	ldr	r1, [pc, #232]	; (800162c <stm32_clock_init+0x1bc>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001542:	63dc      	str	r4, [r3, #60]	; 0x3c
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001544:	483a      	ldr	r0, [pc, #232]	; (8001630 <stm32_clock_init+0x1c0>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001546:	6399      	str	r1, [r3, #56]	; 0x38
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001548:	493a      	ldr	r1, [pc, #232]	; (8001634 <stm32_clock_init+0x1c4>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 800154a:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800154c:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 800154e:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 8001550:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001552:	4a2d      	ldr	r2, [pc, #180]	; (8001608 <stm32_clock_init+0x198>)
    RCC->CR     |= onmask;
 8001554:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 8001558:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 800155a:	6813      	ldr	r3, [r2, #0]
 800155c:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 8001560:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 8001564:	d1f9      	bne.n	800155a <stm32_clock_init+0xea>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001566:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001568:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 800156c:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 800156e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001572:	6194      	str	r4, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001574:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001578:	61d3      	str	r3, [r2, #28]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 800157a:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
  RCC->D3CFGR = STM32_D3PPRE4;
 800157e:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001580:	f44f 3040 	mov.w	r0, #196608	; 0x30000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001584:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001586:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001588:	492b      	ldr	r1, [pc, #172]	; (8001638 <stm32_clock_init+0x1c8>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 800158a:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 800158c:	2332      	movs	r3, #50	; 0x32
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800158e:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001590:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8001592:	680b      	ldr	r3, [r1, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	2b02      	cmp	r3, #2
 800159a:	d1fa      	bne.n	8001592 <stm32_clock_init+0x122>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800159c:	4a1a      	ldr	r2, [pc, #104]	; (8001608 <stm32_clock_init+0x198>)
 800159e:	6913      	ldr	r3, [r2, #16]
 80015a0:	f043 0303 	orr.w	r3, r3, #3
 80015a4:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 80015a6:	6913      	ldr	r3, [r2, #16]
 80015a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80015ac:	2b18      	cmp	r3, #24
 80015ae:	d1fa      	bne.n	80015a6 <stm32_clock_init+0x136>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 80015b0:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 80015b4:	bc10      	pop	{r4}
 80015b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015ba:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 80015be:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 80015c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015c6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 80015ca:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 80015ce:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 80015d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80015d6:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 80015da:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 80015de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80015e2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 80015e6:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 80015ea:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 80015ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80015f2:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 80015f6:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 80015fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80015fe:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001602:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001606:	4770      	bx	lr
 8001608:	58024400 	.word	0x58024400
 800160c:	51008000 	.word	0x51008000
 8001610:	58024800 	.word	0x58024800
 8001614:	f000c000 	.word	0xf000c000
 8001618:	01000002 	.word	0x01000002
 800161c:	01ff0000 	.word	0x01ff0000
 8001620:	08108800 	.word	0x08108800
 8001624:	01905052 	.word	0x01905052
 8001628:	0109029f 	.word	0x0109029f
 800162c:	0b011261 	.word	0x0b011261
 8001630:	0705071f 	.word	0x0705071f
 8001634:	016b0399 	.word	0x016b0399
 8001638:	52002000 	.word	0x52002000
 800163c:	00000000 	.word	0x00000000

08001640 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8001640:	b570      	push	{r4, r5, r6, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8001642:	4c1e      	ldr	r4, [pc, #120]	; (80016bc <adc_lld_init+0x7c>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8001644:	2600      	movs	r6, #0
  ADCD1.adcc        = ADC12_COMMON;
 8001646:	4d1e      	ldr	r5, [pc, #120]	; (80016c0 <adc_lld_init+0x80>)
  adcObjectInit(&ADCD1);
 8001648:	4620      	mov	r0, r4
 800164a:	f7ff fa09 	bl	8000a60 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 800164e:	4a1d      	ldr	r2, [pc, #116]	; (80016c4 <adc_lld_init+0x84>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001650:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <adc_lld_init+0x88>)
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001652:	2105      	movs	r1, #5
 8001654:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8001656:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 800165a:	e9c4 630c 	strd	r6, r3, [r4, #48]	; 0x30
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 800165e:	f7ff fe1f 	bl	80012a0 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001662:	4b1a      	ldr	r3, [pc, #104]	; (80016cc <adc_lld_init+0x8c>)
 8001664:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001668:	f042 0220 	orr.w	r2, r2, #32
 800166c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001670:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001674:	f042 0220 	orr.w	r2, r2, #32
 8001678:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800167c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001680:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001684:	f042 0220 	orr.w	r2, r2, #32
 8001688:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800168c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001690:	f022 0220 	bic.w	r2, r2, #32
 8001694:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001698:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 800169c:	60ae      	str	r6, [r5, #8]
  RCC_C1->AHB1ENR &= ~mask;
 800169e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80016a2:	f022 0220 	bic.w	r2, r2, #32
 80016a6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80016aa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80016ae:	f022 0220 	bic.w	r2, r2, #32
 80016b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80016b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 80016ba:	bd70      	pop	{r4, r5, r6, pc}
 80016bc:	24000028 	.word	0x24000028
 80016c0:	40022300 	.word	0x40022300
 80016c4:	40022000 	.word	0x40022000
 80016c8:	00022c16 	.word	0x00022c16
 80016cc:	58024400 	.word	0x58024400

080016d0 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 80016d0:	4b10      	ldr	r3, [pc, #64]	; (8001714 <adc_lld_stop_conversion+0x44>)
 80016d2:	4298      	cmp	r0, r3
 80016d4:	d00d      	beq.n	80016f2 <adc_lld_stop_conversion+0x22>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 80016d6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80016d8:	6893      	ldr	r3, [r2, #8]
 80016da:	0759      	lsls	r1, r3, #29
 80016dc:	d506      	bpl.n	80016ec <adc_lld_stop_conversion+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80016de:	6893      	ldr	r3, [r2, #8]
 80016e0:	f043 0310 	orr.w	r3, r3, #16
 80016e4:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80016e6:	6893      	ldr	r3, [r2, #8]
 80016e8:	06db      	lsls	r3, r3, #27
 80016ea:	d4fc      	bmi.n	80016e6 <adc_lld_stop_conversion+0x16>
  adcp->adcm->PCSEL = 0U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61d3      	str	r3, [r2, #28]
}
 80016f0:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 80016f2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80016f4:	680a      	ldr	r2, [r1, #0]
 80016f6:	6813      	ldr	r3, [r2, #0]
 80016f8:	f023 031f 	bic.w	r3, r3, #31
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	6813      	ldr	r3, [r2, #0]
 8001700:	07db      	lsls	r3, r3, #31
 8001702:	d4fc      	bmi.n	80016fe <adc_lld_stop_conversion+0x2e>
 8001704:	f891 c00c 	ldrb.w	ip, [r1, #12]
 8001708:	233d      	movs	r3, #61	; 0x3d
 800170a:	684a      	ldr	r2, [r1, #4]
 800170c:	fa03 f30c 	lsl.w	r3, r3, ip
 8001710:	6013      	str	r3, [r2, #0]
 8001712:	e7e0      	b.n	80016d6 <adc_lld_stop_conversion+0x6>
 8001714:	24000028 	.word	0x24000028
	...

08001720 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8001720:	b570      	push	{r4, r5, r6, lr}
  OSAL_IRQ_PROLOGUE();
 8001722:	4826      	ldr	r0, [pc, #152]	; (80017bc <Vector88+0x9c>)
 8001724:	f001 ffac 	bl	8003680 <__trace_isr_enter>
  if (adcp->grpp != NULL) {
 8001728:	4d25      	ldr	r5, [pc, #148]	; (80017c0 <Vector88+0xa0>)
  isr  = ADC1->ISR;
 800172a:	4a26      	ldr	r2, [pc, #152]	; (80017c4 <Vector88+0xa4>)
  if (adcp->grpp != NULL) {
 800172c:	692e      	ldr	r6, [r5, #16]
  isr  = ADC1->ISR;
 800172e:	6813      	ldr	r3, [r2, #0]
  ADC1->ISR = isr;
 8001730:	6013      	str	r3, [r2, #0]
  if (adcp->grpp != NULL) {
 8001732:	b366      	cbz	r6, 800178e <Vector88+0x6e>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8001734:	f013 0410 	ands.w	r4, r3, #16
 8001738:	d006      	beq.n	8001748 <Vector88+0x28>
 800173a:	782c      	ldrb	r4, [r5, #0]
 800173c:	f1a4 0403 	sub.w	r4, r4, #3
 8001740:	fab4 f484 	clz	r4, r4
 8001744:	0964      	lsrs	r4, r4, #5
 8001746:	0064      	lsls	r4, r4, #1
    if (isr & ADC_ISR_AWD1) {
 8001748:	0618      	lsls	r0, r3, #24
      emask |= ADC_ERR_AWD1;
 800174a:	bf48      	it	mi
 800174c:	f044 0404 	orrmi.w	r4, r4, #4
    if (isr & ADC_ISR_AWD2) {
 8001750:	05d9      	lsls	r1, r3, #23
 8001752:	d523      	bpl.n	800179c <Vector88+0x7c>
    if (isr & ADC_ISR_AWD3) {
 8001754:	059a      	lsls	r2, r3, #22
      emask |= ADC_ERR_AWD2;
 8001756:	f044 0408 	orr.w	r4, r4, #8
    if (isr & ADC_ISR_AWD3) {
 800175a:	d501      	bpl.n	8001760 <Vector88+0x40>
      emask |= ADC_ERR_AWD3;
 800175c:	f044 0410 	orr.w	r4, r4, #16
      _adc_isr_error_code(adcp, emask);
 8001760:	4817      	ldr	r0, [pc, #92]	; (80017c0 <Vector88+0xa0>)
 8001762:	f7ff ffb5 	bl	80016d0 <adc_lld_stop_conversion>
 8001766:	68f3      	ldr	r3, [r6, #12]
 8001768:	b31b      	cbz	r3, 80017b2 <Vector88+0x92>
 800176a:	2205      	movs	r2, #5
 800176c:	4621      	mov	r1, r4
 800176e:	702a      	strb	r2, [r5, #0]
 8001770:	4798      	blx	r3
 8001772:	782b      	ldrb	r3, [r5, #0]
 8001774:	2b05      	cmp	r3, #5
 8001776:	d01c      	beq.n	80017b2 <Vector88+0x92>
 8001778:	2330      	movs	r3, #48	; 0x30
 800177a:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 800177e:	f04f 31ff 	mov.w	r1, #4294967295
 8001782:	4811      	ldr	r0, [pc, #68]	; (80017c8 <Vector88+0xa8>)
 8001784:	f002 fb9c 	bl	8003ec0 <chThdResumeI>
 8001788:	2300      	movs	r3, #0
 800178a:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800178e:	480b      	ldr	r0, [pc, #44]	; (80017bc <Vector88+0x9c>)
 8001790:	f001 ff8e 	bl	80036b0 <__trace_isr_leave>
}
 8001794:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001798:	f002 be1a 	b.w	80043d0 <__port_irq_epilogue>
    if (isr & ADC_ISR_AWD3) {
 800179c:	059b      	lsls	r3, r3, #22
 800179e:	d4dd      	bmi.n	800175c <Vector88+0x3c>
    if (emask != 0U) {
 80017a0:	2c00      	cmp	r4, #0
 80017a2:	d1dd      	bne.n	8001760 <Vector88+0x40>
  OSAL_IRQ_EPILOGUE();
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <Vector88+0x9c>)
 80017a6:	f001 ff83 	bl	80036b0 <__trace_isr_leave>
}
 80017aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 80017ae:	f002 be0f 	b.w	80043d0 <__port_irq_epilogue>
      _adc_isr_error_code(adcp, emask);
 80017b2:	2202      	movs	r2, #2
 80017b4:	2300      	movs	r3, #0
 80017b6:	702a      	strb	r2, [r5, #0]
 80017b8:	612b      	str	r3, [r5, #16]
 80017ba:	e7dd      	b.n	8001778 <Vector88+0x58>
 80017bc:	08004f2c 	.word	0x08004f2c
 80017c0:	24000028 	.word	0x24000028
 80017c4:	40022000 	.word	0x40022000
 80017c8:	2400003c 	.word	0x2400003c
 80017cc:	00000000 	.word	0x00000000

080017d0 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80017d0:	480a      	ldr	r0, [pc, #40]	; (80017fc <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 80017d2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80017d4:	f001 ff54 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 80017da:	480a      	ldr	r0, [pc, #40]	; (8001804 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80017dc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 80017de:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80017e0:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 80017e4:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 80017e6:	b10a      	cbz	r2, 80017ec <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 80017e8:	6880      	ldr	r0, [r0, #8]
 80017ea:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80017ec:	4803      	ldr	r0, [pc, #12]	; (80017fc <Vector244+0x2c>)
 80017ee:	f001 ff5f 	bl	80036b0 <__trace_isr_leave>
}
 80017f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80017f6:	f002 bdeb 	b.w	80043d0 <__port_irq_epilogue>
 80017fa:	bf00      	nop
 80017fc:	08004f8c 	.word	0x08004f8c
 8001800:	58025400 	.word	0x58025400
 8001804:	24000060 	.word	0x24000060
	...

08001810 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8001812:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001814:	f001 ff34 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 800181a:	480b      	ldr	r0, [pc, #44]	; (8001848 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 800181c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 800181e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001820:	0909      	lsrs	r1, r1, #4
 8001822:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8001826:	010c      	lsls	r4, r1, #4
 8001828:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 800182a:	b10a      	cbz	r2, 8001830 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 800182c:	6900      	ldr	r0, [r0, #16]
 800182e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001830:	4803      	ldr	r0, [pc, #12]	; (8001840 <Vector248+0x30>)
 8001832:	f001 ff3d 	bl	80036b0 <__trace_isr_leave>
}
 8001836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800183a:	f002 bdc9 	b.w	80043d0 <__port_irq_epilogue>
 800183e:	bf00      	nop
 8001840:	08004f80 	.word	0x08004f80
 8001844:	58025400 	.word	0x58025400
 8001848:	24000060 	.word	0x24000060
 800184c:	00000000 	.word	0x00000000

08001850 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001850:	480b      	ldr	r0, [pc, #44]	; (8001880 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8001852:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001854:	f001 ff14 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001858:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 800185a:	480b      	ldr	r0, [pc, #44]	; (8001888 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 800185c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 800185e:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001860:	0a09      	lsrs	r1, r1, #8
 8001862:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8001866:	020c      	lsls	r4, r1, #8
 8001868:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 800186a:	b10a      	cbz	r2, 8001870 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 800186c:	6980      	ldr	r0, [r0, #24]
 800186e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001870:	4803      	ldr	r0, [pc, #12]	; (8001880 <Vector24C+0x30>)
 8001872:	f001 ff1d 	bl	80036b0 <__trace_isr_leave>
}
 8001876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800187a:	f002 bda9 	b.w	80043d0 <__port_irq_epilogue>
 800187e:	bf00      	nop
 8001880:	08004f74 	.word	0x08004f74
 8001884:	58025400 	.word	0x58025400
 8001888:	24000060 	.word	0x24000060
 800188c:	00000000 	.word	0x00000000

08001890 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001890:	480b      	ldr	r0, [pc, #44]	; (80018c0 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8001892:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001894:	f001 fef4 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001898:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 800189a:	480b      	ldr	r0, [pc, #44]	; (80018c8 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 800189c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 800189e:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 80018a0:	0b09      	lsrs	r1, r1, #12
 80018a2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 80018a6:	030c      	lsls	r4, r1, #12
 80018a8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 80018aa:	b10a      	cbz	r2, 80018b0 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 80018ac:	6a00      	ldr	r0, [r0, #32]
 80018ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80018b0:	4803      	ldr	r0, [pc, #12]	; (80018c0 <Vector250+0x30>)
 80018b2:	f001 fefd 	bl	80036b0 <__trace_isr_leave>
}
 80018b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80018ba:	f002 bd89 	b.w	80043d0 <__port_irq_epilogue>
 80018be:	bf00      	nop
 80018c0:	08004f68 	.word	0x08004f68
 80018c4:	58025400 	.word	0x58025400
 80018c8:	24000060 	.word	0x24000060
 80018cc:	00000000 	.word	0x00000000

080018d0 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80018d0:	480b      	ldr	r0, [pc, #44]	; (8001900 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 80018d2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80018d4:	f001 fed4 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 80018da:	480b      	ldr	r0, [pc, #44]	; (8001908 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80018dc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 80018de:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80018e0:	0c09      	lsrs	r1, r1, #16
 80018e2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 80018e6:	040c      	lsls	r4, r1, #16
 80018e8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 80018ea:	b10a      	cbz	r2, 80018f0 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 80018ec:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80018ee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80018f0:	4803      	ldr	r0, [pc, #12]	; (8001900 <Vector254+0x30>)
 80018f2:	f001 fedd 	bl	80036b0 <__trace_isr_leave>
}
 80018f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80018fa:	f002 bd69 	b.w	80043d0 <__port_irq_epilogue>
 80018fe:	bf00      	nop
 8001900:	08004f5c 	.word	0x08004f5c
 8001904:	58025400 	.word	0x58025400
 8001908:	24000060 	.word	0x24000060
 800190c:	00000000 	.word	0x00000000

08001910 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001910:	480b      	ldr	r0, [pc, #44]	; (8001940 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8001912:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001914:	f001 feb4 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001918:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 800191a:	480b      	ldr	r0, [pc, #44]	; (8001948 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 800191c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 800191e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001920:	0d09      	lsrs	r1, r1, #20
 8001922:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8001926:	050c      	lsls	r4, r1, #20
 8001928:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 800192a:	b10a      	cbz	r2, 8001930 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 800192c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800192e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001930:	4803      	ldr	r0, [pc, #12]	; (8001940 <Vector258+0x30>)
 8001932:	f001 febd 	bl	80036b0 <__trace_isr_leave>
}
 8001936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800193a:	f002 bd49 	b.w	80043d0 <__port_irq_epilogue>
 800193e:	bf00      	nop
 8001940:	08004f50 	.word	0x08004f50
 8001944:	58025400 	.word	0x58025400
 8001948:	24000060 	.word	0x24000060
 800194c:	00000000 	.word	0x00000000

08001950 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001950:	480b      	ldr	r0, [pc, #44]	; (8001980 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8001952:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001954:	f001 fe94 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001958:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 800195a:	480b      	ldr	r0, [pc, #44]	; (8001988 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 800195c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 800195e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001960:	0e09      	lsrs	r1, r1, #24
 8001962:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8001966:	060c      	lsls	r4, r1, #24
 8001968:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 800196a:	b10a      	cbz	r2, 8001970 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 800196c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800196e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001970:	4803      	ldr	r0, [pc, #12]	; (8001980 <Vector25C+0x30>)
 8001972:	f001 fe9d 	bl	80036b0 <__trace_isr_leave>
}
 8001976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800197a:	f002 bd29 	b.w	80043d0 <__port_irq_epilogue>
 800197e:	bf00      	nop
 8001980:	08004f44 	.word	0x08004f44
 8001984:	58025400 	.word	0x58025400
 8001988:	24000060 	.word	0x24000060
 800198c:	00000000 	.word	0x00000000

08001990 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001990:	480b      	ldr	r0, [pc, #44]	; (80019c0 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8001992:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001994:	f001 fe74 	bl	8003680 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001998:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 800199a:	480b      	ldr	r0, [pc, #44]	; (80019c8 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 800199c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 800199e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 80019a0:	0f09      	lsrs	r1, r1, #28
 80019a2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 80019a6:	070c      	lsls	r4, r1, #28
 80019a8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 80019aa:	b10a      	cbz	r2, 80019b0 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 80019ac:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80019ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80019b0:	4803      	ldr	r0, [pc, #12]	; (80019c0 <Vector260+0x30>)
 80019b2:	f001 fe7d 	bl	80036b0 <__trace_isr_leave>
}
 80019b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80019ba:	f002 bd09 	b.w	80043d0 <__port_irq_epilogue>
 80019be:	bf00      	nop
 80019c0:	08004f38 	.word	0x08004f38
 80019c4:	58025400 	.word	0x58025400
 80019c8:	24000060 	.word	0x24000060
 80019cc:	00000000 	.word	0x00000000

080019d0 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 80019d0:	480b      	ldr	r0, [pc, #44]	; (8001a00 <bdmaInit+0x30>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <bdmaInit+0x34>)
 80019d6:	4601      	mov	r1, r0
 80019d8:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80019da:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 80019de:	480a      	ldr	r0, [pc, #40]	; (8001a08 <bdmaInit+0x38>)
 80019e0:	e001      	b.n	80019e6 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80019e2:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80019e6:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80019e8:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 80019ea:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80019ec:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 80019ee:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80019f2:	d1f6      	bne.n	80019e2 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <bdmaInit+0x3c>)
 80019f6:	f04f 32ff 	mov.w	r2, #4294967295
 80019fa:	605a      	str	r2, [r3, #4]
}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	24000060 	.word	0x24000060
 8001a04:	08004fb0 	.word	0x08004fb0
 8001a08:	58025408 	.word	0x58025408
 8001a0c:	58025400 	.word	0x58025400

08001a10 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001a10:	480a      	ldr	r0, [pc, #40]	; (8001a3c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8001a12:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001a14:	f001 fe34 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001a18:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 8001a1a:	480a      	ldr	r0, [pc, #40]	; (8001a44 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001a1c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8001a1e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001a20:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8001a24:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8001a26:	b10a      	cbz	r2, 8001a2c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8001a28:	6880      	ldr	r0, [r0, #8]
 8001a2a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001a2c:	4803      	ldr	r0, [pc, #12]	; (8001a3c <Vector6C+0x2c>)
 8001a2e:	f001 fe3f 	bl	80036b0 <__trace_isr_leave>
}
 8001a32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001a36:	f002 bccb 	b.w	80043d0 <__port_irq_epilogue>
 8001a3a:	bf00      	nop
 8001a3c:	0800508c 	.word	0x0800508c
 8001a40:	40020000 	.word	0x40020000
 8001a44:	240000a4 	.word	0x240000a4
	...

08001a50 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001a50:	480b      	ldr	r0, [pc, #44]	; (8001a80 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001a52:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001a54:	f001 fe14 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8001a5a:	480b      	ldr	r0, [pc, #44]	; (8001a88 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001a5c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8001a5e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001a60:	0989      	lsrs	r1, r1, #6
 8001a62:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8001a66:	018c      	lsls	r4, r1, #6
 8001a68:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8001a6a:	b10a      	cbz	r2, 8001a70 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 8001a6c:	6900      	ldr	r0, [r0, #16]
 8001a6e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001a70:	4803      	ldr	r0, [pc, #12]	; (8001a80 <Vector70+0x30>)
 8001a72:	f001 fe1d 	bl	80036b0 <__trace_isr_leave>
}
 8001a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001a7a:	f002 bca9 	b.w	80043d0 <__port_irq_epilogue>
 8001a7e:	bf00      	nop
 8001a80:	08005080 	.word	0x08005080
 8001a84:	40020000 	.word	0x40020000
 8001a88:	240000a4 	.word	0x240000a4
 8001a8c:	00000000 	.word	0x00000000

08001a90 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001a90:	480b      	ldr	r0, [pc, #44]	; (8001ac0 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8001a92:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001a94:	f001 fdf4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8001a9a:	480b      	ldr	r0, [pc, #44]	; (8001ac8 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001a9c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8001a9e:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001aa0:	0c09      	lsrs	r1, r1, #16
 8001aa2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8001aa6:	040c      	lsls	r4, r1, #16
 8001aa8:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8001aaa:	b10a      	cbz	r2, 8001ab0 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 8001aac:	6980      	ldr	r0, [r0, #24]
 8001aae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ab0:	4803      	ldr	r0, [pc, #12]	; (8001ac0 <Vector74+0x30>)
 8001ab2:	f001 fdfd 	bl	80036b0 <__trace_isr_leave>
}
 8001ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001aba:	f002 bc89 	b.w	80043d0 <__port_irq_epilogue>
 8001abe:	bf00      	nop
 8001ac0:	08005074 	.word	0x08005074
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	240000a4 	.word	0x240000a4
 8001acc:	00000000 	.word	0x00000000

08001ad0 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ad0:	480b      	ldr	r0, [pc, #44]	; (8001b00 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001ad2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ad4:	f001 fdd4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	; (8001b04 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 8001ada:	480b      	ldr	r0, [pc, #44]	; (8001b08 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001adc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8001ade:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001ae0:	0d89      	lsrs	r1, r1, #22
 8001ae2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8001ae6:	058c      	lsls	r4, r1, #22
 8001ae8:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8001aea:	b10a      	cbz	r2, 8001af0 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 8001aec:	6a00      	ldr	r0, [r0, #32]
 8001aee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001af0:	4803      	ldr	r0, [pc, #12]	; (8001b00 <Vector78+0x30>)
 8001af2:	f001 fddd 	bl	80036b0 <__trace_isr_leave>
}
 8001af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001afa:	f002 bc69 	b.w	80043d0 <__port_irq_epilogue>
 8001afe:	bf00      	nop
 8001b00:	08005068 	.word	0x08005068
 8001b04:	40020000 	.word	0x40020000
 8001b08:	240000a4 	.word	0x240000a4
 8001b0c:	00000000 	.word	0x00000000

08001b10 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b10:	480a      	ldr	r0, [pc, #40]	; (8001b3c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001b12:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001b14:	f001 fdb4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8001b1a:	480a      	ldr	r0, [pc, #40]	; (8001b44 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001b1c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8001b1e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001b20:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8001b24:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8001b26:	b10a      	cbz	r2, 8001b2c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8001b28:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001b2a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001b2c:	4803      	ldr	r0, [pc, #12]	; (8001b3c <Vector7C+0x2c>)
 8001b2e:	f001 fdbf 	bl	80036b0 <__trace_isr_leave>
}
 8001b32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001b36:	f002 bc4b 	b.w	80043d0 <__port_irq_epilogue>
 8001b3a:	bf00      	nop
 8001b3c:	0800505c 	.word	0x0800505c
 8001b40:	40020000 	.word	0x40020000
 8001b44:	240000a4 	.word	0x240000a4
	...

08001b50 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b50:	480b      	ldr	r0, [pc, #44]	; (8001b80 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001b52:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001b54:	f001 fd94 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001b58:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8001b5a:	480b      	ldr	r0, [pc, #44]	; (8001b88 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001b5c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8001b5e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001b60:	0989      	lsrs	r1, r1, #6
 8001b62:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8001b66:	018c      	lsls	r4, r1, #6
 8001b68:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8001b6a:	b10a      	cbz	r2, 8001b70 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 8001b6c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001b6e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001b70:	4803      	ldr	r0, [pc, #12]	; (8001b80 <Vector80+0x30>)
 8001b72:	f001 fd9d 	bl	80036b0 <__trace_isr_leave>
}
 8001b76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001b7a:	f002 bc29 	b.w	80043d0 <__port_irq_epilogue>
 8001b7e:	bf00      	nop
 8001b80:	08005050 	.word	0x08005050
 8001b84:	40020000 	.word	0x40020000
 8001b88:	240000a4 	.word	0x240000a4
 8001b8c:	00000000 	.word	0x00000000

08001b90 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8001b92:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001b94:	f001 fd74 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8001b9a:	480b      	ldr	r0, [pc, #44]	; (8001bc8 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001b9c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8001b9e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ba0:	0c09      	lsrs	r1, r1, #16
 8001ba2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8001ba6:	040c      	lsls	r4, r1, #16
 8001ba8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8001baa:	b10a      	cbz	r2, 8001bb0 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 8001bac:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001bae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001bb0:	4803      	ldr	r0, [pc, #12]	; (8001bc0 <Vector84+0x30>)
 8001bb2:	f001 fd7d 	bl	80036b0 <__trace_isr_leave>
}
 8001bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001bba:	f002 bc09 	b.w	80043d0 <__port_irq_epilogue>
 8001bbe:	bf00      	nop
 8001bc0:	080050ec 	.word	0x080050ec
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	240000a4 	.word	0x240000a4
 8001bcc:	00000000 	.word	0x00000000

08001bd0 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001bd0:	480b      	ldr	r0, [pc, #44]	; (8001c00 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8001bd2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001bd4:	f001 fd54 	bl	8003680 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 8001bda:	480b      	ldr	r0, [pc, #44]	; (8001c08 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001bdc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 8001bde:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001be0:	0d89      	lsrs	r1, r1, #22
 8001be2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8001be6:	058c      	lsls	r4, r1, #22
 8001be8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 8001bea:	b10a      	cbz	r2, 8001bf0 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 8001bec:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001bee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001bf0:	4803      	ldr	r0, [pc, #12]	; (8001c00 <VectorFC+0x30>)
 8001bf2:	f001 fd5d 	bl	80036b0 <__trace_isr_leave>
}
 8001bf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001bfa:	f002 bbe9 	b.w	80043d0 <__port_irq_epilogue>
 8001bfe:	bf00      	nop
 8001c00:	080050e0 	.word	0x080050e0
 8001c04:	40020000 	.word	0x40020000
 8001c08:	240000a4 	.word	0x240000a4
 8001c0c:	00000000 	.word	0x00000000

08001c10 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c10:	480a      	ldr	r0, [pc, #40]	; (8001c3c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8001c12:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001c14:	f001 fd34 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8001c1a:	480a      	ldr	r0, [pc, #40]	; (8001c44 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001c1c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8001c1e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001c20:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8001c24:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8001c26:	b10a      	cbz	r2, 8001c2c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8001c28:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001c2a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c2c:	4803      	ldr	r0, [pc, #12]	; (8001c3c <Vector120+0x2c>)
 8001c2e:	f001 fd3f 	bl	80036b0 <__trace_isr_leave>
}
 8001c32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001c36:	f002 bbcb 	b.w	80043d0 <__port_irq_epilogue>
 8001c3a:	bf00      	nop
 8001c3c:	080050d4 	.word	0x080050d4
 8001c40:	40020400 	.word	0x40020400
 8001c44:	240000a4 	.word	0x240000a4
	...

08001c50 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c50:	480b      	ldr	r0, [pc, #44]	; (8001c80 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8001c52:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c54:	f001 fd14 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001c58:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 8001c5a:	480b      	ldr	r0, [pc, #44]	; (8001c88 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001c5c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8001c5e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001c60:	0989      	lsrs	r1, r1, #6
 8001c62:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8001c66:	018c      	lsls	r4, r1, #6
 8001c68:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8001c6a:	b10a      	cbz	r2, 8001c70 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 8001c6c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8001c6e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c70:	4803      	ldr	r0, [pc, #12]	; (8001c80 <Vector124+0x30>)
 8001c72:	f001 fd1d 	bl	80036b0 <__trace_isr_leave>
}
 8001c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c7a:	f002 bba9 	b.w	80043d0 <__port_irq_epilogue>
 8001c7e:	bf00      	nop
 8001c80:	080050c8 	.word	0x080050c8
 8001c84:	40020400 	.word	0x40020400
 8001c88:	240000a4 	.word	0x240000a4
 8001c8c:	00000000 	.word	0x00000000

08001c90 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c90:	480b      	ldr	r0, [pc, #44]	; (8001cc0 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8001c92:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c94:	f001 fcf4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001c98:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 8001c9a:	480b      	ldr	r0, [pc, #44]	; (8001cc8 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001c9c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 8001c9e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ca0:	0c09      	lsrs	r1, r1, #16
 8001ca2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8001ca6:	040c      	lsls	r4, r1, #16
 8001ca8:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 8001caa:	b10a      	cbz	r2, 8001cb0 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 8001cac:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001cae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <Vector128+0x30>)
 8001cb2:	f001 fcfd 	bl	80036b0 <__trace_isr_leave>
}
 8001cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cba:	f002 bb89 	b.w	80043d0 <__port_irq_epilogue>
 8001cbe:	bf00      	nop
 8001cc0:	080050bc 	.word	0x080050bc
 8001cc4:	40020400 	.word	0x40020400
 8001cc8:	240000a4 	.word	0x240000a4
 8001ccc:	00000000 	.word	0x00000000

08001cd0 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001cd0:	480b      	ldr	r0, [pc, #44]	; (8001d00 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8001cd2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001cd4:	f001 fcd4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001cd8:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 8001cda:	480b      	ldr	r0, [pc, #44]	; (8001d08 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001cdc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 8001cde:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001ce0:	0d89      	lsrs	r1, r1, #22
 8001ce2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8001ce6:	058c      	lsls	r4, r1, #22
 8001ce8:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 8001cea:	b10a      	cbz	r2, 8001cf0 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 8001cec:	6e00      	ldr	r0, [r0, #96]	; 0x60
 8001cee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001cf0:	4803      	ldr	r0, [pc, #12]	; (8001d00 <Vector12C+0x30>)
 8001cf2:	f001 fcdd 	bl	80036b0 <__trace_isr_leave>
}
 8001cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cfa:	f002 bb69 	b.w	80043d0 <__port_irq_epilogue>
 8001cfe:	bf00      	nop
 8001d00:	080050b0 	.word	0x080050b0
 8001d04:	40020400 	.word	0x40020400
 8001d08:	240000a4 	.word	0x240000a4
 8001d0c:	00000000 	.word	0x00000000

08001d10 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d10:	480a      	ldr	r0, [pc, #40]	; (8001d3c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8001d12:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001d14:	f001 fcb4 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001d18:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 8001d1a:	480a      	ldr	r0, [pc, #40]	; (8001d44 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001d1c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8001d1e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001d20:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8001d24:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8001d26:	b10a      	cbz	r2, 8001d2c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8001d28:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8001d2a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d2c:	4803      	ldr	r0, [pc, #12]	; (8001d3c <Vector130+0x2c>)
 8001d2e:	f001 fcbf 	bl	80036b0 <__trace_isr_leave>
}
 8001d32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001d36:	f002 bb4b 	b.w	80043d0 <__port_irq_epilogue>
 8001d3a:	bf00      	nop
 8001d3c:	080050a4 	.word	0x080050a4
 8001d40:	40020400 	.word	0x40020400
 8001d44:	240000a4 	.word	0x240000a4
	...

08001d50 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d50:	480b      	ldr	r0, [pc, #44]	; (8001d80 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8001d52:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d54:	f001 fc94 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001d58:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 8001d5a:	480b      	ldr	r0, [pc, #44]	; (8001d88 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001d5c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 8001d5e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001d60:	0989      	lsrs	r1, r1, #6
 8001d62:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8001d66:	018c      	lsls	r4, r1, #6
 8001d68:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 8001d6a:	b10a      	cbz	r2, 8001d70 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 8001d6c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8001d6e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d70:	4803      	ldr	r0, [pc, #12]	; (8001d80 <Vector150+0x30>)
 8001d72:	f001 fc9d 	bl	80036b0 <__trace_isr_leave>
}
 8001d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d7a:	f002 bb29 	b.w	80043d0 <__port_irq_epilogue>
 8001d7e:	bf00      	nop
 8001d80:	08005098 	.word	0x08005098
 8001d84:	40020400 	.word	0x40020400
 8001d88:	240000a4 	.word	0x240000a4
 8001d8c:	00000000 	.word	0x00000000

08001d90 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d90:	480b      	ldr	r0, [pc, #44]	; (8001dc0 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8001d92:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d94:	f001 fc74 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 8001d9a:	480b      	ldr	r0, [pc, #44]	; (8001dc8 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001d9c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 8001d9e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001da0:	0c09      	lsrs	r1, r1, #16
 8001da2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8001da6:	040c      	lsls	r4, r1, #16
 8001da8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 8001daa:	b10a      	cbz	r2, 8001db0 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 8001dac:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8001dae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001db0:	4803      	ldr	r0, [pc, #12]	; (8001dc0 <Vector154+0x30>)
 8001db2:	f001 fc7d 	bl	80036b0 <__trace_isr_leave>
}
 8001db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001dba:	f002 bb09 	b.w	80043d0 <__port_irq_epilogue>
 8001dbe:	bf00      	nop
 8001dc0:	08005044 	.word	0x08005044
 8001dc4:	40020400 	.word	0x40020400
 8001dc8:	240000a4 	.word	0x240000a4
 8001dcc:	00000000 	.word	0x00000000

08001dd0 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001dd0:	480b      	ldr	r0, [pc, #44]	; (8001e00 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8001dd2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001dd4:	f001 fc54 	bl	8003680 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8001dda:	480b      	ldr	r0, [pc, #44]	; (8001e08 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001ddc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 8001dde:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001de0:	0d89      	lsrs	r1, r1, #22
 8001de2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8001de6:	058c      	lsls	r4, r1, #22
 8001de8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8001dea:	b112      	cbz	r2, 8001df2 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 8001dec:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8001df0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001df2:	4803      	ldr	r0, [pc, #12]	; (8001e00 <Vector158+0x30>)
 8001df4:	f001 fc5c 	bl	80036b0 <__trace_isr_leave>
}
 8001df8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001dfc:	f002 bae8 	b.w	80043d0 <__port_irq_epilogue>
 8001e00:	08005038 	.word	0x08005038
 8001e04:	40020400 	.word	0x40020400
 8001e08:	240000a4 	.word	0x240000a4
 8001e0c:	00000000 	.word	0x00000000

08001e10 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8001e10:	2200      	movs	r2, #0
 8001e12:	480d      	ldr	r0, [pc, #52]	; (8001e48 <dmaInit+0x38>)
void dmaInit(void) {
 8001e14:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8001e16:	4c0d      	ldr	r4, [pc, #52]	; (8001e4c <dmaInit+0x3c>)
 8001e18:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8001e1a:	4d0d      	ldr	r5, [pc, #52]	; (8001e50 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 8001e1c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001e1e:	e001      	b.n	8001e24 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8001e20:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8001e24:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001e28:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8001e2a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001e2c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 8001e2e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001e30:	d1f6      	bne.n	8001e20 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
 8001e36:	4907      	ldr	r1, [pc, #28]	; (8001e54 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8001e38:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 8001e3a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8001e3c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8001e3e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8001e40:	60d3      	str	r3, [r2, #12]
}
 8001e42:	bc30      	pop	{r4, r5}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40020010 	.word	0x40020010
 8001e4c:	240000a4 	.word	0x240000a4
 8001e50:	080050f8 	.word	0x080050f8
 8001e54:	40020000 	.word	0x40020000
 8001e58:	40020400 	.word	0x40020400
 8001e5c:	00000000 	.word	0x00000000

08001e60 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
	...

08001e70 <otg_enable_ep.constprop.0>:
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
}

static void otg_enable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8001e70:	4a12      	ldr	r2, [pc, #72]	; (8001ebc <otg_enable_ep.constprop.0+0x4c>)
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001e72:	2300      	movs	r3, #0
static void otg_enable_ep(USBDriver *usbp) {
 8001e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
 8001e76:	e9d2 4124 	ldrd	r4, r1, [r2, #144]	; 0x90
    if (usbp->epc[i]->out_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8001e7a:	f04f 0e01 	mov.w	lr, #1
 8001e7e:	f102 0c08 	add.w	ip, r2, #8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001e82:	688e      	ldr	r6, [r1, #8]
    if (usbp->epc[i]->out_state != NULL) {
 8001e84:	f85c 0f04 	ldr.w	r0, [ip, #4]!
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8001e88:	f103 0210 	add.w	r2, r3, #16
    }
    if (usbp->epc[i]->in_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8001e8c:	fa0e f103 	lsl.w	r1, lr, r3
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001e90:	1c5d      	adds	r5, r3, #1
    if (usbp->epc[i]->out_state != NULL) {
 8001e92:	6987      	ldr	r7, [r0, #24]
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8001e94:	fa0e f202 	lsl.w	r2, lr, r2
    if (usbp->epc[i]->out_state != NULL) {
 8001e98:	b127      	cbz	r7, 8001ea4 <otg_enable_ep.constprop.0+0x34>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8001e9a:	f8d4 781c 	ldr.w	r7, [r4, #2076]	; 0x81c
 8001e9e:	433a      	orrs	r2, r7
 8001ea0:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    if (usbp->epc[i]->in_state != NULL) {
 8001ea4:	6942      	ldr	r2, [r0, #20]
 8001ea6:	b122      	cbz	r2, 8001eb2 <otg_enable_ep.constprop.0+0x42>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8001ea8:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 8001eac:	4311      	orrs	r1, r2
 8001eae:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001eb2:	429e      	cmp	r6, r3
 8001eb4:	462b      	mov	r3, r5
 8001eb6:	d1e5      	bne.n	8001e84 <otg_enable_ep.constprop.0+0x14>
    }
  }
}
 8001eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	24000128 	.word	0x24000128

08001ec0 <otg_disable_ep.isra.0>:
static void otg_disable_ep(USBDriver *usbp) {
 8001ec0:	b470      	push	{r4, r5, r6}
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001ec2:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8001ec4:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001ec8:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8001eca:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001ece:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8001ed2:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8001ed6:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8001ed8:	2d00      	cmp	r5, #0
 8001eda:	da05      	bge.n	8001ee8 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8001edc:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 8001ee0:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8001ee4:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8001ee8:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8001eec:	2d00      	cmp	r5, #0
 8001eee:	da05      	bge.n	8001efc <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8001ef0:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8001ef4:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8001ef8:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001efc:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8001efe:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8001f02:	4662      	mov	r2, ip
 8001f04:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8001f08:	d1df      	bne.n	8001eca <otg_disable_ep.isra.0+0xa>
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8001f0a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 8001f0e:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8001f10:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
	...

08001f20 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8001f20:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8001f22:	4c04      	ldr	r4, [pc, #16]	; (8001f34 <usb_lld_init+0x14>)
 8001f24:	4620      	mov	r0, r4
 8001f26:	f7fe fe63 	bl	8000bf0 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8001f2a:	4a03      	ldr	r2, [pc, #12]	; (8001f38 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <usb_lld_init+0x1c>)
 8001f2e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8001f32:	bd10      	pop	{r4, pc}
 8001f34:	24000128 	.word	0x24000128
 8001f38:	40080000 	.word	0x40080000
 8001f3c:	08005228 	.word	0x08005228

08001f40 <usb_lld_start>:
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
 8001f40:	7803      	ldrb	r3, [r0, #0]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d000      	beq.n	8001f48 <usb_lld_start+0x8>
 8001f46:	4770      	bx	lr
    /* Clock activation.*/

#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 8001f48:	4b32      	ldr	r3, [pc, #200]	; (8002014 <usb_lld_start+0xd4>)
 8001f4a:	4298      	cmp	r0, r3
void usb_lld_start(USBDriver *usbp) {
 8001f4c:	b570      	push	{r4, r5, r6, lr}
 8001f4e:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
 8001f50:	f8d0 6090 	ldr.w	r6, [r0, #144]	; 0x90
    if (&USBD1 == usbp) {
 8001f54:	d035      	beq.n	8001fc2 <usb_lld_start+0x82>
  stm32_otg_t *otgp = usbp->otg;
 8001f56:	4634      	mov	r4, r6

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;

    /* VBUS sensing and transceiver enabled.*/
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8001f58:	23c0      	movs	r3, #192	; 0xc0
    otgp->PCGCCTL = 0;
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f8c6 2e00 	str.w	r2, [r6, #3584]	; 0xe00
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8001f60:	6033      	str	r3, [r6, #0]
    if (&USBD2 == usbp) {
      otgp->GCCFG = 0;
    }
#endif
#else
    otgp->GCCFG = GCCFG_INIT_VALUE;
 8001f62:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f66:	63b3      	str	r3, [r6, #56]	; 0x38
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8001f68:	6923      	ldr	r3, [r4, #16]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	dafc      	bge.n	8001f68 <usb_lld_start+0x28>
  otgp->GRSTCTL = GRSTCTL_CSRST;
 8001f6e:	2301      	movs	r3, #1
  chSysPolledDelayX(cycles);
 8001f70:	200c      	movs	r0, #12
 8001f72:	6123      	str	r3, [r4, #16]
 8001f74:	f001 fb04 	bl	8003580 <chSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 8001f78:	6923      	ldr	r3, [r4, #16]
 8001f7a:	07db      	lsls	r3, r3, #31
 8001f7c:	d4fc      	bmi.n	8001f78 <usb_lld_start+0x38>
 8001f7e:	2012      	movs	r0, #18
 8001f80:	f001 fafe 	bl	8003580 <chSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8001f84:	6923      	ldr	r3, [r4, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	dafc      	bge.n	8001f84 <usb_lld_start+0x44>

    /* Soft core reset.*/
    otg_core_reset(usbp);

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 8001f8a:	2400      	movs	r4, #0

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 8001f8c:	e9d5 0124 	ldrd	r0, r1, [r5, #144]	; 0x90
    otgp->GAHBCFG = 0;
 8001f90:	60b4      	str	r4, [r6, #8]
    otg_disable_ep(usbp);
 8001f92:	f7ff ff95 	bl	8001ec0 <otg_disable_ep.isra.0>
    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 8001f96:	686b      	ldr	r3, [r5, #4]
    otgp->DIEPMSK  = 0;
 8001f98:	f8c6 4810 	str.w	r4, [r6, #2064]	; 0x810
    if (usbp->config->sof_cb == NULL)
 8001f9c:	68db      	ldr	r3, [r3, #12]
    otgp->DOEPMSK  = 0;
 8001f9e:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 8001fa2:	f8c6 481c 	str.w	r4, [r6, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 8001fa6:	b14b      	cbz	r3, 8001fbc <usb_lld_start+0x7c>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <usb_lld_start+0xd8>)
 8001faa:	61b3      	str	r3, [r6, #24]
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM |
                       GINTMSK_SOFM;

    /* Clears all pending IRQs, if any. */
    otgp->GINTSTS  = 0xFFFFFFFF;
 8001fac:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb0:	6173      	str	r3, [r6, #20]

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 8001fb2:	68b3      	ldr	r3, [r6, #8]
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	60b3      	str	r3, [r6, #8]
  }
}
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8001fbc:	4b17      	ldr	r3, [pc, #92]	; (800201c <usb_lld_start+0xdc>)
 8001fbe:	61b3      	str	r3, [r6, #24]
 8001fc0:	e7f4      	b.n	8001fac <usb_lld_start+0x6c>
  RCC_C1->AHB1ENR |= mask;
 8001fc2:	4b17      	ldr	r3, [pc, #92]	; (8002020 <usb_lld_start+0xe0>)
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 8001fc4:	210e      	movs	r1, #14
 8001fc6:	2065      	movs	r0, #101	; 0x65
 8001fc8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001fcc:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001fd0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001fd4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001fd8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001fdc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001fe0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001fe4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001fe8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001fec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001ff0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ff4:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8001ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002000:	f7ff f94e 	bl	80012a0 <nvicEnableVector>
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 8002004:	4a07      	ldr	r2, [pc, #28]	; (8002024 <usb_lld_start+0xe4>)
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 8002006:	4b08      	ldr	r3, [pc, #32]	; (8002028 <usb_lld_start+0xe8>)
 8002008:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 800200c:	60f2      	str	r2, [r6, #12]
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800200e:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
 8002012:	e7a1      	b.n	8001f58 <usb_lld_start+0x18>
 8002014:	24000128 	.word	0x24000128
 8002018:	c0303c08 	.word	0xc0303c08
 800201c:	c0303c00 	.word	0xc0303c00
 8002020:	58024400 	.word	0x58024400
 8002024:	40001440 	.word	0x40001440
 8002028:	02200003 	.word	0x02200003
 800202c:	00000000 	.word	0x00000000

08002030 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8002030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002032:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8002034:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 8002038:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800203a:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800203c:	692c      	ldr	r4, [r5, #16]
 800203e:	f014 0420 	ands.w	r4, r4, #32
 8002042:	d1fb      	bne.n	800203c <usb_lld_reset+0xc>
 8002044:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002046:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 800204a:	f001 fa99 	bl	8003580 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800204e:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002052:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002056:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800205a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 800205e:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002062:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002066:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800206a:	4284      	cmp	r4, r0
 800206c:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002070:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8002074:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002078:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800207c:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002080:	d1f1      	bne.n	8002066 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002082:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002086:	2110      	movs	r1, #16
 8002088:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800208c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8002090:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002092:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8002094:	6914      	ldr	r4, [r2, #16]
 8002096:	f014 0410 	ands.w	r4, r4, #16
 800209a:	d1fb      	bne.n	8002094 <usb_lld_reset+0x64>
 800209c:	2012      	movs	r0, #18
 800209e:	f001 fa6f 	bl	8003580 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80020a2:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80020a6:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80020a8:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 80020ac:	4911      	ldr	r1, [pc, #68]	; (80020f4 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80020ae:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80020b2:	69aa      	ldr	r2, [r5, #24]
 80020b4:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80020b6:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80020b8:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80020ba:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 80020be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 80020c2:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 80020c6:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 80020c8:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80020cc:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 80020ce:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 80020d2:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 80020d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80020da:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 80020de:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 80020e2:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 80020e6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 80020ea:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 80020ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020ee:	bf00      	nop
 80020f0:	000c0010 	.word	0x000c0010
 80020f4:	08005204 	.word	0x08005204
 80020f8:	10008040 	.word	0x10008040
 80020fc:	00000000 	.word	0x00000000

08002100 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002100:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002104:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002108:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800210c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002110:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002114:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	0000      	movs	r0, r0
	...

08002120 <usb_lld_init_endpoint>:
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 8002120:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	f002 0203 	and.w	r2, r2, #3
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 800212c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002130:	460d      	mov	r5, r1
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 8002132:	fa0f f881 	sxth.w	r8, r1
 8002136:	1e51      	subs	r1, r2, #1
  stm32_otg_t *otgp = usbp->otg;
 8002138:	f8d0 4090 	ldr.w	r4, [r0, #144]	; 0x90
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 800213c:	4f46      	ldr	r7, [pc, #280]	; (8002258 <usb_lld_init_endpoint+0x138>)
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 800213e:	4606      	mov	r6, r0
 8002140:	2902      	cmp	r1, #2
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	bf98      	it	ls
 8002148:	eb07 4782 	addls.w	r7, r7, r2, lsl #18
 800214c:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8002150:	f8c2 1b10 	str.w	r1, [r2, #2832]	; 0xb10
 8002154:	0169      	lsls	r1, r5, #5
  if (usbp->epc[ep]->out_state != NULL) {
 8002156:	699a      	ldr	r2, [r3, #24]
 8002158:	2a00      	cmp	r2, #0
 800215a:	d047      	beq.n	80021ec <usb_lld_init_endpoint+0xcc>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 800215c:	8a58      	ldrh	r0, [r3, #18]
 800215e:	f105 0258 	add.w	r2, r5, #88	; 0x58
 8002162:	4338      	orrs	r0, r7
 8002164:	0152      	lsls	r2, r2, #5
 8002166:	50a0      	str	r0, [r4, r2]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 8002168:	f105 0010 	add.w	r0, r5, #16
 800216c:	2201      	movs	r2, #1
 800216e:	4082      	lsls	r2, r0
 8002170:	f8d4 081c 	ldr.w	r0, [r4, #2076]	; 0x81c
 8002174:	4302      	orrs	r2, r0
 8002176:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 800217a:	1862      	adds	r2, r4, r1
 800217c:	2100      	movs	r1, #0
 800217e:	f8c2 1910 	str.w	r1, [r2, #2320]	; 0x910
  if (usbp->epc[ep]->in_state != NULL) {
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	2a00      	cmp	r2, #0
 8002186:	d045      	beq.n	8002214 <usb_lld_init_endpoint+0xf4>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
 8002188:	8b99      	ldrh	r1, [r3, #28]
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 800218a:	f105 003f 	add.w	r0, r5, #63	; 0x3f
    fsize = usbp->epc[ep]->in_maxsize / 4;
 800218e:	8a1a      	ldrh	r2, [r3, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 8002190:	2901      	cmp	r1, #1
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8002192:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    fsize = usbp->epc[ep]->in_maxsize / 4;
 8002196:	ea4f 0392 	mov.w	r3, r2, lsr #2
  next = usbp->pmnext;
 800219a:	f8d6 2098 	ldr.w	r2, [r6, #152]	; 0x98
      fsize *= usbp->epc[ep]->in_multiplier;
 800219e:	bf88      	it	hi
 80021a0:	434b      	mulhi	r3, r1
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80021a2:	01a9      	lsls	r1, r5, #6
  usbp->pmnext += size;
 80021a4:	eb03 0c02 	add.w	ip, r3, r2
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80021a8:	f041 0120 	orr.w	r1, r1, #32
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 80021ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  usbp->pmnext += size;
 80021b0:	f8c6 c098 	str.w	ip, [r6, #152]	; 0x98
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 80021b4:	6042      	str	r2, [r0, #4]
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80021b6:	6121      	str	r1, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80021b8:	6923      	ldr	r3, [r4, #16]
 80021ba:	069a      	lsls	r2, r3, #26
 80021bc:	d4fc      	bmi.n	80021b8 <usb_lld_init_endpoint+0x98>
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 80021be:	eb06 0688 	add.w	r6, r6, r8, lsl #2
 80021c2:	2012      	movs	r0, #18
 80021c4:	f001 f9dc 	bl	8003580 <chSysPolledDelayX>
    otgp->ie[ep].DIEPCTL = ctl |
 80021c8:	f105 0248 	add.w	r2, r5, #72	; 0x48
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 80021cc:	68f3      	ldr	r3, [r6, #12]
    otgp->ie[ep].DIEPCTL = ctl |
 80021ce:	0152      	lsls	r2, r2, #5
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 80021d0:	8a1b      	ldrh	r3, [r3, #16]
                           DIEPCTL_TXFNUM(ep) |
 80021d2:	ea43 5385 	orr.w	r3, r3, r5, lsl #22
 80021d6:	433b      	orrs	r3, r7
    otgp->ie[ep].DIEPCTL = ctl |
 80021d8:	50a3      	str	r3, [r4, r2]
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 80021da:	2301      	movs	r3, #1
 80021dc:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 80021e0:	40ab      	lsls	r3, r5
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
    otg_txfifo_flush(usbp, ep);
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
  }
}
 80021e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 80021ec:	eb04 1248 	add.w	r2, r4, r8, lsl #5
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 80021f0:	f105 0c10 	add.w	ip, r5, #16
 80021f4:	2001      	movs	r0, #1
 80021f6:	fa00 f00c 	lsl.w	r0, r0, ip
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 80021fa:	f8d2 cb00 	ldr.w	ip, [r2, #2816]	; 0xb00
 80021fe:	f42c 4c00 	bic.w	ip, ip, #32768	; 0x8000
 8002202:	f8c2 cb00 	str.w	ip, [r2, #2816]	; 0xb00
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 8002206:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 800220a:	ea22 0200 	bic.w	r2, r2, r0
 800220e:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
 8002212:	e7b2      	b.n	800217a <usb_lld_init_endpoint+0x5a>
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 8002214:	f105 033f 	add.w	r3, r5, #63	; 0x3f
 8002218:	4a10      	ldr	r2, [pc, #64]	; (800225c <usb_lld_init_endpoint+0x13c>)
 800221a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800221e:	605a      	str	r2, [r3, #4]
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002220:	01ab      	lsls	r3, r5, #6
 8002222:	f043 0320 	orr.w	r3, r3, #32
 8002226:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002228:	6923      	ldr	r3, [r4, #16]
 800222a:	069b      	lsls	r3, r3, #26
 800222c:	d4fc      	bmi.n	8002228 <usb_lld_init_endpoint+0x108>
 800222e:	eb04 1848 	add.w	r8, r4, r8, lsl #5
 8002232:	2012      	movs	r0, #18
 8002234:	f001 f9a4 	bl	8003580 <chSysPolledDelayX>
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8002238:	2201      	movs	r2, #1
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 800223a:	f8d8 3900 	ldr.w	r3, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 800223e:	40aa      	lsls	r2, r5
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 8002240:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002244:	f8c8 3900 	str.w	r3, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8002248:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 800224c:	ea23 0302 	bic.w	r3, r3, r2
 8002250:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
}
 8002254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002258:	10008000 	.word	0x10008000
 800225c:	02000400 	.word	0x02000400

08002260 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8002260:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8002262:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002266:	680a      	ldr	r2, [r1, #0]
 8002268:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 800226c:	f7ff be28 	b.w	8001ec0 <otg_disable_ep.isra.0>

08002270 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8002270:	3158      	adds	r1, #88	; 0x58
 8002272:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002276:	0149      	lsls	r1, r1, #5
 8002278:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800227a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800227e:	d004      	beq.n	800228a <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 8002280:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002284:	bf0c      	ite	eq
 8002286:	2002      	moveq	r0, #2
 8002288:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 800228a:	4770      	bx	lr
 800228c:	0000      	movs	r0, r0
	...

08002290 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8002290:	3148      	adds	r1, #72	; 0x48
 8002292:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002296:	0149      	lsls	r1, r1, #5
 8002298:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 800229a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800229e:	d004      	beq.n	80022aa <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 80022a0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80022a4:	bf0c      	ite	eq
 80022a6:	2002      	moveq	r0, #2
 80022a8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80022aa:	4770      	bx	lr
 80022ac:	0000      	movs	r0, r0
	...

080022b0 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 80022b0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80022b4:	68c3      	ldr	r3, [r0, #12]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	6819      	ldr	r1, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	6011      	str	r1, [r2, #0]
 80022be:	6053      	str	r3, [r2, #4]
}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
	...

080022d0 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80022d0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 80022d8:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 80022da:	681c      	ldr	r4, [r3, #0]
 80022dc:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 80022de:	b909      	cbnz	r1, 80022e4 <usb_lld_start_out+0x14>
 80022e0:	2c40      	cmp	r4, #64	; 0x40
 80022e2:	d825      	bhi.n	8002330 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80022e4:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80022e6:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80022e8:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80022ec:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80022f0:	1e5a      	subs	r2, r3, #1
 80022f2:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80022f4:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80022f8:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 80022fc:	fb02 f303 	mul.w	r3, r2, r3
 8002300:	f103 0303 	add.w	r3, r3, #3
 8002304:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002308:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800230c:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002310:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8002314:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002318:	d00d      	beq.n	8002336 <usb_lld_start_out+0x66>
 800231a:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 800231c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8002320:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002322:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002326:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800232a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800232e:	4770      	bx	lr
    osp->rxsize = EP0_MAX_OUTSIZE;
 8002330:	2440      	movs	r4, #64	; 0x40
 8002332:	601c      	str	r4, [r3, #0]
 8002334:	e7d6      	b.n	80022e4 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002336:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800233a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 800233e:	b209      	sxth	r1, r1
 8002340:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002344:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002348:	bf14      	ite	ne
 800234a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800234e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002352:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002356:	e7e1      	b.n	800231c <usb_lld_start_out+0x4c>
	...

08002360 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002364:	4f24      	ldr	r7, [pc, #144]	; (80023f8 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002366:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 8002368:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800236c:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002370:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002374:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 8002376:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800237a:	d503      	bpl.n	8002384 <otg_epout_handler.constprop.0+0x24>
 800237c:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002380:	0719      	lsls	r1, r3, #28
 8002382:	d431      	bmi.n	80023e8 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8002384:	07ea      	lsls	r2, r5, #31
 8002386:	d52d      	bpl.n	80023e4 <otg_epout_handler.constprop.0+0x84>
 8002388:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 800238c:	07db      	lsls	r3, r3, #31
 800238e:	d529      	bpl.n	80023e4 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 8002390:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 8002394:	68d9      	ldr	r1, [r3, #12]
 8002396:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 8002398:	b954      	cbnz	r4, 80023b0 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800239a:	8a48      	ldrh	r0, [r1, #18]
 800239c:	6853      	ldr	r3, [r2, #4]
 800239e:	fbb3 f5f0 	udiv	r5, r3, r0
 80023a2:	fb00 3315 	mls	r3, r0, r5, r3
 80023a6:	b91b      	cbnz	r3, 80023b0 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 80023a8:	6810      	ldr	r0, [r2, #0]
 80023aa:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80023ac:	4298      	cmp	r0, r3
 80023ae:	d30d      	bcc.n	80023cc <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 80023b0:	2201      	movs	r2, #1
 80023b2:	897b      	ldrh	r3, [r7, #10]
 80023b4:	68cd      	ldr	r5, [r1, #12]
 80023b6:	40a2      	lsls	r2, r4
 80023b8:	ea23 0302 	bic.w	r3, r3, r2
 80023bc:	817b      	strh	r3, [r7, #10]
 80023be:	b18d      	cbz	r5, 80023e4 <otg_epout_handler.constprop.0+0x84>
 80023c0:	4621      	mov	r1, r4
 80023c2:	462b      	mov	r3, r5
 80023c4:	480c      	ldr	r0, [pc, #48]	; (80023f8 <otg_epout_handler.constprop.0+0x98>)
}
 80023c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 80023ca:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 80023cc:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 80023ce:	6054      	str	r4, [r2, #4]
 80023d0:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 80023d8:	4807      	ldr	r0, [pc, #28]	; (80023f8 <otg_epout_handler.constprop.0+0x98>)
 80023da:	4621      	mov	r1, r4
 80023dc:	f7ff ff78 	bl	80022d0 <usb_lld_start_out>
 80023e0:	f384 8811 	msr	BASEPRI, r4
}
 80023e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 80023e8:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 80023ec:	4621      	mov	r1, r4
 80023ee:	4638      	mov	r0, r7
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	4798      	blx	r3
 80023f6:	e7c5      	b.n	8002384 <otg_epout_handler.constprop.0+0x24>
 80023f8:	24000128 	.word	0x24000128
 80023fc:	00000000 	.word	0x00000000

08002400 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002400:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002404:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002406:	68dc      	ldr	r4, [r3, #12]
 8002408:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800240a:	6813      	ldr	r3, [r2, #0]
 800240c:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 800240e:	b9f3      	cbnz	r3, 800244e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002410:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002414:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002418:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 800241c:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002420:	6823      	ldr	r3, [r4, #0]
 8002422:	f003 0303 	and.w	r3, r3, #3
 8002426:	2b01      	cmp	r3, #1
 8002428:	d02a      	beq.n	8002480 <usb_lld_start_in+0x80>
 800242a:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800242c:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002430:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002432:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002436:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002438:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800243c:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002440:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8002444:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002446:	430b      	orrs	r3, r1
 8002448:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 800244c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800244e:	b909      	cbnz	r1, 8002454 <usb_lld_start_in+0x54>
 8002450:	2b40      	cmp	r3, #64	; 0x40
 8002452:	d826      	bhi.n	80024a2 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002454:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002458:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800245c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8002460:	4418      	add	r0, r3
 8002462:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002466:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 800246a:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 800246e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002472:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	2b01      	cmp	r3, #1
 800247e:	d1d4      	bne.n	800242a <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002480:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 8002484:	b208      	sxth	r0, r1
 8002486:	f413 7f80 	tst.w	r3, #256	; 0x100
 800248a:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 800248e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8002492:	bf14      	ite	ne
 8002494:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8002498:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 800249c:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80024a0:	e7c4      	b.n	800242c <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 80024a2:	2340      	movs	r3, #64	; 0x40
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	e7d5      	b.n	8002454 <usb_lld_start_in+0x54>
	...

080024b0 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80024b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80024b4:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80025bc <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80024b8:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80024ba:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 80024be:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80024c2:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 80024c6:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80024ca:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 80024cc:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80024d0:	d503      	bpl.n	80024da <otg_epin_handler.constprop.0+0x2a>
 80024d2:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 80024d6:	07da      	lsls	r2, r3, #31
 80024d8:	d40c      	bmi.n	80024f4 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 80024da:	062b      	lsls	r3, r5, #24
 80024dc:	d508      	bpl.n	80024f0 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80024de:	f04f 0801 	mov.w	r8, #1
 80024e2:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 80024e6:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 80024ea:	ea13 0f08 	tst.w	r3, r8
 80024ee:	d118      	bne.n	8002522 <otg_epin_handler.constprop.0+0x72>
}
 80024f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80024f4:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 80024f8:	68d9      	ldr	r1, [r3, #12]
 80024fa:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	4290      	cmp	r0, r2
 8002502:	d34a      	bcc.n	800259a <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002504:	2201      	movs	r2, #1
 8002506:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800250a:	688f      	ldr	r7, [r1, #8]
 800250c:	40a2      	lsls	r2, r4
 800250e:	ea23 0302 	bic.w	r3, r3, r2
 8002512:	f8a9 3008 	strh.w	r3, [r9, #8]
 8002516:	2f00      	cmp	r7, #0
 8002518:	d0df      	beq.n	80024da <otg_epin_handler.constprop.0+0x2a>
 800251a:	4621      	mov	r1, r4
 800251c:	4648      	mov	r0, r9
 800251e:	47b8      	blx	r7
 8002520:	e7db      	b.n	80024da <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002522:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	695e      	ldr	r6, [r3, #20]
 800252a:	e9d6 7500 	ldrd	r7, r5, [r6]
 800252e:	42af      	cmp	r7, r5
 8002530:	d941      	bls.n	80025b6 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002532:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002534:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8002538:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800253c:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800253e:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002542:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002546:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800254a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 800254e:	45cc      	cmp	ip, r9
 8002550:	b29b      	uxth	r3, r3
 8002552:	bf28      	it	cs
 8002554:	46cc      	movcs	ip, r9
 8002556:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 800255a:	d8c9      	bhi.n	80024f0 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800255c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 800255e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002566:	d90b      	bls.n	8002580 <otg_epin_handler.constprop.0+0xd0>
 8002568:	f1ac 0105 	sub.w	r1, ip, #5
 800256c:	4623      	mov	r3, r4
 800256e:	f021 0103 	bic.w	r1, r1, #3
 8002572:	3104      	adds	r1, #4
 8002574:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 8002576:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 800257a:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 800257c:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 800257e:	d1fa      	bne.n	8002576 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 8002580:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 8002582:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002584:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 8002586:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 800258a:	d3dc      	bcc.n	8002546 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 800258c:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 8002590:	ea23 0308 	bic.w	r3, r3, r8
 8002594:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 8002598:	e7aa      	b.n	80024f0 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 800259a:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800259c:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 800259e:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 80025a0:	605f      	str	r7, [r3, #4]
 80025a2:	2330      	movs	r3, #48	; 0x30
 80025a4:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 80025a8:	4621      	mov	r1, r4
 80025aa:	4648      	mov	r0, r9
 80025ac:	f7ff ff28 	bl	8002400 <usb_lld_start_in>
 80025b0:	f387 8811 	msr	BASEPRI, r7
}
 80025b4:	e791      	b.n	80024da <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80025b6:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 80025ba:	e7e7      	b.n	800258c <otg_epin_handler.constprop.0+0xdc>
 80025bc:	24000128 	.word	0x24000128

080025c0 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 80025c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80025c4:	4eb2      	ldr	r6, [pc, #712]	; (8002890 <Vector1D4+0x2d0>)
 80025c6:	f04f 0940 	mov.w	r9, #64	; 0x40
  OSAL_IRQ_PROLOGUE();
 80025ca:	48b2      	ldr	r0, [pc, #712]	; (8002894 <Vector1D4+0x2d4>)
 80025cc:	f001 f858 	bl	8003680 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 80025d0:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  unsigned retry = 64U;
 80025d4:	e06e      	b.n	80026b4 <Vector1D4+0xf4>
  if (sts & GINTSTS_USBSUSP) {
 80025d6:	0529      	lsls	r1, r5, #20
 80025d8:	f100 808e 	bmi.w	80026f8 <Vector1D4+0x138>
  if (sts & GINTSTS_ENUMDNE) {
 80025dc:	04aa      	lsls	r2, r5, #18
 80025de:	d50c      	bpl.n	80025fa <Vector1D4+0x3a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80025e0:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 80025e4:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80025ee:	bf0c      	ite	eq
 80025f0:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80025f4:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 80025f8:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 80025fa:	072b      	lsls	r3, r5, #28
 80025fc:	d50e      	bpl.n	800261c <Vector1D4+0x5c>
    if (usbp->config->sof_cb == NULL) {
 80025fe:	6874      	ldr	r4, [r6, #4]
 8002600:	68e3      	ldr	r3, [r4, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 8176 	beq.w	80028f4 <Vector1D4+0x334>
    if (usbp->state == USB_SUSPENDED) {
 8002608:	7833      	ldrb	r3, [r6, #0]
 800260a:	2b05      	cmp	r3, #5
 800260c:	f000 817a 	beq.w	8002904 <Vector1D4+0x344>
    otg_enable_ep(usbp);
 8002610:	f7ff fc2e 	bl	8001e70 <otg_enable_ep.constprop.0>
    _usb_isr_invoke_sof_cb(usbp);
 8002614:	68e3      	ldr	r3, [r4, #12]
 8002616:	b10b      	cbz	r3, 800261c <Vector1D4+0x5c>
 8002618:	4630      	mov	r0, r6
 800261a:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 800261c:	02ec      	lsls	r4, r5, #11
 800261e:	d473      	bmi.n	8002708 <Vector1D4+0x148>
  if (sts & GINTSTS_IISOOXFR) {
 8002620:	02a8      	lsls	r0, r5, #10
 8002622:	f100 80b4 	bmi.w	800278e <Vector1D4+0x1ce>
  if (sts & GINTSTS_OEPINT) {
 8002626:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 8002628:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 800262c:	d51a      	bpl.n	8002664 <Vector1D4+0xa4>
    if (src & (1 << 16))
 800262e:	03e0      	lsls	r0, r4, #15
 8002630:	f100 813c 	bmi.w	80028ac <Vector1D4+0x2ec>
    if (src & (1 << 17))
 8002634:	03a1      	lsls	r1, r4, #14
 8002636:	f100 8135 	bmi.w	80028a4 <Vector1D4+0x2e4>
    if (src & (1 << 18))
 800263a:	0362      	lsls	r2, r4, #13
 800263c:	f100 812e 	bmi.w	800289c <Vector1D4+0x2dc>
    if (src & (1 << 19))
 8002640:	0323      	lsls	r3, r4, #12
 8002642:	f100 8120 	bmi.w	8002886 <Vector1D4+0x2c6>
    if (src & (1 << 20))
 8002646:	02e0      	lsls	r0, r4, #11
 8002648:	f100 8119 	bmi.w	800287e <Vector1D4+0x2be>
    if (src & (1 << 21))
 800264c:	02a1      	lsls	r1, r4, #10
 800264e:	f100 8112 	bmi.w	8002876 <Vector1D4+0x2b6>
    if (src & (1 << 22))
 8002652:	0262      	lsls	r2, r4, #9
 8002654:	f100 810b 	bmi.w	800286e <Vector1D4+0x2ae>
    if (src & (1 << 23))
 8002658:	0223      	lsls	r3, r4, #8
 800265a:	f100 8104 	bmi.w	8002866 <Vector1D4+0x2a6>
    if (src & (1 << 24))
 800265e:	01e0      	lsls	r0, r4, #7
 8002660:	f100 80f9 	bmi.w	8002856 <Vector1D4+0x296>
  if (sts & GINTSTS_IEPINT) {
 8002664:	0369      	lsls	r1, r5, #13
 8002666:	d51a      	bpl.n	800269e <Vector1D4+0xde>
    if (src & (1 << 0))
 8002668:	07e2      	lsls	r2, r4, #31
 800266a:	f100 813f 	bmi.w	80028ec <Vector1D4+0x32c>
    if (src & (1 << 1))
 800266e:	07a3      	lsls	r3, r4, #30
 8002670:	f100 8138 	bmi.w	80028e4 <Vector1D4+0x324>
    if (src & (1 << 2))
 8002674:	0760      	lsls	r0, r4, #29
 8002676:	f100 8131 	bmi.w	80028dc <Vector1D4+0x31c>
    if (src & (1 << 3))
 800267a:	0721      	lsls	r1, r4, #28
 800267c:	f100 812a 	bmi.w	80028d4 <Vector1D4+0x314>
    if (src & (1 << 4))
 8002680:	06e2      	lsls	r2, r4, #27
 8002682:	f100 8123 	bmi.w	80028cc <Vector1D4+0x30c>
    if (src & (1 << 5))
 8002686:	06a3      	lsls	r3, r4, #26
 8002688:	f100 811c 	bmi.w	80028c4 <Vector1D4+0x304>
    if (src & (1 << 6))
 800268c:	0660      	lsls	r0, r4, #25
 800268e:	f100 8115 	bmi.w	80028bc <Vector1D4+0x2fc>
    if (src & (1 << 7))
 8002692:	0621      	lsls	r1, r4, #24
 8002694:	f100 810e 	bmi.w	80028b4 <Vector1D4+0x2f4>
    if (src & (1 << 8))
 8002698:	05e2      	lsls	r2, r4, #23
 800269a:	f100 80e0 	bmi.w	800285e <Vector1D4+0x29e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 800269e:	06eb      	lsls	r3, r5, #27
 80026a0:	f100 80a2 	bmi.w	80027e8 <Vector1D4+0x228>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 80026a4:	4b7c      	ldr	r3, [pc, #496]	; (8002898 <Vector1D4+0x2d8>)
 80026a6:	421d      	tst	r5, r3
 80026a8:	f000 80ce 	beq.w	8002848 <Vector1D4+0x288>
 80026ac:	f1b9 0901 	subs.w	r9, r9, #1
 80026b0:	f000 80ca 	beq.w	8002848 <Vector1D4+0x288>
  sts  = otgp->GINTSTS;
 80026b4:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 80026ba:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 80026be:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 80026c0:	f040 815f 	bne.w	8002982 <Vector1D4+0x3c2>
  if (sts & GINTSTS_WKUPINT) {
 80026c4:	2d00      	cmp	r5, #0
 80026c6:	da86      	bge.n	80025d6 <Vector1D4+0x16>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80026c8:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80026cc:	0798      	lsls	r0, r3, #30
 80026ce:	d005      	beq.n	80026dc <Vector1D4+0x11c>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80026d0:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80026d4:	f023 0303 	bic.w	r3, r3, #3
 80026d8:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otg_enable_ep(usbp);
 80026dc:	f7ff fbc8 	bl	8001e70 <otg_enable_ep.constprop.0>
    otgp->DCTL &= ~DCTL_RWUSIG;
 80026e0:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 80026e4:	4630      	mov	r0, r6
    otgp->DCTL &= ~DCTL_RWUSIG;
 80026e6:	f023 0301 	bic.w	r3, r3, #1
 80026ea:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 80026ee:	f7fe fb2f 	bl	8000d50 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 80026f2:	0529      	lsls	r1, r5, #20
 80026f4:	f57f af72 	bpl.w	80025dc <Vector1D4+0x1c>
    otg_disable_ep(usbp);
 80026f8:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 80026fc:	f7ff fbe0 	bl	8001ec0 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 8002700:	4630      	mov	r0, r6
 8002702:	f7fe fb0d 	bl	8000d20 <_usb_suspend>
 8002706:	e769      	b.n	80025dc <Vector1D4+0x1c>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002708:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 800270a:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 800270e:	f04f 0a01 	mov.w	sl, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002712:	460c      	mov	r4, r1
 8002714:	e008      	b.n	8002728 <Vector1D4+0x168>
 8002716:	3401      	adds	r4, #1
 8002718:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800271c:	b2e4      	uxtb	r4, r4
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	429c      	cmp	r4, r3
 8002722:	4621      	mov	r1, r4
 8002724:	f63f af7c 	bhi.w	8002620 <Vector1D4+0x60>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002728:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 800272c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002730:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002734:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002738:	d1ed      	bne.n	8002716 <Vector1D4+0x156>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 800273a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800273e:	2b00      	cmp	r3, #0
 8002740:	dae9      	bge.n	8002716 <Vector1D4+0x156>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002742:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002746:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 800274a:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800274e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002752:	2b00      	cmp	r3, #0
 8002754:	dbfb      	blt.n	800274e <Vector1D4+0x18e>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002756:	0189      	lsls	r1, r1, #6
 8002758:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800275c:	f041 0120 	orr.w	r1, r1, #32
 8002760:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002762:	6913      	ldr	r3, [r2, #16]
 8002764:	0699      	lsls	r1, r3, #26
 8002766:	d4fc      	bmi.n	8002762 <Vector1D4+0x1a2>
  chSysPolledDelayX(cycles);
 8002768:	2012      	movs	r0, #18
 800276a:	f000 ff09 	bl	8003580 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 800276e:	8933      	ldrh	r3, [r6, #8]
 8002770:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 8002774:	fa0a f104 	lsl.w	r1, sl, r4
 8002778:	68d2      	ldr	r2, [r2, #12]
 800277a:	ea23 0301 	bic.w	r3, r3, r1
 800277e:	6892      	ldr	r2, [r2, #8]
 8002780:	8133      	strh	r3, [r6, #8]
 8002782:	2a00      	cmp	r2, #0
 8002784:	d0c7      	beq.n	8002716 <Vector1D4+0x156>
 8002786:	4621      	mov	r1, r4
 8002788:	4630      	mov	r0, r6
 800278a:	4790      	blx	r2
 800278c:	e7c3      	b.n	8002716 <Vector1D4+0x156>
  stm32_otg_t *otgp = usbp->otg;
 800278e:	f8d6 a090 	ldr.w	sl, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002792:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 8002794:	f04f 0b01 	mov.w	fp, #1
 8002798:	e007      	b.n	80027aa <Vector1D4+0x1ea>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800279a:	3401      	adds	r4, #1
 800279c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80027a0:	b2e4      	uxtb	r4, r4
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	429c      	cmp	r4, r3
 80027a6:	f63f af3e 	bhi.w	8002626 <Vector1D4+0x66>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80027aa:	eb0a 1244 	add.w	r2, sl, r4, lsl #5
 80027ae:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 80027b2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80027b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027ba:	d1ee      	bne.n	800279a <Vector1D4+0x1da>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80027bc:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 80027c0:	eb06 0184 	add.w	r1, r6, r4, lsl #2
 80027c4:	fa0b f204 	lsl.w	r2, fp, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	dae6      	bge.n	800279a <Vector1D4+0x1da>
      _usb_isr_invoke_out_cb(usbp, ep);
 80027cc:	8973      	ldrh	r3, [r6, #10]
 80027ce:	4630      	mov	r0, r6
 80027d0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80027d4:	4621      	mov	r1, r4
 80027d6:	ea23 0302 	bic.w	r3, r3, r2
 80027da:	f8dc 200c 	ldr.w	r2, [ip, #12]
 80027de:	8173      	strh	r3, [r6, #10]
 80027e0:	2a00      	cmp	r2, #0
 80027e2:	d0da      	beq.n	800279a <Vector1D4+0x1da>
 80027e4:	4790      	blx	r2
 80027e6:	e7d8      	b.n	800279a <Vector1D4+0x1da>
  sts = usbp->otg->GRXSTSP;
 80027e8:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 80027ec:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80027ee:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80027f2:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 80027f6:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80027fa:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80027fe:	f000 808c 	beq.w	800291a <Vector1D4+0x35a>
 8002802:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 8002806:	f47f af4d 	bne.w	80026a4 <Vector1D4+0xe4>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800280a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 8002812:	2a00      	cmp	r2, #0
 8002814:	f43f af46 	beq.w	80026a4 <Vector1D4+0xe4>
      w = *fifop;
 8002818:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 800281c:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 800281e:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002822:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 8002824:	d101      	bne.n	800282a <Vector1D4+0x26a>
      w = *fifop;
 8002826:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 800282a:	2b07      	cmp	r3, #7
    i++;
 800282c:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002830:	d804      	bhi.n	800283c <Vector1D4+0x27c>
      *buf++ = (uint8_t)w;
 8002832:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002836:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 800283a:	4608      	mov	r0, r1
  while (i < n) {
 800283c:	429a      	cmp	r2, r3
 800283e:	d1ee      	bne.n	800281e <Vector1D4+0x25e>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8002840:	4b15      	ldr	r3, [pc, #84]	; (8002898 <Vector1D4+0x2d8>)
 8002842:	421d      	tst	r5, r3
 8002844:	f47f af32 	bne.w	80026ac <Vector1D4+0xec>
  OSAL_IRQ_EPILOGUE();
 8002848:	4812      	ldr	r0, [pc, #72]	; (8002894 <Vector1D4+0x2d4>)
 800284a:	f000 ff31 	bl	80036b0 <__trace_isr_leave>
}
 800284e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002852:	f001 bdbd 	b.w	80043d0 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8002856:	2008      	movs	r0, #8
 8002858:	f7ff fd82 	bl	8002360 <otg_epout_handler.constprop.0>
 800285c:	e702      	b.n	8002664 <Vector1D4+0xa4>
      otg_epin_handler(usbp, 8);
 800285e:	2008      	movs	r0, #8
 8002860:	f7ff fe26 	bl	80024b0 <otg_epin_handler.constprop.0>
 8002864:	e71b      	b.n	800269e <Vector1D4+0xde>
      otg_epout_handler(usbp, 7);
 8002866:	2007      	movs	r0, #7
 8002868:	f7ff fd7a 	bl	8002360 <otg_epout_handler.constprop.0>
 800286c:	e6f7      	b.n	800265e <Vector1D4+0x9e>
      otg_epout_handler(usbp, 6);
 800286e:	2006      	movs	r0, #6
 8002870:	f7ff fd76 	bl	8002360 <otg_epout_handler.constprop.0>
 8002874:	e6f0      	b.n	8002658 <Vector1D4+0x98>
      otg_epout_handler(usbp, 5);
 8002876:	2005      	movs	r0, #5
 8002878:	f7ff fd72 	bl	8002360 <otg_epout_handler.constprop.0>
 800287c:	e6e9      	b.n	8002652 <Vector1D4+0x92>
      otg_epout_handler(usbp, 4);
 800287e:	2004      	movs	r0, #4
 8002880:	f7ff fd6e 	bl	8002360 <otg_epout_handler.constprop.0>
 8002884:	e6e2      	b.n	800264c <Vector1D4+0x8c>
      otg_epout_handler(usbp, 3);
 8002886:	2003      	movs	r0, #3
 8002888:	f7ff fd6a 	bl	8002360 <otg_epout_handler.constprop.0>
 800288c:	e6db      	b.n	8002646 <Vector1D4+0x86>
 800288e:	bf00      	nop
 8002890:	24000128 	.word	0x24000128
 8002894:	080051f8 	.word	0x080051f8
 8002898:	04000030 	.word	0x04000030
      otg_epout_handler(usbp, 2);
 800289c:	2002      	movs	r0, #2
 800289e:	f7ff fd5f 	bl	8002360 <otg_epout_handler.constprop.0>
 80028a2:	e6cd      	b.n	8002640 <Vector1D4+0x80>
      otg_epout_handler(usbp, 1);
 80028a4:	2001      	movs	r0, #1
 80028a6:	f7ff fd5b 	bl	8002360 <otg_epout_handler.constprop.0>
 80028aa:	e6c6      	b.n	800263a <Vector1D4+0x7a>
      otg_epout_handler(usbp, 0);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7ff fd57 	bl	8002360 <otg_epout_handler.constprop.0>
 80028b2:	e6bf      	b.n	8002634 <Vector1D4+0x74>
      otg_epin_handler(usbp, 7);
 80028b4:	2007      	movs	r0, #7
 80028b6:	f7ff fdfb 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028ba:	e6ed      	b.n	8002698 <Vector1D4+0xd8>
      otg_epin_handler(usbp, 6);
 80028bc:	2006      	movs	r0, #6
 80028be:	f7ff fdf7 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028c2:	e6e6      	b.n	8002692 <Vector1D4+0xd2>
      otg_epin_handler(usbp, 5);
 80028c4:	2005      	movs	r0, #5
 80028c6:	f7ff fdf3 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028ca:	e6df      	b.n	800268c <Vector1D4+0xcc>
      otg_epin_handler(usbp, 4);
 80028cc:	2004      	movs	r0, #4
 80028ce:	f7ff fdef 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028d2:	e6d8      	b.n	8002686 <Vector1D4+0xc6>
      otg_epin_handler(usbp, 3);
 80028d4:	2003      	movs	r0, #3
 80028d6:	f7ff fdeb 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028da:	e6d1      	b.n	8002680 <Vector1D4+0xc0>
      otg_epin_handler(usbp, 2);
 80028dc:	2002      	movs	r0, #2
 80028de:	f7ff fde7 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028e2:	e6ca      	b.n	800267a <Vector1D4+0xba>
      otg_epin_handler(usbp, 1);
 80028e4:	2001      	movs	r0, #1
 80028e6:	f7ff fde3 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028ea:	e6c3      	b.n	8002674 <Vector1D4+0xb4>
      otg_epin_handler(usbp, 0);
 80028ec:	2000      	movs	r0, #0
 80028ee:	f7ff fddf 	bl	80024b0 <otg_epin_handler.constprop.0>
 80028f2:	e6bc      	b.n	800266e <Vector1D4+0xae>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	f023 0308 	bic.w	r3, r3, #8
 80028fa:	61bb      	str	r3, [r7, #24]
    if (usbp->state == USB_SUSPENDED) {
 80028fc:	7833      	ldrb	r3, [r6, #0]
 80028fe:	2b05      	cmp	r3, #5
 8002900:	f47f ae86 	bne.w	8002610 <Vector1D4+0x50>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002904:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002908:	4630      	mov	r0, r6
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 800290a:	f023 0303 	bic.w	r3, r3, #3
 800290e:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002912:	f7fe fa1d 	bl	8000d50 <_usb_wakeup>
    _usb_isr_invoke_sof_cb(usbp);
 8002916:	6874      	ldr	r4, [r6, #4]
 8002918:	e67a      	b.n	8002610 <Vector1D4+0x50>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 800291a:	1c98      	adds	r0, r3, #2
 800291c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8002926:	e9dc 4300 	ldrd	r4, r3, [ip]
 800292a:	eba4 0e03 	sub.w	lr, r4, r3
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800292e:	f8dc 4008 	ldr.w	r4, [ip, #8]
  while (i < n) {
 8002932:	b1d2      	cbz	r2, 800296a <Vector1D4+0x3aa>
      w = *fifop;
 8002934:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8002938:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 800293a:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 800293e:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8002940:	d101      	bne.n	8002946 <Vector1D4+0x386>
      w = *fifop;
 8002942:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8002946:	459e      	cmp	lr, r3
    i++;
 8002948:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 800294c:	d904      	bls.n	8002958 <Vector1D4+0x398>
      *buf++ = (uint8_t)w;
 800294e:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002952:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002956:	460c      	mov	r4, r1
  while (i < n) {
 8002958:	429a      	cmp	r2, r3
 800295a:	d1ee      	bne.n	800293a <Vector1D4+0x37a>
      usbp->epc[ep]->out_state->rxbuf += n;
 800295c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f8d3 c018 	ldr.w	ip, [r3, #24]
      usbp->epc[ep]->out_state->rxcnt += n;
 8002966:	e9dc 3401 	ldrd	r3, r4, [ip, #4]
    if (n < max) {
 800296a:	4572      	cmp	r2, lr
 800296c:	d204      	bcs.n	8002978 <Vector1D4+0x3b8>
      usbp->epc[ep]->out_state->rxbuf += n;
 800296e:	4414      	add	r4, r2
      usbp->epc[ep]->out_state->rxcnt += n;
 8002970:	441a      	add	r2, r3
 8002972:	e9cc 2401 	strd	r2, r4, [ip, #4]
 8002976:	e695      	b.n	80026a4 <Vector1D4+0xe4>
      usbp->epc[ep]->out_state->rxbuf += max;
 8002978:	4474      	add	r4, lr
      usbp->epc[ep]->out_state->rxcnt += max;
 800297a:	4473      	add	r3, lr
 800297c:	e9cc 3401 	strd	r3, r4, [ip, #4]
 8002980:	e690      	b.n	80026a4 <Vector1D4+0xe4>
    _usb_reset(usbp);
 8002982:	4805      	ldr	r0, [pc, #20]	; (8002998 <Vector1D4+0x3d8>)
 8002984:	f7fe f9ac 	bl	8000ce0 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8002988:	4804      	ldr	r0, [pc, #16]	; (800299c <Vector1D4+0x3dc>)
 800298a:	f000 fe91 	bl	80036b0 <__trace_isr_leave>
}
 800298e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002992:	f001 bd1d 	b.w	80043d0 <__port_irq_epilogue>
 8002996:	bf00      	nop
 8002998:	24000128 	.word	0x24000128
 800299c:	080051f8 	.word	0x080051f8

080029a0 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 80029a0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80029a4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80029a8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 80029ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029b0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
	...

080029c0 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 80029c0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80029c4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80029c8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 80029cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029d0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
	...

080029e0 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80029e0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80029e4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80029e8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 80029ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029f0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
	...

08002a00 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8002a00:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002a04:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002a08:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002a0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a10:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
	...

08002a20 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8002a20:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002a22:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 8002a24:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 8002a26:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002a28:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 8002a2a:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002a2c:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 8002a2e:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 8002a30:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 8002a32:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002a34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 8002a38:	f04f 34ff 	mov.w	r4, #4294967295
 8002a3c:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8002a3e:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8002a40:	b142      	cbz	r2, 8002a54 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002a42:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8002a44:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002a46:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8002a4a:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002a4c:	f240 1301 	movw	r3, #257	; 0x101
 8002a50:	600b      	str	r3, [r1, #0]
}
 8002a52:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002a54:	6982      	ldr	r2, [r0, #24]
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <spi_lld_configure.isra.0+0x50>)
}
 8002a58:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8002a60:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002a62:	f240 1301 	movw	r3, #257	; 0x101
 8002a66:	600b      	str	r3, [r1, #0]
}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	ffff3e1f 	.word	0xffff3e1f
 8002a70:	dfb9ffff 	.word	0xdfb9ffff
	...

08002a80 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8002a80:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8002a84:	b410      	push	{r4}
  if (spip->is_bdma)
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d034      	beq.n	8002af4 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8002a8a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002a8c:	e9d3 4100 	ldrd	r4, r1, [r3]
 8002a90:	680a      	ldr	r2, [r1, #0]
 8002a92:	f022 020f 	bic.w	r2, r2, #15
 8002a96:	600a      	str	r2, [r1, #0]
 8002a98:	7a19      	ldrb	r1, [r3, #8]
 8002a9a:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 8002a9c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 8002a9e:	fa03 f101 	lsl.w	r1, r3, r1
 8002aa2:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8002aa4:	6854      	ldr	r4, [r2, #4]
 8002aa6:	6821      	ldr	r1, [r4, #0]
 8002aa8:	f021 010f 	bic.w	r1, r1, #15
 8002aac:	6021      	str	r1, [r4, #0]
 8002aae:	7a11      	ldrb	r1, [r2, #8]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	408b      	lsls	r3, r1
 8002ab4:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8002ab6:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <spi_lld_stop_abort+0x154>)
 8002ab8:	4298      	cmp	r0, r3
 8002aba:	d03a      	beq.n	8002b32 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8002abc:	4b46      	ldr	r3, [pc, #280]	; (8002bd8 <spi_lld_stop_abort+0x158>)
 8002abe:	4298      	cmp	r0, r3
 8002ac0:	d04b      	beq.n	8002b5a <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8002ac2:	4b46      	ldr	r3, [pc, #280]	; (8002bdc <spi_lld_stop_abort+0x15c>)
 8002ac4:	4298      	cmp	r0, r3
 8002ac6:	d05c      	beq.n	8002b82 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8002ac8:	4b45      	ldr	r3, [pc, #276]	; (8002be0 <spi_lld_stop_abort+0x160>)
 8002aca:	4298      	cmp	r0, r3
 8002acc:	d06d      	beq.n	8002baa <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 8002ace:	4b45      	ldr	r3, [pc, #276]	; (8002be4 <spi_lld_stop_abort+0x164>)
 8002ad0:	4298      	cmp	r0, r3
 8002ad2:	d151      	bne.n	8002b78 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 8002ad4:	4b44      	ldr	r3, [pc, #272]	; (8002be8 <spi_lld_stop_abort+0x168>)
 8002ad6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002ada:	f042 0220 	orr.w	r2, r2, #32
 8002ade:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002ae2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002ae6:	f022 0220 	bic.w	r2, r2, #32
 8002aea:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002aee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002af2:	e041      	b.n	8002b78 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 8002af4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002af6:	6822      	ldr	r2, [r4, #0]
 8002af8:	6813      	ldr	r3, [r2, #0]
 8002afa:	f023 031f 	bic.w	r3, r3, #31
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	6813      	ldr	r3, [r2, #0]
 8002b02:	07d9      	lsls	r1, r3, #31
 8002b04:	d4fc      	bmi.n	8002b00 <spi_lld_stop_abort+0x80>
 8002b06:	7b22      	ldrb	r2, [r4, #12]
 8002b08:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 8002b0a:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 8002b0c:	4093      	lsls	r3, r2
 8002b0e:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 8002b10:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 8002b12:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 8002b14:	6813      	ldr	r3, [r2, #0]
 8002b16:	f023 031f 	bic.w	r3, r3, #31
 8002b1a:	6013      	str	r3, [r2, #0]
 8002b1c:	6813      	ldr	r3, [r2, #0]
 8002b1e:	07db      	lsls	r3, r3, #31
 8002b20:	d4fc      	bmi.n	8002b1c <spi_lld_stop_abort+0x9c>
 8002b22:	7b0c      	ldrb	r4, [r1, #12]
 8002b24:	233d      	movs	r3, #61	; 0x3d
 8002b26:	684a      	ldr	r2, [r1, #4]
 8002b28:	40a3      	lsls	r3, r4
 8002b2a:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 8002b2c:	4b29      	ldr	r3, [pc, #164]	; (8002bd4 <spi_lld_stop_abort+0x154>)
 8002b2e:	4298      	cmp	r0, r3
 8002b30:	d1c4      	bne.n	8002abc <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 8002b32:	4b2d      	ldr	r3, [pc, #180]	; (8002be8 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8002b34:	69c1      	ldr	r1, [r0, #28]
 8002b36:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002b3a:	6840      	ldr	r0, [r0, #4]
 8002b3c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8002b40:	bc10      	pop	{r4}
 8002b42:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002b46:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002b4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b4e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002b52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002b56:	f7ff bf63 	b.w	8002a20 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8002b5a:	4b23      	ldr	r3, [pc, #140]	; (8002be8 <spi_lld_stop_abort+0x168>)
 8002b5c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002b68:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002b70:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b78:	69c1      	ldr	r1, [r0, #28]
}
 8002b7a:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 8002b7c:	6840      	ldr	r0, [r0, #4]
 8002b7e:	f7ff bf4f 	b.w	8002a20 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <spi_lld_stop_abort+0x168>)
 8002b84:	69c1      	ldr	r1, [r0, #28]
 8002b86:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b8a:	6840      	ldr	r0, [r0, #4]
 8002b8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8002b90:	bc10      	pop	{r4}
 8002b92:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002b96:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8002ba6:	f7ff bf3b 	b.w	8002a20 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <spi_lld_stop_abort+0x168>)
 8002bac:	69c1      	ldr	r1, [r0, #28]
 8002bae:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002bb2:	6840      	ldr	r0, [r0, #4]
 8002bb4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8002bb8:	bc10      	pop	{r4}
 8002bba:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002bbe:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002bc2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002bc6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002bce:	f7ff bf27 	b.w	8002a20 <spi_lld_configure.isra.0>
 8002bd2:	bf00      	nop
 8002bd4:	240001dc 	.word	0x240001dc
 8002bd8:	24000218 	.word	0x24000218
 8002bdc:	24000254 	.word	0x24000254
 8002be0:	24000290 	.word	0x24000290
 8002be4:	240002cc 	.word	0x240002cc
 8002be8:	58024400 	.word	0x58024400
 8002bec:	00000000 	.word	0x00000000

08002bf0 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8002bf0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002bf2:	4c16      	ldr	r4, [pc, #88]	; (8002c4c <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002bf4:	4816      	ldr	r0, [pc, #88]	; (8002c50 <VectorCC+0x60>)
 8002bf6:	f000 fd43 	bl	8003680 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002bfa:	69e2      	ldr	r2, [r4, #28]
 8002bfc:	6953      	ldr	r3, [r2, #20]
 8002bfe:	6911      	ldr	r1, [r2, #16]
 8002c00:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002c02:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002c04:	065b      	lsls	r3, r3, #25
 8002c06:	d406      	bmi.n	8002c16 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 8002c08:	4811      	ldr	r0, [pc, #68]	; (8002c50 <VectorCC+0x60>)
 8002c0a:	f000 fd51 	bl	80036b0 <__trace_isr_leave>
}
 8002c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002c12:	f001 bbdd 	b.w	80043d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002c16:	4620      	mov	r0, r4
 8002c18:	f7ff ff32 	bl	8002a80 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002c1c:	6863      	ldr	r3, [r4, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	b10b      	cbz	r3, 8002c26 <VectorCC+0x36>
 8002c22:	4620      	mov	r0, r4
 8002c24:	4798      	blx	r3
 8002c26:	2330      	movs	r3, #48	; 0x30
 8002c28:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002c2c:	f06f 0112 	mvn.w	r1, #18
 8002c30:	4808      	ldr	r0, [pc, #32]	; (8002c54 <VectorCC+0x64>)
 8002c32:	f001 f945 	bl	8003ec0 <chThdResumeI>
 8002c36:	2300      	movs	r3, #0
 8002c38:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002c3c:	4804      	ldr	r0, [pc, #16]	; (8002c50 <VectorCC+0x60>)
 8002c3e:	f000 fd37 	bl	80036b0 <__trace_isr_leave>
}
 8002c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002c46:	f001 bbc3 	b.w	80043d0 <__port_irq_epilogue>
 8002c4a:	bf00      	nop
 8002c4c:	240001dc 	.word	0x240001dc
 8002c50:	08005264 	.word	0x08005264
 8002c54:	240001e4 	.word	0x240001e4
	...

08002c60 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8002c60:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002c62:	4c16      	ldr	r4, [pc, #88]	; (8002cbc <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002c64:	4816      	ldr	r0, [pc, #88]	; (8002cc0 <VectorD0+0x60>)
 8002c66:	f000 fd0b 	bl	8003680 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002c6a:	69e2      	ldr	r2, [r4, #28]
 8002c6c:	6953      	ldr	r3, [r2, #20]
 8002c6e:	6911      	ldr	r1, [r2, #16]
 8002c70:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002c72:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002c74:	065b      	lsls	r3, r3, #25
 8002c76:	d406      	bmi.n	8002c86 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8002c78:	4811      	ldr	r0, [pc, #68]	; (8002cc0 <VectorD0+0x60>)
 8002c7a:	f000 fd19 	bl	80036b0 <__trace_isr_leave>
}
 8002c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002c82:	f001 bba5 	b.w	80043d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002c86:	4620      	mov	r0, r4
 8002c88:	f7ff fefa 	bl	8002a80 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002c8c:	6863      	ldr	r3, [r4, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	b10b      	cbz	r3, 8002c96 <VectorD0+0x36>
 8002c92:	4620      	mov	r0, r4
 8002c94:	4798      	blx	r3
 8002c96:	2330      	movs	r3, #48	; 0x30
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f06f 0112 	mvn.w	r1, #18
 8002ca0:	4808      	ldr	r0, [pc, #32]	; (8002cc4 <VectorD0+0x64>)
 8002ca2:	f001 f90d 	bl	8003ec0 <chThdResumeI>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002cac:	4804      	ldr	r0, [pc, #16]	; (8002cc0 <VectorD0+0x60>)
 8002cae:	f000 fcff 	bl	80036b0 <__trace_isr_leave>
}
 8002cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002cb6:	f001 bb8b 	b.w	80043d0 <__port_irq_epilogue>
 8002cba:	bf00      	nop
 8002cbc:	24000218 	.word	0x24000218
 8002cc0:	08005258 	.word	0x08005258
 8002cc4:	24000220 	.word	0x24000220
	...

08002cd0 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8002cd0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002cd2:	4c16      	ldr	r4, [pc, #88]	; (8002d2c <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002cd4:	4816      	ldr	r0, [pc, #88]	; (8002d30 <Vector10C+0x60>)
 8002cd6:	f000 fcd3 	bl	8003680 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002cda:	69e2      	ldr	r2, [r4, #28]
 8002cdc:	6953      	ldr	r3, [r2, #20]
 8002cde:	6911      	ldr	r1, [r2, #16]
 8002ce0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002ce2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002ce4:	065b      	lsls	r3, r3, #25
 8002ce6:	d406      	bmi.n	8002cf6 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 8002ce8:	4811      	ldr	r0, [pc, #68]	; (8002d30 <Vector10C+0x60>)
 8002cea:	f000 fce1 	bl	80036b0 <__trace_isr_leave>
}
 8002cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002cf2:	f001 bb6d 	b.w	80043d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7ff fec2 	bl	8002a80 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002cfc:	6863      	ldr	r3, [r4, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	b10b      	cbz	r3, 8002d06 <Vector10C+0x36>
 8002d02:	4620      	mov	r0, r4
 8002d04:	4798      	blx	r3
 8002d06:	2330      	movs	r3, #48	; 0x30
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f06f 0112 	mvn.w	r1, #18
 8002d10:	4808      	ldr	r0, [pc, #32]	; (8002d34 <Vector10C+0x64>)
 8002d12:	f001 f8d5 	bl	8003ec0 <chThdResumeI>
 8002d16:	2300      	movs	r3, #0
 8002d18:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002d1c:	4804      	ldr	r0, [pc, #16]	; (8002d30 <Vector10C+0x60>)
 8002d1e:	f000 fcc7 	bl	80036b0 <__trace_isr_leave>
}
 8002d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002d26:	f001 bb53 	b.w	80043d0 <__port_irq_epilogue>
 8002d2a:	bf00      	nop
 8002d2c:	24000254 	.word	0x24000254
 8002d30:	0800524c 	.word	0x0800524c
 8002d34:	2400025c 	.word	0x2400025c
	...

08002d40 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8002d40:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002d42:	4c16      	ldr	r4, [pc, #88]	; (8002d9c <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002d44:	4816      	ldr	r0, [pc, #88]	; (8002da0 <Vector194+0x60>)
 8002d46:	f000 fc9b 	bl	8003680 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002d4a:	69e2      	ldr	r2, [r4, #28]
 8002d4c:	6953      	ldr	r3, [r2, #20]
 8002d4e:	6911      	ldr	r1, [r2, #16]
 8002d50:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002d52:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002d54:	065b      	lsls	r3, r3, #25
 8002d56:	d406      	bmi.n	8002d66 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8002d58:	4811      	ldr	r0, [pc, #68]	; (8002da0 <Vector194+0x60>)
 8002d5a:	f000 fca9 	bl	80036b0 <__trace_isr_leave>
}
 8002d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002d62:	f001 bb35 	b.w	80043d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002d66:	4620      	mov	r0, r4
 8002d68:	f7ff fe8a 	bl	8002a80 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002d6c:	6863      	ldr	r3, [r4, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	b10b      	cbz	r3, 8002d76 <Vector194+0x36>
 8002d72:	4620      	mov	r0, r4
 8002d74:	4798      	blx	r3
 8002d76:	2330      	movs	r3, #48	; 0x30
 8002d78:	f383 8811 	msr	BASEPRI, r3
 8002d7c:	f06f 0112 	mvn.w	r1, #18
 8002d80:	4808      	ldr	r0, [pc, #32]	; (8002da4 <Vector194+0x64>)
 8002d82:	f001 f89d 	bl	8003ec0 <chThdResumeI>
 8002d86:	2300      	movs	r3, #0
 8002d88:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002d8c:	4804      	ldr	r0, [pc, #16]	; (8002da0 <Vector194+0x60>)
 8002d8e:	f000 fc8f 	bl	80036b0 <__trace_isr_leave>
}
 8002d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002d96:	f001 bb1b 	b.w	80043d0 <__port_irq_epilogue>
 8002d9a:	bf00      	nop
 8002d9c:	24000290 	.word	0x24000290
 8002da0:	08005240 	.word	0x08005240
 8002da4:	24000298 	.word	0x24000298
	...

08002db0 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8002db0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002db2:	4c16      	ldr	r4, [pc, #88]	; (8002e0c <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002db4:	4816      	ldr	r0, [pc, #88]	; (8002e10 <Vector198+0x60>)
 8002db6:	f000 fc63 	bl	8003680 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002dba:	69e2      	ldr	r2, [r4, #28]
 8002dbc:	6953      	ldr	r3, [r2, #20]
 8002dbe:	6911      	ldr	r1, [r2, #16]
 8002dc0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002dc2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002dc4:	065b      	lsls	r3, r3, #25
 8002dc6:	d406      	bmi.n	8002dd6 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8002dc8:	4811      	ldr	r0, [pc, #68]	; (8002e10 <Vector198+0x60>)
 8002dca:	f000 fc71 	bl	80036b0 <__trace_isr_leave>
}
 8002dce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002dd2:	f001 bafd 	b.w	80043d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002dd6:	4620      	mov	r0, r4
 8002dd8:	f7ff fe52 	bl	8002a80 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002ddc:	6863      	ldr	r3, [r4, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	b10b      	cbz	r3, 8002de6 <Vector198+0x36>
 8002de2:	4620      	mov	r0, r4
 8002de4:	4798      	blx	r3
 8002de6:	2330      	movs	r3, #48	; 0x30
 8002de8:	f383 8811 	msr	BASEPRI, r3
 8002dec:	f06f 0112 	mvn.w	r1, #18
 8002df0:	4808      	ldr	r0, [pc, #32]	; (8002e14 <Vector198+0x64>)
 8002df2:	f001 f865 	bl	8003ec0 <chThdResumeI>
 8002df6:	2300      	movs	r3, #0
 8002df8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002dfc:	4804      	ldr	r0, [pc, #16]	; (8002e10 <Vector198+0x60>)
 8002dfe:	f000 fc57 	bl	80036b0 <__trace_isr_leave>
}
 8002e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002e06:	f001 bae3 	b.w	80043d0 <__port_irq_epilogue>
 8002e0a:	bf00      	nop
 8002e0c:	240002cc 	.word	0x240002cc
 8002e10:	08005234 	.word	0x08005234
 8002e14:	240002d4 	.word	0x240002d4
	...

08002e20 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8002e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8002e24:	4d2d      	ldr	r5, [pc, #180]	; (8002edc <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8002e26:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8002e28:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8002ee0 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 8002e2c:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8002e2e:	4f2d      	ldr	r7, [pc, #180]	; (8002ee4 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 8002e30:	f7fd fec6 	bl	8000bc0 <spiObjectInit>
  SPID1.spi       = SPI1;
 8002e34:	4b2c      	ldr	r3, [pc, #176]	; (8002ee8 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 8002e36:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8002e3a:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 8002e3c:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8002e3e:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8002e40:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8002e42:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8002e44:	4e29      	ldr	r6, [pc, #164]	; (8002eec <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8002e46:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 8002e4a:	4d29      	ldr	r5, [pc, #164]	; (8002ef0 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8002e4c:	f7fe fa28 	bl	80012a0 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8002e50:	4628      	mov	r0, r5
 8002e52:	f7fd feb5 	bl	8000bc0 <spiObjectInit>
  SPID2.spi       = SPI2;
 8002e56:	4b27      	ldr	r3, [pc, #156]	; (8002ef4 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8002e58:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8002e5c:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 8002e5e:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8002e60:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8002e62:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8002e64:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8002e66:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 8002e6a:	4d23      	ldr	r5, [pc, #140]	; (8002ef8 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8002e6c:	f7fe fa18 	bl	80012a0 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8002e70:	4628      	mov	r0, r5
 8002e72:	f7fd fea5 	bl	8000bc0 <spiObjectInit>
  SPID3.spi       = SPI3;
 8002e76:	4b21      	ldr	r3, [pc, #132]	; (8002efc <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8002e78:	210a      	movs	r1, #10
 8002e7a:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 8002e7c:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 8002e7e:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 8002e82:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8002e84:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8002e86:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8002e8a:	f7fe fa09 	bl	80012a0 <nvicEnableVector>
  spiObjectInit(&SPID5);
 8002e8e:	4630      	mov	r0, r6
 8002e90:	f7fd fe96 	bl	8000bc0 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8002e94:	4d1a      	ldr	r5, [pc, #104]	; (8002f00 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 8002e96:	4b1b      	ldr	r3, [pc, #108]	; (8002f04 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8002e98:	210a      	movs	r1, #10
 8002e9a:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 8002e9c:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 8002ea0:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 8002ea2:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8002ea4:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8002ea6:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8002eaa:	f7fe f9f9 	bl	80012a0 <nvicEnableVector>
  spiObjectInit(&SPID6);
 8002eae:	4628      	mov	r0, r5
 8002eb0:	f7fd fe86 	bl	8000bc0 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8002eb4:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 8002eb6:	4914      	ldr	r1, [pc, #80]	; (8002f08 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8002eb8:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 8002ebc:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8002ec0:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 8002ec4:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8002ec6:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 8002ec8:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8002eca:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8002ecc:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8002ece:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 8002ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8002ed6:	f7fe b9e3 	b.w	80012a0 <nvicEnableVector>
 8002eda:	bf00      	nop
 8002edc:	240001dc 	.word	0x240001dc
 8002ee0:	00010016 	.word	0x00010016
 8002ee4:	00010046 	.word	0x00010046
 8002ee8:	40013000 	.word	0x40013000
 8002eec:	24000290 	.word	0x24000290
 8002ef0:	24000218 	.word	0x24000218
 8002ef4:	40003800 	.word	0x40003800
 8002ef8:	24000254 	.word	0x24000254
 8002efc:	40003c00 	.word	0x40003c00
 8002f00:	240002cc 	.word	0x240002cc
 8002f04:	40015000 	.word	0x40015000
 8002f08:	58001400 	.word	0x58001400
 8002f0c:	00000000 	.word	0x00000000

08002f10 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8002f10:	4a12      	ldr	r2, [pc, #72]	; (8002f5c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8002f12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8002f16:	2100      	movs	r1, #0
 8002f18:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8002f1c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8002f20:	b430      	push	{r4, r5}
 8002f22:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8002f26:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 8002f2a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8002f2e:	4c0c      	ldr	r4, [pc, #48]	; (8002f60 <st_lld_init+0x50>)
 8002f30:	f040 0001 	orr.w	r0, r0, #1
 8002f34:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8002f38:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 8002f3a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8002f3e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002f40:	4302      	orrs	r2, r0
 8002f42:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8002f44:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8002f48:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8002f4a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8002f4c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8002f4e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8002f50:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8002f52:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8002f54:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8002f56:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8002f58:	bc30      	pop	{r4, r5}
 8002f5a:	4770      	bx	lr
 8002f5c:	58024400 	.word	0x58024400
 8002f60:	5c001000 	.word	0x5c001000
	...

08002f70 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8002f70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8002f74:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8002f76:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8002f78:	68d3      	ldr	r3, [r2, #12]
 8002f7a:	400b      	ands	r3, r1
 8002f7c:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 8002f7e:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8002f80:	ea6f 0101 	mvn.w	r1, r1
 8002f84:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8002f86:	d400      	bmi.n	8002f8a <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8002f88:	bd08      	pop	{r3, pc}
 8002f8a:	2330      	movs	r3, #48	; 0x30
 8002f8c:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8002f90:	f000 faee 	bl	8003570 <chSysTimerHandlerI>
 8002f94:	2300      	movs	r3, #0
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	bd08      	pop	{r3, pc}
 8002f9c:	0000      	movs	r0, r0
	...

08002fa0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8002fa0:	4a02      	ldr	r2, [pc, #8]	; (8002fac <notify1+0xc>)
 8002fa2:	6813      	ldr	r3, [r2, #0]
 8002fa4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002fa8:	6013      	str	r3, [r2, #0]
}
 8002faa:	4770      	bx	lr
 8002fac:	40011000 	.word	0x40011000

08002fb0 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8002fb0:	4a02      	ldr	r2, [pc, #8]	; (8002fbc <notify5+0xc>)
 8002fb2:	6813      	ldr	r3, [r2, #0]
 8002fb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002fb8:	6013      	str	r3, [r2, #0]
}
 8002fba:	4770      	bx	lr
 8002fbc:	40005000 	.word	0x40005000

08002fc0 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8002fc0:	b570      	push	{r4, r5, r6, lr}

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8002fc2:	4d19      	ldr	r5, [pc, #100]	; (8003028 <sd_lld_init+0x68>)
void sd_lld_init(void) {
 8002fc4:	b082      	sub	sp, #8
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8002fc6:	4c19      	ldr	r4, [pc, #100]	; (800302c <sd_lld_init+0x6c>)
  sdObjectInit(&SD1);
 8002fc8:	4628      	mov	r0, r5
  SD1.clock = STM32_USART1CLK;
 8002fca:	4e19      	ldr	r6, [pc, #100]	; (8003030 <sd_lld_init+0x70>)
  sdObjectInit(&SD1);
 8002fcc:	f7fd fdb0 	bl	8000b30 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8002fd0:	f105 000c 	add.w	r0, r5, #12
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	2210      	movs	r2, #16
 8002fd8:	4916      	ldr	r1, [pc, #88]	; (8003034 <sd_lld_init+0x74>)
 8002fda:	9500      	str	r5, [sp, #0]
 8002fdc:	f7fd fc00 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8002fe0:	2210      	movs	r2, #16
 8002fe2:	4915      	ldr	r1, [pc, #84]	; (8003038 <sd_lld_init+0x78>)
 8002fe4:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8002fe8:	4b14      	ldr	r3, [pc, #80]	; (800303c <sd_lld_init+0x7c>)
 8002fea:	9500      	str	r5, [sp, #0]
 8002fec:	f7fd fc90 	bl	8000910 <oqObjectInit>
  SD1.usart = USART1;
 8002ff0:	4b13      	ldr	r3, [pc, #76]	; (8003040 <sd_lld_init+0x80>)
  sdObjectInit(&SD5);
 8002ff2:	4620      	mov	r0, r4
  SD1.clock = STM32_USART1CLK;
 8002ff4:	e9c5 3615 	strd	r3, r6, [r5, #84]	; 0x54
  sdObjectInit(&SD5);
 8002ff8:	f7fd fd9a 	bl	8000b30 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8002ffc:	f104 000c 	add.w	r0, r4, #12
 8003000:	2300      	movs	r3, #0
 8003002:	2210      	movs	r2, #16
 8003004:	490f      	ldr	r1, [pc, #60]	; (8003044 <sd_lld_init+0x84>)
 8003006:	9400      	str	r4, [sp, #0]
 8003008:	f7fd fbea 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 800300c:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <sd_lld_init+0x88>)
 800300e:	2210      	movs	r2, #16
 8003010:	490e      	ldr	r1, [pc, #56]	; (800304c <sd_lld_init+0x8c>)
 8003012:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003016:	9400      	str	r4, [sp, #0]
 8003018:	f7fd fc7a 	bl	8000910 <oqObjectInit>
  SD5.usart = UART5;
 800301c:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <sd_lld_init+0x90>)
 800301e:	e9c4 3615 	strd	r3, r6, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8003022:	b002      	add	sp, #8
 8003024:	bd70      	pop	{r4, r5, r6, pc}
 8003026:	bf00      	nop
 8003028:	24000308 	.word	0x24000308
 800302c:	24000368 	.word	0x24000368
 8003030:	05f5e100 	.word	0x05f5e100
 8003034:	240003c8 	.word	0x240003c8
 8003038:	240003e8 	.word	0x240003e8
 800303c:	08002fa1 	.word	0x08002fa1
 8003040:	40011000 	.word	0x40011000
 8003044:	240003d8 	.word	0x240003d8
 8003048:	08002fb1 	.word	0x08002fb1
 800304c:	240003f8 	.word	0x240003f8
 8003050:	40005000 	.word	0x40005000
	...

08003060 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8003060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if (config == NULL)
 8003064:	2900      	cmp	r1, #0
 8003066:	d036      	beq.n	80030d6 <sd_lld_start+0x76>
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8003068:	7a03      	ldrb	r3, [r0, #8]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800306a:	f240 162d 	movw	r6, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800306e:	e9d1 c200 	ldrd	ip, r2, [r1]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003072:	e9d1 7502 	ldrd	r7, r5, [r1, #8]
  if (sdp->state == SD_STOP) {
 8003076:	2b01      	cmp	r3, #1
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003078:	ea46 0602 	orr.w	r6, r6, r2
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800307c:	ea4f 035c 	mov.w	r3, ip, lsr #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003080:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003084:	f045 0501 	orr.w	r5, r5, #1
    if (config->cr1 & USART_CR1_OVER8)
 8003088:	f402 4e00 	and.w	lr, r2, #32768	; 0x8000
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 800308c:	f402 6180 	and.w	r1, r2, #1024	; 0x400
  if (sdp->state == SD_STOP) {
 8003090:	d045      	beq.n	800311e <sd_lld_start+0xbe>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003092:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003094:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003096:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003098:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 800309c:	f1be 0f00 	cmp.w	lr, #0
 80030a0:	d005      	beq.n	80030ae <sd_lld_start+0x4e>
      brr = ((brr & ~7) * 2) | (brr & 7);
 80030a2:	f023 0c07 	bic.w	ip, r3, #7
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  u->BRR = brr;
 80030ae:	60e3      	str	r3, [r4, #12]
  u->ICR = 0xFFFFFFFFU;
 80030b0:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80030b4:	6067      	str	r7, [r4, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80030b6:	60a5      	str	r5, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80030b8:	6026      	str	r6, [r4, #0]
  u->ICR = 0xFFFFFFFFU;
 80030ba:	6223      	str	r3, [r4, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 80030bc:	b309      	cbz	r1, 8003102 <sd_lld_start+0xa2>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 80030be:	f012 2210 	ands.w	r2, r2, #268439552	; 0x10001000
 80030c2:	d04a      	beq.n	800315a <sd_lld_start+0xfa>
 80030c4:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80030c8:	bf14      	ite	ne
 80030ca:	23ff      	movne	r3, #255	; 0xff
 80030cc:	233f      	moveq	r3, #63	; 0x3f
      sdp->rxmask = 0x7F;
 80030ce:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
}
 80030d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 80030d6:	7a05      	ldrb	r5, [r0, #8]
 80030d8:	2d01      	cmp	r5, #1
 80030da:	d017      	beq.n	800310c <sd_lld_start+0xac>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80030dc:	6d83      	ldr	r3, [r0, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80030de:	2440      	movs	r4, #64	; 0x40
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80030e0:	492c      	ldr	r1, [pc, #176]	; (8003194 <sd_lld_start+0x134>)
 80030e2:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
  USART_TypeDef *u = sdp->usart;
 80030e6:	6d42      	ldr	r2, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80030e8:	fba1 1303 	umull	r1, r3, r1, r3
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80030ec:	f240 112d 	movw	r1, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80030f0:	0b1b      	lsrs	r3, r3, #12
  u->BRR = brr;
 80030f2:	60d3      	str	r3, [r2, #12]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80030f4:	2301      	movs	r3, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80030f6:	6054      	str	r4, [r2, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80030f8:	6093      	str	r3, [r2, #8]
  u->ICR = 0xFFFFFFFFU;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80030fe:	6011      	str	r1, [r2, #0]
  u->ICR = 0xFFFFFFFFU;
 8003100:	6213      	str	r3, [r2, #32]
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003102:	23ff      	movs	r3, #255	; 0xff
      sdp->rxmask = 0x7F;
 8003104:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 800310c:	f240 162d 	movw	r6, #301	; 0x12d
 8003110:	2740      	movs	r7, #64	; 0x40
 8003112:	468e      	mov	lr, r1
 8003114:	460a      	mov	r2, r1
 8003116:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800311a:	f44f 4c16 	mov.w	ip, #38400	; 0x9600
    if (&SD1 == sdp) {
 800311e:	4c1e      	ldr	r4, [pc, #120]	; (8003198 <sd_lld_start+0x138>)
 8003120:	42a0      	cmp	r0, r4
 8003122:	d01f      	beq.n	8003164 <sd_lld_start+0x104>
    if (&SD5 == sdp) {
 8003124:	4c1d      	ldr	r4, [pc, #116]	; (800319c <sd_lld_start+0x13c>)
 8003126:	42a0      	cmp	r0, r4
 8003128:	d1b3      	bne.n	8003092 <sd_lld_start+0x32>
  RCC_C1->APB1LENR |= mask;
 800312a:	4c1d      	ldr	r4, [pc, #116]	; (80031a0 <sd_lld_start+0x140>)
 800312c:	f8d4 80e8 	ldr.w	r8, [r4, #232]	; 0xe8
 8003130:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003134:	f8c4 80e8 	str.w	r8, [r4, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003138:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 800313c:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003140:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003144:	f8d4 4110 	ldr.w	r4, [r4, #272]	; 0x110
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003148:	6d84      	ldr	r4, [r0, #88]	; 0x58
 800314a:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 800314c:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800314e:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003152:	f1be 0f00 	cmp.w	lr, #0
 8003156:	d1a4      	bne.n	80030a2 <sd_lld_start+0x42>
 8003158:	e7a9      	b.n	80030ae <sd_lld_start+0x4e>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 800315a:	237f      	movs	r3, #127	; 0x7f
      sdp->rxmask = 0x7F;
 800315c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  RCC_C1->APB2ENR |= mask;
 8003164:	4c0e      	ldr	r4, [pc, #56]	; (80031a0 <sd_lld_start+0x140>)
 8003166:	f8d4 80f0 	ldr.w	r8, [r4, #240]	; 0xf0
 800316a:	f048 0810 	orr.w	r8, r8, #16
 800316e:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003172:	f8d4 8118 	ldr.w	r8, [r4, #280]	; 0x118
 8003176:	f048 0810 	orr.w	r8, r8, #16
 800317a:	f8c4 8118 	str.w	r8, [r4, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800317e:	f8d4 4118 	ldr.w	r4, [r4, #280]	; 0x118
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003182:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003184:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003186:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003188:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 800318c:	f1be 0f00 	cmp.w	lr, #0
 8003190:	d187      	bne.n	80030a2 <sd_lld_start+0x42>
 8003192:	e78c      	b.n	80030ae <sd_lld_start+0x4e>
 8003194:	1b4e81b5 	.word	0x1b4e81b5
 8003198:	24000308 	.word	0x24000308
 800319c:	24000368 	.word	0x24000368
 80031a0:	58024400 	.word	0x58024400
	...

080031b0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80031b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 80031b4:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80031b6:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80031b8:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80031ba:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 80031bc:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80031be:	d156      	bne.n	800326e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 80031c0:	05e2      	lsls	r2, r4, #23
 80031c2:	d448      	bmi.n	8003256 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 80031c4:	06a0      	lsls	r0, r4, #26
 80031c6:	d510      	bpl.n	80031ea <sd_lld_serve_interrupt+0x3a>
 80031c8:	f04f 0830 	mov.w	r8, #48	; 0x30
 80031cc:	2700      	movs	r7, #0
 80031ce:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80031d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80031d4:	4630      	mov	r0, r6
 80031d6:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 80031da:	4019      	ands	r1, r3
 80031dc:	f7fd fcc8 	bl	8000b70 <sdIncomingDataI>
 80031e0:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 80031e4:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 80031e6:	06a3      	lsls	r3, r4, #26
 80031e8:	d4f1      	bmi.n	80031ce <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80031ea:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80031ee:	f01a 0f80 	tst.w	sl, #128	; 0x80
 80031f2:	d01d      	beq.n	8003230 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 80031f4:	0621      	lsls	r1, r4, #24
 80031f6:	d51b      	bpl.n	8003230 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 80031f8:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80031fc:	2730      	movs	r7, #48	; 0x30
 80031fe:	f04f 0900 	mov.w	r9, #0
 8003202:	e005      	b.n	8003210 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8003204:	62a8      	str	r0, [r5, #40]	; 0x28
 8003206:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 800320a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 800320c:	0622      	lsls	r2, r4, #24
 800320e:	d50f      	bpl.n	8003230 <sd_lld_serve_interrupt+0x80>
 8003210:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8003214:	4640      	mov	r0, r8
 8003216:	f7fd fbbb 	bl	8000990 <oqGetI>
      if (b < MSG_OK) {
 800321a:	2800      	cmp	r0, #0
 800321c:	daf2      	bge.n	8003204 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 800321e:	2108      	movs	r1, #8
 8003220:	1d30      	adds	r0, r6, #4
 8003222:	f000 ff0d 	bl	8004040 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8003226:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800322a:	2300      	movs	r3, #0
 800322c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8003230:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003234:	d00b      	beq.n	800324e <sd_lld_serve_interrupt+0x9e>
 8003236:	0663      	lsls	r3, r4, #25
 8003238:	d509      	bpl.n	800324e <sd_lld_serve_interrupt+0x9e>
 800323a:	2330      	movs	r3, #48	; 0x30
 800323c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003240:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8003244:	429a      	cmp	r2, r3
 8003246:	d02d      	beq.n	80032a4 <sd_lld_serve_interrupt+0xf4>
 8003248:	2300      	movs	r3, #0
 800324a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800324e:	f8c5 a000 	str.w	sl, [r5]
}
 8003252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003256:	2330      	movs	r3, #48	; 0x30
 8003258:	f383 8811 	msr	BASEPRI, r3
 800325c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003260:	1d30      	adds	r0, r6, #4
 8003262:	f000 feed 	bl	8004040 <chEvtBroadcastFlagsI>
 8003266:	2300      	movs	r3, #0
 8003268:	f383 8811 	msr	BASEPRI, r3
}
 800326c:	e7aa      	b.n	80031c4 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 800326e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8003272:	07e3      	lsls	r3, r4, #31
 8003274:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8003278:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 800327c:	bf48      	it	mi
 800327e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 8003282:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 8003284:	bf48      	it	mi
 8003286:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 800328a:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 800328c:	bf48      	it	mi
 800328e:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8003292:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8003296:	1d30      	adds	r0, r6, #4
 8003298:	f000 fed2 	bl	8004040 <chEvtBroadcastFlagsI>
 800329c:	2300      	movs	r3, #0
 800329e:	f383 8811 	msr	BASEPRI, r3
}
 80032a2:	e78d      	b.n	80031c0 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80032a4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0ce      	beq.n	8003248 <sd_lld_serve_interrupt+0x98>
 80032aa:	2110      	movs	r1, #16
 80032ac:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 80032ae:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 80032b2:	f000 fec5 	bl	8004040 <chEvtBroadcastFlagsI>
 80032b6:	e7c7      	b.n	8003248 <sd_lld_serve_interrupt+0x98>
	...

080032c0 <__early_init>:
  RCC->AHB4RSTR |= mask;
 80032c0:	4a6c      	ldr	r2, [pc, #432]	; (8003474 <__early_init+0x1b4>)
 80032c2:	f240 70ff 	movw	r0, #2047	; 0x7ff
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80032c6:	2300      	movs	r3, #0
 80032c8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80032cc:	4301      	orrs	r1, r0
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80032ce:	b430      	push	{r4, r5}
 80032d0:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80032d4:	4c68      	ldr	r4, [pc, #416]	; (8003478 <__early_init+0x1b8>)
 80032d6:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  gpiop->OSPEEDR = config->ospeedr;
 80032da:	4d68      	ldr	r5, [pc, #416]	; (800347c <__early_init+0x1bc>)
 80032dc:	400c      	ands	r4, r1
  gpiop->OTYPER  = config->otyper;
 80032de:	4968      	ldr	r1, [pc, #416]	; (8003480 <__early_init+0x1c0>)
 80032e0:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80032e4:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80032e8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80032ec:	4304      	orrs	r4, r0
 80032ee:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 80032f2:	f8d2 4108 	ldr.w	r4, [r2, #264]	; 0x108
 80032f6:	4304      	orrs	r4, r0
 80032f8:	4862      	ldr	r0, [pc, #392]	; (8003484 <__early_init+0x1c4>)
 80032fa:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 80032fe:	2480      	movs	r4, #128	; 0x80
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8003300:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003304:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  gpiop->OTYPER  = config->otyper;
 8003308:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800330a:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800330c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 800330e:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003310:	220a      	movs	r2, #10
 8003312:	4d5d      	ldr	r5, [pc, #372]	; (8003488 <__early_init+0x1c8>)
 8003314:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003316:	4a5d      	ldr	r2, [pc, #372]	; (800348c <__early_init+0x1cc>)
 8003318:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800331a:	4a5d      	ldr	r2, [pc, #372]	; (8003490 <__early_init+0x1d0>)
 800331c:	600a      	str	r2, [r1, #0]
  gpiop->OSPEEDR = config->ospeedr;
 800331e:	4a5d      	ldr	r2, [pc, #372]	; (8003494 <__early_init+0x1d4>)
  gpiop->OTYPER  = config->otyper;
 8003320:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003322:	6082      	str	r2, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003324:	4a5c      	ldr	r2, [pc, #368]	; (8003498 <__early_init+0x1d8>)
  gpiop->PUPDR   = config->pupdr;
 8003326:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 8003328:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800332a:	6202      	str	r2, [r0, #32]
  gpiop->AFRH    = config->afrh;
 800332c:	4a5b      	ldr	r2, [pc, #364]	; (800349c <__early_init+0x1dc>)
 800332e:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003330:	4a5b      	ldr	r2, [pc, #364]	; (80034a0 <__early_init+0x1e0>)
 8003332:	6002      	str	r2, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003334:	485b      	ldr	r0, [pc, #364]	; (80034a4 <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 8003336:	f8c1 3804 	str.w	r3, [r1, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800333a:	f8c1 0808 	str.w	r0, [r1, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800333e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  gpiop->OTYPER  = config->otyper;
 8003342:	4a59      	ldr	r2, [pc, #356]	; (80034a8 <__early_init+0x1e8>)
  gpiop->PUPDR   = config->pupdr;
 8003344:	f8c1 080c 	str.w	r0, [r1, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003348:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800334c:	f8c1 0814 	str.w	r0, [r1, #2068]	; 0x814
  gpiop->AFRH    = config->afrh;
 8003350:	f04f 1006 	mov.w	r0, #393222	; 0x60006
  gpiop->AFRL    = config->afrl;
 8003354:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003358:	f8c1 0824 	str.w	r0, [r1, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800335c:	4853      	ldr	r0, [pc, #332]	; (80034ac <__early_init+0x1ec>)
 800335e:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 8003362:	2040      	movs	r0, #64	; 0x40
  gpiop->OSPEEDR = config->ospeedr;
 8003364:	4952      	ldr	r1, [pc, #328]	; (80034b0 <__early_init+0x1f0>)
  gpiop->OTYPER  = config->otyper;
 8003366:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003368:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 800336a:	2110      	movs	r1, #16
 800336c:	60d1      	str	r1, [r2, #12]
  gpiop->AFRL    = config->afrl;
 800336e:	4951      	ldr	r1, [pc, #324]	; (80034b4 <__early_init+0x1f4>)
  gpiop->ODR     = config->odr;
 8003370:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003372:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003374:	4950      	ldr	r1, [pc, #320]	; (80034b8 <__early_init+0x1f8>)
 8003376:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003378:	4950      	ldr	r1, [pc, #320]	; (80034bc <__early_init+0x1fc>)
 800337a:	6011      	str	r1, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 800337c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
 8003380:	494f      	ldr	r1, [pc, #316]	; (80034c0 <__early_init+0x200>)
  gpiop->OTYPER  = config->otyper;
 8003382:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003384:	6091      	str	r1, [r2, #8]
  gpiop->ODR     = config->odr;
 8003386:	2104      	movs	r1, #4
  gpiop->PUPDR   = config->pupdr;
 8003388:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 800338a:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800338c:	494d      	ldr	r1, [pc, #308]	; (80034c4 <__early_init+0x204>)
 800338e:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003390:	f04f 31cc 	mov.w	r1, #3435973836	; 0xcccccccc
 8003394:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003396:	f101 415e 	add.w	r1, r1, #3724541952	; 0xde000000
 800339a:	f5a1 1108 	sub.w	r1, r1, #2228224	; 0x220000
 800339e:	f6a1 41f2 	subw	r1, r1, #3314	; 0xcf2
 80033a2:	6011      	str	r1, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80033a4:	4948      	ldr	r1, [pc, #288]	; (80034c8 <__early_init+0x208>)
  gpiop->OTYPER  = config->otyper;
 80033a6:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 80033aa:	f8c2 1408 	str.w	r1, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 80033ae:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 80033b2:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRH    = config->afrh;
 80033b6:	4845      	ldr	r0, [pc, #276]	; (80034cc <__early_init+0x20c>)
  gpiop->AFRL    = config->afrl;
 80033b8:	f8c2 5420 	str.w	r5, [r2, #1056]	; 0x420
  gpiop->MODER   = config->moder;
 80033bc:	f46f 75d5 	mvn.w	r5, #426	; 0x1aa
  gpiop->AFRH    = config->afrh;
 80033c0:	f8c2 0424 	str.w	r0, [r2, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 80033c4:	f1a0 5009 	sub.w	r0, r0, #574619648	; 0x22400000
  gpiop->OTYPER  = config->otyper;
 80033c8:	4941      	ldr	r1, [pc, #260]	; (80034d0 <__early_init+0x210>)
  gpiop->MODER   = config->moder;
 80033ca:	f5a0 3009 	sub.w	r0, r0, #140288	; 0x22400
 80033ce:	4428      	add	r0, r5
  gpiop->OSPEEDR = config->ospeedr;
 80033d0:	f644 45f0 	movw	r5, #19696	; 0x4cf0
  gpiop->MODER   = config->moder;
 80033d4:	f8c2 0400 	str.w	r0, [r2, #1024]	; 0x400
  gpiop->OTYPER  = config->otyper;
 80033d8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
  gpiop->OSPEEDR = config->ospeedr;
 80033dc:	483d      	ldr	r0, [pc, #244]	; (80034d4 <__early_init+0x214>)
  gpiop->OTYPER  = config->otyper;
 80033de:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80033e0:	6088      	str	r0, [r1, #8]
  gpiop->ODR     = config->odr;
 80033e2:	f44f 6080 	mov.w	r0, #1024	; 0x400
  gpiop->PUPDR   = config->pupdr;
 80033e6:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 80033e8:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80033ea:	483b      	ldr	r0, [pc, #236]	; (80034d8 <__early_init+0x218>)
 80033ec:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80033ee:	483b      	ldr	r0, [pc, #236]	; (80034dc <__early_init+0x21c>)
 80033f0:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80033f2:	f1a0 50d5 	sub.w	r0, r0, #446693376	; 0x1aa00000
 80033f6:	f5a0 10d4 	sub.w	r0, r0, #1736704	; 0x1a8000
 80033fa:	f2a0 5072 	subw	r0, r0, #1394	; 0x572
 80033fe:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8003400:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003402:	6095      	str	r5, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003404:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003406:	6154      	str	r4, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003408:	4c35      	ldr	r4, [pc, #212]	; (80034e0 <__early_init+0x220>)
  gpiop->OTYPER  = config->otyper;
 800340a:	4836      	ldr	r0, [pc, #216]	; (80034e4 <__early_init+0x224>)
  gpiop->AFRL    = config->afrl;
 800340c:	6214      	str	r4, [r2, #32]
  gpiop->OSPEEDR = config->ospeedr;
 800340e:	4d36      	ldr	r5, [pc, #216]	; (80034e8 <__early_init+0x228>)
  gpiop->MODER   = config->moder;
 8003410:	4c36      	ldr	r4, [pc, #216]	; (80034ec <__early_init+0x22c>)
  gpiop->AFRH    = config->afrh;
 8003412:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003414:	6014      	str	r4, [r2, #0]
 8003416:	f04f 34ff 	mov.w	r4, #4294967295
  gpiop->OTYPER  = config->otyper;
 800341a:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800341c:	6085      	str	r5, [r0, #8]
  gpiop->AFRL    = config->afrl;
 800341e:	f1a5 45ab 	sub.w	r5, r5, #1434451968	; 0x55800000
  gpiop->PUPDR   = config->pupdr;
 8003422:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 8003424:	f5a5 15dd 	sub.w	r5, r5, #1810432	; 0x1ba000
  gpiop->ODR     = config->odr;
 8003428:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800342a:	f6a5 757c 	subw	r5, r5, #3964	; 0xf7c
 800342e:	6205      	str	r5, [r0, #32]
  gpiop->MODER   = config->moder;
 8003430:	4d2f      	ldr	r5, [pc, #188]	; (80034f0 <__early_init+0x230>)
  gpiop->AFRH    = config->afrh;
 8003432:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003434:	6005      	str	r5, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8003436:	f8c1 3c04 	str.w	r3, [r1, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 800343a:	f8c1 3c08 	str.w	r3, [r1, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 800343e:	f8c1 3c0c 	str.w	r3, [r1, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 8003442:	f8c1 3c14 	str.w	r3, [r1, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 8003446:	f8c1 3c20 	str.w	r3, [r1, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 800344a:	f8c1 3c24 	str.w	r3, [r1, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 800344e:	f8c1 4c00 	str.w	r4, [r1, #3072]	; 0xc00
  gpiop->OTYPER  = config->otyper;
 8003452:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8003456:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 800345a:	f8c2 3c0c 	str.w	r3, [r2, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 800345e:	f8c2 3c14 	str.w	r3, [r2, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 8003462:	f8c2 3c20 	str.w	r3, [r2, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8003466:	f8c2 3c24 	str.w	r3, [r2, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 800346a:	f8c2 4c00 	str.w	r4, [r2, #3072]	; 0xc00

  stm32_gpio_init();
  stm32_clock_init();
}
 800346e:	bc30      	pop	{r4, r5}
  stm32_clock_init();
 8003470:	f7fd bffe 	b.w	8001470 <stm32_clock_init>
 8003474:	58024400 	.word	0x58024400
 8003478:	fffff800 	.word	0xfffff800
 800347c:	3ffd1417 	.word	0x3ffd1417
 8003480:	58020000 	.word	0x58020000
 8003484:	58020400 	.word	0x58020400
 8003488:	50cccccc 	.word	0x50cccccc
 800348c:	000aa770 	.word	0x000aa770
 8003490:	eaa8d7d6 	.word	0xeaa8d7d6
 8003494:	ff004fc0 	.word	0xff004fc0
 8003498:	00666000 	.word	0x00666000
 800349c:	cc880000 	.word	0xcc880000
 80034a0:	aaff7abf 	.word	0xaaff7abf
 80034a4:	07430000 	.word	0x07430000
 80034a8:	58020c00 	.word	0x58020c00
 80034ac:	f27effff 	.word	0xf27effff
 80034b0:	f07fd03f 	.word	0xf07fd03f
 80034b4:	500006cc 	.word	0x500006cc
 80034b8:	cc000ccc 	.word	0xcc000ccc
 80034bc:	af6a9fea 	.word	0xaf6a9fea
 80034c0:	ffffc01f 	.word	0xffffc01f
 80034c4:	c00000cc 	.word	0xc00000cc
 80034c8:	ffdfdfff 	.word	0xffdfdfff
 80034cc:	ccccc055 	.word	0xccccc055
 80034d0:	58021800 	.word	0x58021800
 80034d4:	ffdf1f3f 	.word	0xffdf1f3f
 80034d8:	00cc0ccc 	.word	0x00cc0ccc
 80034dc:	c555505c 	.word	0xc555505c
 80034e0:	00c0cc00 	.word	0x00c0cc00
 80034e4:	58022000 	.word	0x58022000
 80034e8:	0045ffcc 	.word	0x0045ffcc
 80034ec:	ffff7baf 	.word	0xffff7baf
 80034f0:	ff71aabb 	.word	0xff71aabb
	...

08003500 <boardInit>:
/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
}
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
	...

08003510 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8003510:	b530      	push	{r4, r5, lr}
 8003512:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8003514:	4d11      	ldr	r5, [pc, #68]	; (800355c <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8003516:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8003518:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 800351a:	4668      	mov	r0, sp
 800351c:	2404      	movs	r4, #4
 800351e:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 8003520:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 8003524:	f000 fd04 	bl	8003f30 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8003528:	4668      	mov	r0, sp
 800352a:	f000 fd11 	bl	8003f50 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800352e:	4668      	mov	r0, sp
 8003530:	f000 fd16 	bl	8003f60 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8003534:	3c01      	subs	r4, #1
 8003536:	d1f7      	bne.n	8003528 <chSysInit+0x18>
  tcp->offset = tm.best;
 8003538:	9b00      	ldr	r3, [sp, #0]
 800353a:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 800353c:	f000 fe70 	bl	8004220 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8003540:	f000 feb6 	bl	80042b0 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8003544:	f000 fed4 	bl	80042f0 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8003548:	4905      	ldr	r1, [pc, #20]	; (8003560 <chSysInit+0x50>)
 800354a:	4806      	ldr	r0, [pc, #24]	; (8003564 <chSysInit+0x54>)
 800354c:	f000 fb78 	bl	8003c40 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8003550:	2302      	movs	r3, #2
 8003552:	702b      	strb	r3, [r5, #0]
 8003554:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 8003558:	b007      	add	sp, #28
 800355a:	bd30      	pop	{r4, r5, pc}
 800355c:	24000dc8 	.word	0x24000dc8
 8003560:	08005274 	.word	0x08005274
 8003564:	24000408 	.word	0x24000408
	...

08003570 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8003570:	f000 b996 	b.w	80038a0 <chVTDoTickI>
	...

08003580 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8003580:	4a03      	ldr	r2, [pc, #12]	; (8003590 <chSysPolledDelayX+0x10>)
 8003582:	6851      	ldr	r1, [r2, #4]
 8003584:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8003586:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8003588:	4298      	cmp	r0, r3
 800358a:	d8fb      	bhi.n	8003584 <chSysPolledDelayX+0x4>
  }
}
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	e0001000 	.word	0xe0001000
	...

080035a0 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 80035a0:	4a02      	ldr	r2, [pc, #8]	; (80035ac <chRFCUCollectFaultsI+0xc>)
 80035a2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80035a4:	4303      	orrs	r3, r0
 80035a6:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	24000408 	.word	0x24000408

080035b0 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80035b0:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80035b2:	4c0c      	ldr	r4, [pc, #48]	; (80035e4 <trace_next.constprop.0+0x34>)
 80035b4:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 80035b8:	f7fd f88a 	bl	80006d0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80035bc:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80035c0:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 80035c4:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80035c6:	6068      	str	r0, [r5, #4]
 80035c8:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	f360 221f 	bfi	r2, r0, #8, #24
 80035d0:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 80035d4:	f104 0290 	add.w	r2, r4, #144	; 0x90
 80035d8:	428b      	cmp	r3, r1
 80035da:	bf28      	it	cs
 80035dc:	4613      	movcs	r3, r2
 80035de:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 80035e2:	bd38      	pop	{r3, r4, r5, pc}
 80035e4:	24000408 	.word	0x24000408
 80035e8:	e0001000 	.word	0xe0001000
 80035ec:	00000000 	.word	0x00000000

080035f0 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80035f0:	4602      	mov	r2, r0
 80035f2:	4907      	ldr	r1, [pc, #28]	; (8003610 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80035f4:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80035f6:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 80035fa:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80035fc:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003600:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003602:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003604:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003606:	f36f 0102 	bfc	r1, #0, #3
 800360a:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800360c:	d1f6      	bne.n	80035fc <__trace_object_init+0xc>
  }
}
 800360e:	4770      	bx	lr
 8003610:	0080ffff 	.word	0x0080ffff
	...

08003620 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8003620:	4b09      	ldr	r3, [pc, #36]	; (8003648 <__trace_ready+0x28>)
 8003622:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003626:	07d2      	lsls	r2, r2, #31
 8003628:	d500      	bpl.n	800362c <__trace_ready+0xc>
 800362a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800362c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 8003630:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003632:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8003636:	00d3      	lsls	r3, r2, #3
 8003638:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 800363c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003640:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003642:	bc10      	pop	{r4}
    trace_next(oip);
 8003644:	f7ff bfb4 	b.w	80035b0 <trace_next.constprop.0>
 8003648:	24000408 	.word	0x24000408
 800364c:	00000000 	.word	0x00000000

08003650 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8003650:	4b0a      	ldr	r3, [pc, #40]	; (800367c <__trace_switch+0x2c>)
 8003652:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003656:	0792      	lsls	r2, r2, #30
 8003658:	d500      	bpl.n	800365c <__trace_switch+0xc>
 800365a:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 800365c:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800365e:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 8003662:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8003666:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8003668:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800366a:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 800366e:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003672:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003674:	bc10      	pop	{r4}
    trace_next(oip);
 8003676:	f7ff bf9b 	b.w	80035b0 <trace_next.constprop.0>
 800367a:	bf00      	nop
 800367c:	24000408 	.word	0x24000408

08003680 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003680:	4a0a      	ldr	r2, [pc, #40]	; (80036ac <__trace_isr_enter+0x2c>)
 8003682:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 8003686:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003688:	f013 0404 	ands.w	r4, r3, #4
 800368c:	d000      	beq.n	8003690 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800368e:	bd10      	pop	{r4, pc}
 8003690:	2330      	movs	r3, #48	; 0x30
 8003692:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8003696:	2103      	movs	r1, #3
 8003698:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800369c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800369e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80036a0:	f7ff ff86 	bl	80035b0 <trace_next.constprop.0>
 80036a4:	f384 8811 	msr	BASEPRI, r4
}
 80036a8:	bd10      	pop	{r4, pc}
 80036aa:	bf00      	nop
 80036ac:	24000408 	.word	0x24000408

080036b0 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80036b0:	4a0a      	ldr	r2, [pc, #40]	; (80036dc <__trace_isr_leave+0x2c>)
 80036b2:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 80036b6:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80036b8:	f013 0404 	ands.w	r4, r3, #4
 80036bc:	d000      	beq.n	80036c0 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 80036be:	bd10      	pop	{r4, pc}
 80036c0:	2330      	movs	r3, #48	; 0x30
 80036c2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 80036c6:	2104      	movs	r1, #4
 80036c8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80036cc:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80036ce:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80036d0:	f7ff ff6e 	bl	80035b0 <trace_next.constprop.0>
 80036d4:	f384 8811 	msr	BASEPRI, r4
}
 80036d8:	bd10      	pop	{r4, pc}
 80036da:	bf00      	nop
 80036dc:	24000408 	.word	0x24000408

080036e0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80036e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e2:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80036e4:	4d14      	ldr	r5, [pc, #80]	; (8003738 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80036e6:	4603      	mov	r3, r0
 80036e8:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80036ea:	f105 0210 	add.w	r2, r5, #16
 80036ee:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 80036f0:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80036f2:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 80036f6:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 80036f8:	bf38      	it	cc
 80036fa:	2402      	movcc	r4, #2
 80036fc:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 80036fe:	692a      	ldr	r2, [r5, #16]
 8003700:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8003702:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8003704:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8003706:	612b      	str	r3, [r5, #16]
 8003708:	f7fc ffea 	bl	80006e0 <stStartAlarm>
  return stGetCounter();
 800370c:	f7fc ffe0 	bl	80006d0 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8003710:	1b82      	subs	r2, r0, r6
 8003712:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8003714:	42a2      	cmp	r2, r4
 8003716:	d207      	bcs.n	8003728 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8003718:	2f02      	cmp	r7, #2
 800371a:	d800      	bhi.n	800371e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800371c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800371e:	2001      	movs	r0, #1
}
 8003720:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003724:	f7ff bf3c 	b.w	80035a0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8003728:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800372a:	1930      	adds	r0, r6, r4
 800372c:	4627      	mov	r7, r4
    now = newnow;
 800372e:	461e      	mov	r6, r3
 8003730:	f7fc ffe6 	bl	8000700 <stSetAlarm>
  while (true) {
 8003734:	e7ea      	b.n	800370c <vt_insert_first.constprop.0+0x2c>
 8003736:	bf00      	nop
 8003738:	24000408 	.word	0x24000408
 800373c:	00000000 	.word	0x00000000

08003740 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8003740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8003744:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80037e4 <vt_enqueue.constprop.0+0xa4>
 8003748:	4607      	mov	r7, r0
 800374a:	460e      	mov	r6, r1
  return stGetCounter();
 800374c:	f7fc ffc0 	bl	80006d0 <stGetCounter>
 8003750:	464b      	mov	r3, r9
 8003752:	4680      	mov	r8, r0
 8003754:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8003758:	429d      	cmp	r5, r3
 800375a:	d037      	beq.n	80037cc <vt_enqueue.constprop.0+0x8c>
 800375c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8003760:	68ab      	ldr	r3, [r5, #8]
 8003762:	1b04      	subs	r4, r0, r4
      delta = delay;
 8003764:	1934      	adds	r4, r6, r4
 8003766:	bf28      	it	cs
 8003768:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 800376a:	42a3      	cmp	r3, r4
 800376c:	d815      	bhi.n	800379a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 800376e:	429c      	cmp	r4, r3
 8003770:	d904      	bls.n	800377c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8003772:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8003774:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8003776:	68ab      	ldr	r3, [r5, #8]
 8003778:	42a3      	cmp	r3, r4
 800377a:	d3fa      	bcc.n	8003772 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 800377c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800377e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8003782:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8003784:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8003788:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 800378a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 800378c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 800378e:	1b1b      	subs	r3, r3, r4
 8003790:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8003792:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8003796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 800379a:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 800379c:	f04f 0502 	mov.w	r5, #2
 80037a0:	bf38      	it	cc
 80037a2:	2602      	movcc	r6, #2
  stSetAlarm(time);
 80037a4:	eb08 0006 	add.w	r0, r8, r6
 80037a8:	f7fc ffaa 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 80037ac:	f7fc ff90 	bl	80006d0 <stGetCounter>
 80037b0:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 80037b4:	4546      	cmp	r6, r8
 80037b6:	d910      	bls.n	80037da <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80037b8:	2d02      	cmp	r5, #2
 80037ba:	d803      	bhi.n	80037c4 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 80037bc:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 80037c0:	68ab      	ldr	r3, [r5, #8]
 80037c2:	e7d4      	b.n	800376e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80037c4:	2001      	movs	r0, #1
 80037c6:	f7ff feeb 	bl	80035a0 <chRFCUCollectFaultsI>
 80037ca:	e7f7      	b.n	80037bc <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 80037cc:	4632      	mov	r2, r6
 80037ce:	4601      	mov	r1, r0
 80037d0:	4638      	mov	r0, r7
}
 80037d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 80037d6:	f7ff bf83 	b.w	80036e0 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 80037da:	3501      	adds	r5, #1
    now = newnow;
 80037dc:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 80037de:	462e      	mov	r6, r5
  while (true) {
 80037e0:	e7e0      	b.n	80037a4 <vt_enqueue.constprop.0+0x64>
 80037e2:	bf00      	nop
 80037e4:	24000408 	.word	0x24000408
	...

080037f0 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 80037f0:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 80037f2:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 80037f4:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 80037f6:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 80037f8:	f7ff bfa2 	b.w	8003740 <vt_enqueue.constprop.0>
 80037fc:	0000      	movs	r0, r0
	...

08003800 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8003800:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8003802:	4c23      	ldr	r4, [pc, #140]	; (8003890 <chVTDoResetI+0x90>)
 8003804:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8003806:	4298      	cmp	r0, r3
 8003808:	d00d      	beq.n	8003826 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800380a:	6803      	ldr	r3, [r0, #0]
 800380c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8003810:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8003812:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8003818:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 800381a:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800381c:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8003820:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8003822:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8003824:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8003826:	6802      	ldr	r2, [r0, #0]
 8003828:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 800382a:	2100      	movs	r1, #0
 800382c:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8003830:	6053      	str	r3, [r2, #4]
 8003832:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8003834:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8003836:	429a      	cmp	r2, r3
 8003838:	d021      	beq.n	800387e <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800383a:	6893      	ldr	r3, [r2, #8]
 800383c:	6881      	ldr	r1, [r0, #8]
 800383e:	440b      	add	r3, r1
 8003840:	6093      	str	r3, [r2, #8]
 8003842:	f7fc ff45 	bl	80006d0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8003846:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8003848:	6923      	ldr	r3, [r4, #16]
 800384a:	4604      	mov	r4, r0
 800384c:	1b42      	subs	r2, r0, r5
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	4293      	cmp	r3, r2
 8003852:	d9e7      	bls.n	8003824 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8003854:	441d      	add	r5, r3
 8003856:	2602      	movs	r6, #2
 8003858:	1a2d      	subs	r5, r5, r0
 800385a:	42b5      	cmp	r5, r6
 800385c:	bf38      	it	cc
 800385e:	4635      	movcc	r5, r6
  stSetAlarm(time);
 8003860:	1960      	adds	r0, r4, r5
 8003862:	f7fc ff4d 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003866:	f7fc ff33 	bl	80006d0 <stGetCounter>
 800386a:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 800386c:	42a5      	cmp	r5, r4
 800386e:	d90a      	bls.n	8003886 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8003870:	2e02      	cmp	r6, #2
 8003872:	d9d7      	bls.n	8003824 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003874:	2001      	movs	r0, #1
}
 8003876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800387a:	f7ff be91 	b.w	80035a0 <chRFCUCollectFaultsI>
}
 800387e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 8003882:	f7fc bf35 	b.w	80006f0 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8003886:	3601      	adds	r6, #1
    now = newnow;
 8003888:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 800388a:	4635      	mov	r5, r6
  while (true) {
 800388c:	e7e8      	b.n	8003860 <chVTDoResetI+0x60>
 800388e:	bf00      	nop
 8003890:	24000408 	.word	0x24000408
	...

080038a0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80038a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a4:	4e3c      	ldr	r6, [pc, #240]	; (8003998 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 80038a6:	2700      	movs	r7, #0
 80038a8:	f04f 0930 	mov.w	r9, #48	; 0x30
 80038ac:	f106 0810 	add.w	r8, r6, #16
 80038b0:	e009      	b.n	80038c6 <chVTDoTickI+0x26>
 80038b2:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80038b6:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 80038ba:	4620      	mov	r0, r4
 80038bc:	4798      	blx	r3
 80038be:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80038c2:	6963      	ldr	r3, [r4, #20]
 80038c4:	b9ab      	cbnz	r3, 80038f2 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80038c6:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 80038c8:	f7fc ff02 	bl	80006d0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80038cc:	69f3      	ldr	r3, [r6, #28]
 80038ce:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 80038d0:	68a2      	ldr	r2, [r4, #8]
 80038d2:	1ac1      	subs	r1, r0, r3
 80038d4:	428a      	cmp	r2, r1
 80038d6:	d82c      	bhi.n	8003932 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 80038d8:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 80038da:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80038de:	61f5      	str	r5, [r6, #28]
 80038e0:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80038e2:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80038e4:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80038e6:	6933      	ldr	r3, [r6, #16]
 80038e8:	4543      	cmp	r3, r8
 80038ea:	d1e2      	bne.n	80038b2 <chVTDoTickI+0x12>
  stStopAlarm();
 80038ec:	f7fc ff00 	bl	80006f0 <stStopAlarm>
}
 80038f0:	e7df      	b.n	80038b2 <chVTDoTickI+0x12>
  return stGetCounter();
 80038f2:	f7fc feed 	bl	80006d0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80038f6:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 80038f8:	eba0 0b05 	sub.w	fp, r0, r5
 80038fc:	4682      	mov	sl, r0
 80038fe:	455b      	cmp	r3, fp
 8003900:	d32f      	bcc.n	8003962 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8003902:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8003904:	4541      	cmp	r1, r8
 8003906:	d03d      	beq.n	8003984 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8003908:	688a      	ldr	r2, [r1, #8]
 800390a:	4293      	cmp	r3, r2
 800390c:	d904      	bls.n	8003918 <chVTDoTickI+0x78>
    dlp = dlp->next;
 800390e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8003910:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8003912:	688a      	ldr	r2, [r1, #8]
 8003914:	429a      	cmp	r2, r3
 8003916:	d3fa      	bcc.n	800390e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8003918:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 800391a:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 800391c:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8003920:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8003922:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8003924:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8003926:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 800392c:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 800392e:	61b3      	str	r3, [r6, #24]
}
 8003930:	e7c9      	b.n	80038c6 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8003932:	6931      	ldr	r1, [r6, #16]
 8003934:	4541      	cmp	r1, r8
 8003936:	d012      	beq.n	800395e <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8003938:	4413      	add	r3, r2
 800393a:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 800393c:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 800393e:	1a1b      	subs	r3, r3, r0
 8003940:	42bb      	cmp	r3, r7
 8003942:	461e      	mov	r6, r3
 8003944:	60a3      	str	r3, [r4, #8]
 8003946:	bf38      	it	cc
 8003948:	463e      	movcc	r6, r7
  stSetAlarm(time);
 800394a:	19a8      	adds	r0, r5, r6
 800394c:	f7fc fed8 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003950:	f7fc febe 	bl	80006d0 <stGetCounter>
 8003954:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8003956:	42ae      	cmp	r6, r5
 8003958:	d910      	bls.n	800397c <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800395a:	2f02      	cmp	r7, #2
 800395c:	d809      	bhi.n	8003972 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800395e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8003962:	2002      	movs	r0, #2
 8003964:	f7ff fe1c 	bl	80035a0 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 8003968:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800396a:	4541      	cmp	r1, r8
 800396c:	d012      	beq.n	8003994 <chVTDoTickI+0xf4>
 800396e:	465b      	mov	r3, fp
 8003970:	e7ca      	b.n	8003908 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003972:	2001      	movs	r0, #1
}
 8003974:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003978:	f7ff be12 	b.w	80035a0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 800397c:	3701      	adds	r7, #1
    now = newnow;
 800397e:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8003980:	463e      	mov	r6, r7
  while (true) {
 8003982:	e7e2      	b.n	800394a <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8003984:	442b      	add	r3, r5
 8003986:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8003988:	4651      	mov	r1, sl
 800398a:	4620      	mov	r0, r4
}
 800398c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8003990:	f7ff bea6 	b.w	80036e0 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8003994:	2200      	movs	r2, #0
 8003996:	e7f7      	b.n	8003988 <chVTDoTickI+0xe8>
 8003998:	24000408 	.word	0x24000408
 800399c:	00000000 	.word	0x00000000

080039a0 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80039a0:	b510      	push	{r4, lr}
 80039a2:	2330      	movs	r3, #48	; 0x30
 80039a4:	460c      	mov	r4, r1
 80039a6:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 80039aa:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d810      	bhi.n	80039d4 <__sch_wakeup+0x34>
 80039b2:	e8df f003 	tbb	[pc, r3]
 80039b6:	0f2b      	.short	0x0f2b
 80039b8:	070b270f 	.word	0x070b270f
 80039bc:	0f0f0b0f 	.word	0x0f0f0b0f
 80039c0:	0f0f      	.short	0x0f0f
 80039c2:	0b          	.byte	0x0b
 80039c3:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 80039c4:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 80039c6:	6893      	ldr	r3, [r2, #8]
 80039c8:	3301      	adds	r3, #1
 80039ca:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 80039cc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80039d0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80039d2:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 80039d4:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 80039d8:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 80039da:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 80039dc:	f7ff fe20 	bl	8003620 <__trace_ready>
  tp->state = CH_STATE_READY;
 80039e0:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80039e2:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 80039e4:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80039e6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 80039ea:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	428a      	cmp	r2, r1
 80039f0:	d2fb      	bcs.n	80039ea <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	2100      	movs	r1, #0
  p->next       = pqp;
 80039f6:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80039f8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80039fa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80039fc:	605c      	str	r4, [r3, #4]
 80039fe:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8003a02:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8003a04:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8003a06:	2200      	movs	r2, #0
 8003a08:	601a      	str	r2, [r3, #0]
    break;
 8003a0a:	e7e3      	b.n	80039d4 <__sch_wakeup+0x34>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f383 8811 	msr	BASEPRI, r3
}
 8003a12:	bd10      	pop	{r4, pc}
	...

08003a20 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8003a20:	b510      	push	{r4, lr}
 8003a22:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8003a24:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003a26:	f7ff fdfb 	bl	8003620 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003a2a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8003a2c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8003a2e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003a30:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003a34:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	428a      	cmp	r2, r1
 8003a3a:	d2fb      	bcs.n	8003a34 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 8003a3c:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 8003a3e:	4620      	mov	r0, r4
  p->next       = pqp;
 8003a40:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8003a42:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003a44:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003a46:	605c      	str	r4, [r3, #4]
 8003a48:	bd10      	pop	{r4, pc}
 8003a4a:	bf00      	nop
 8003a4c:	0000      	movs	r0, r0
	...

08003a50 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8003a50:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003a52:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8003a54:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8003a56:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8003a58:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 8003a5a:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8003a5e:	4620      	mov	r0, r4
  pqp->next       = p->next;
 8003a60:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8003a62:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003a64:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003a66:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003a6a:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 8003a6c:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 8003a6e:	f7ff fdef 	bl	8003650 <__trace_switch>
 8003a72:	4629      	mov	r1, r5
 8003a74:	4620      	mov	r0, r4
}
 8003a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003a7a:	f7fc bca1 	b.w	80003c0 <__port_switch>
 8003a7e:	bf00      	nop
 8003a80:	24000408 	.word	0x24000408
	...

08003a90 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003a90:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8003a92:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8003a94:	4c1c      	ldr	r4, [pc, #112]	; (8003b08 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003a96:	b087      	sub	sp, #28
 8003a98:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 8003a9a:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 8003a9c:	d01f      	beq.n	8003ade <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8003a9e:	4633      	mov	r3, r6
 8003aa0:	4a1a      	ldr	r2, [pc, #104]	; (8003b0c <chSchGoSleepTimeoutS+0x7c>)
 8003aa2:	4668      	mov	r0, sp
 8003aa4:	f7ff fea4 	bl	80037f0 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 8003aa8:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 8003aaa:	2201      	movs	r2, #1
  otp->state = newstate;
 8003aac:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003ab0:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 8003ab2:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 8003ab4:	682b      	ldr	r3, [r5, #0]
 8003ab6:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 8003ab8:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003aba:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 8003abe:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8003ac0:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 8003ac2:	f7ff fdc5 	bl	8003650 <__trace_switch>
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	4628      	mov	r0, r5
 8003aca:	f7fc fc79 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 8003ace:	9b00      	ldr	r3, [sp, #0]
 8003ad0:	b113      	cbz	r3, 8003ad8 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 8003ad2:	4668      	mov	r0, sp
 8003ad4:	f7ff fe94 	bl	8003800 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8003ad8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8003ada:	b007      	add	sp, #28
 8003adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 8003ade:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 8003ae0:	2201      	movs	r2, #1
  otp->state = newstate;
 8003ae2:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003ae6:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 8003aec:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003aee:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 8003af2:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8003af4:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 8003af6:	f7ff fdab 	bl	8003650 <__trace_switch>
 8003afa:	4638      	mov	r0, r7
 8003afc:	4631      	mov	r1, r6
 8003afe:	f7fc fc5f 	bl	80003c0 <__port_switch>
}
 8003b02:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8003b04:	b007      	add	sp, #28
 8003b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b08:	24000408 	.word	0x24000408
 8003b0c:	080039a1 	.word	0x080039a1

08003b10 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8003b10:	b570      	push	{r4, r5, r6, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003b12:	4e1c      	ldr	r6, [pc, #112]	; (8003b84 <chSchWakeupS+0x74>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8003b14:	4605      	mov	r5, r0
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8003b16:	6882      	ldr	r2, [r0, #8]
  thread_t *otp = __instance_get_currthread(oip);
 8003b18:	68f4      	ldr	r4, [r6, #12]
  ntp->u.rdymsg = msg;
 8003b1a:	6281      	str	r1, [r0, #40]	; 0x28
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8003b1c:	68a3      	ldr	r3, [r4, #8]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d91f      	bls.n	8003b62 <chSchWakeupS+0x52>
  __trace_ready(tp, tp->u.rdymsg);
 8003b22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b24:	4620      	mov	r0, r4
 8003b26:	f7ff fd7b 	bl	8003620 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003b2a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8003b2c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 8003b2e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003b30:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003b34:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	428a      	cmp	r2, r1
 8003b3a:	d8fb      	bhi.n	8003b34 <chSchWakeupS+0x24>
  p->prev       = pqp->prev;
 8003b3c:	685a      	ldr	r2, [r3, #4]
    /* The extracted thread is marked as current.*/
    ntp->state = CH_STATE_CURRENT;
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
 8003b3e:	4621      	mov	r1, r4
 8003b40:	4628      	mov	r0, r5
 8003b42:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 8003b46:	6014      	str	r4, [r2, #0]
    ntp->state = CH_STATE_CURRENT;
 8003b48:	2201      	movs	r2, #1
  pqp->prev     = p;
 8003b4a:	605c      	str	r4, [r3, #4]
 8003b4c:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8003b50:	60f5      	str	r5, [r6, #12]
    chSysSwitch(ntp, otp);
 8003b52:	f7ff fd7d 	bl	8003650 <__trace_switch>
 8003b56:	4621      	mov	r1, r4
 8003b58:	4628      	mov	r0, r5
  }
}
 8003b5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chSysSwitch(ntp, otp);
 8003b5e:	f7fc bc2f 	b.w	80003c0 <__port_switch>
  __trace_ready(tp, tp->u.rdymsg);
 8003b62:	f7ff fd5d 	bl	8003620 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003b66:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8003b68:	69ab      	ldr	r3, [r5, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8003b6a:	68a9      	ldr	r1, [r5, #8]
  tp->state = CH_STATE_READY;
 8003b6c:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
    pqp = pqp->next;
 8003b70:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	428a      	cmp	r2, r1
 8003b76:	d2fb      	bcs.n	8003b70 <chSchWakeupS+0x60>
  p->prev       = pqp->prev;
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	e9c5 3200 	strd	r3, r2, [r5]
  p->prev->next = p;
 8003b7e:	6015      	str	r5, [r2, #0]
  pqp->prev     = p;
 8003b80:	605d      	str	r5, [r3, #4]
}
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	24000408 	.word	0x24000408
	...

08003b90 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003b90:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <chSchIsPreemptionRequired+0x14>)
 8003b92:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003b94:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8003b96:	6890      	ldr	r0, [r2, #8]
 8003b98:	689b      	ldr	r3, [r3, #8]
#endif
}
 8003b9a:	4298      	cmp	r0, r3
 8003b9c:	bf94      	ite	ls
 8003b9e:	2000      	movls	r0, #0
 8003ba0:	2001      	movhi	r0, #1
 8003ba2:	4770      	bx	lr
 8003ba4:	24000408 	.word	0x24000408
	...

08003bb0 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8003bb0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003bb2:	4b13      	ldr	r3, [pc, #76]	; (8003c00 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8003bb4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8003bb6:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8003bb8:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 8003bba:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 8003bbc:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 8003bbe:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003bc0:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003bc2:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 8003bc6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 8003bc8:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 8003bca:	f7ff fd29 	bl	8003620 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003bce:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8003bd0:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 8003bd2:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003bd4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003bd8:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	428a      	cmp	r2, r1
 8003bde:	d8fb      	bhi.n	8003bd8 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 8003be0:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8003be2:	4621      	mov	r1, r4
  p->next       = pqp;
 8003be4:	6023      	str	r3, [r4, #0]
 8003be6:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8003be8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003bea:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003bec:	605c      	str	r4, [r3, #4]
 8003bee:	f7ff fd2f 	bl	8003650 <__trace_switch>
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	4628      	mov	r0, r5
}
 8003bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003bfa:	f7fc bbe1 	b.w	80003c0 <__port_switch>
 8003bfe:	bf00      	nop
 8003c00:	24000408 	.word	0x24000408
	...

08003c10 <chSchRescheduleS>:
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8003c10:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <chSchRescheduleS+0x14>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	6892      	ldr	r2, [r2, #8]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d901      	bls.n	8003c22 <chSchRescheduleS+0x12>
    __sch_reschedule_ahead();
 8003c1e:	f7ff bfc7 	b.w	8003bb0 <chSchDoPreemption>
}
 8003c22:	4770      	bx	lr
 8003c24:	24000408 	.word	0x24000408
	...

08003c30 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8003c30:	e7fe      	b.n	8003c30 <__idle_thread>
 8003c32:	bf00      	nop
	...

08003c40 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8003c40:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8003c42:	4b21      	ldr	r3, [pc, #132]	; (8003cc8 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8003c44:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 8003c46:	4604      	mov	r4, r0
 8003c48:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8003c4a:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 8003c4c:	460e      	mov	r6, r1
  oip->core_id = core_id;
 8003c4e:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 8003c50:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 8003c52:	f000 fb8d 	bl	8004370 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 8003c56:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 8003c5a:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 8003c5e:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8003c60:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 8003c62:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 8003c66:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 8003c6a:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 8003c6e:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 8003c72:	e9c4 4400 	strd	r4, r4, [r4]
 8003c76:	f7fc fd2b 	bl	80006d0 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8003c7a:	462b      	mov	r3, r5
 8003c7c:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8003c7e:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8003c82:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8003c86:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8003c8a:	f7ff fcb1 	bl	80035f0 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003c8e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8003c92:	2380      	movs	r3, #128	; 0x80
 8003c94:	4a0d      	ldr	r2, [pc, #52]	; (8003ccc <chInstanceObjectInit+0x8c>)
 8003c96:	4620      	mov	r0, r4
 8003c98:	f000 f822 	bl	8003ce0 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8003c9c:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003c9e:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 8003ca0:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8003ca2:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8003ca4:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003ca6:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 8003ca8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 8003cac:	4a08      	ldr	r2, [pc, #32]	; (8003cd0 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8003cae:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 8003cb0:	9200      	str	r2, [sp, #0]
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <chInstanceObjectInit+0x94>)
 8003cb4:	9505      	str	r5, [sp, #20]
 8003cb6:	9304      	str	r3, [sp, #16]
 8003cb8:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 8003cbc:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 8003cc0:	f000 f876 	bl	8003db0 <chThdCreateI>
  }
#endif
}
 8003cc4:	b006      	add	sp, #24
 8003cc6:	bd70      	pop	{r4, r5, r6, pc}
 8003cc8:	24000dc8 	.word	0x24000dc8
 8003ccc:	08005298 	.word	0x08005298
 8003cd0:	08005288 	.word	0x08005288
 8003cd4:	08003c31 	.word	0x08003c31
	...

08003ce0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8003ce0:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 8003ce2:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 8003ce4:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 8003ce6:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 8003ce8:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 8003cec:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 8003cee:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8003cf0:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8003cf4:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8003cf6:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8003cf8:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 8003cfa:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 8003cfe:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8003d02:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d04:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8003d08:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8003d0a:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8003d0e:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8003d12:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8003d14:	4608      	mov	r0, r1
  qp->prev = qp;
 8003d16:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8003d18:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 8003d1c:	bc10      	pop	{r4}
 8003d1e:	4770      	bx	lr

08003d20 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8003d20:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8003d22:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8003d26:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8003d28:	2100      	movs	r1, #0
  tp->owner             = oip;
 8003d2a:	4a1d      	ldr	r2, [pc, #116]	; (8003da0 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 8003d2c:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8003d30:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8003d34:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8003d38:	6905      	ldr	r5, [r0, #16]
 8003d3a:	4e1a      	ldr	r6, [pc, #104]	; (8003da4 <chThdCreateSuspendedI+0x84>)
 8003d3c:	f843 5c6c 	str.w	r5, [r3, #-108]
 8003d40:	6945      	ldr	r5, [r0, #20]
 8003d42:	f843 6c4c 	str.w	r6, [r3, #-76]
 8003d46:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8003d4a:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 8003d4c:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 8003d50:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 8003d54:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 8003d58:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 8003d5c:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 8003d60:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 8003d64:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 8003d66:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8003d6a:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 8003d6e:	f843 4c34 	str.w	r4, [r3, #-52]
 8003d72:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 8003d76:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 8003d7a:	f843 2c30 	str.w	r2, [r3, #-48]
 8003d7e:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 8003d82:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 8003d86:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 8003d88:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 8003d8c:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 8003d90:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 8003d92:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 8003d96:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 8003d9a:	e943 4107 	strd	r4, r1, [r3, #-28]
 8003d9e:	bd70      	pop	{r4, r5, r6, pc}
 8003da0:	24000408 	.word	0x24000408
 8003da4:	080003d1 	.word	0x080003d1
	...

08003db0 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8003db0:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8003db2:	f7ff ffb5 	bl	8003d20 <chThdCreateSuspendedI>
}
 8003db6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8003dba:	f7ff be31 	b.w	8003a20 <chSchReadyI>
 8003dbe:	bf00      	nop

08003dc0 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	2430      	movs	r4, #48	; 0x30
 8003dc4:	f384 8811 	msr	BASEPRI, r4
  chSysLock();

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 8003dc8:	3948      	subs	r1, #72	; 0x48
  tp->mtxlist           = NULL;
 8003dca:	2500      	movs	r5, #0
  tp = threadref(((uint8_t *)wsp + size -
 8003dcc:	1844      	adds	r4, r0, r1
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003dce:	4918      	ldr	r1, [pc, #96]	; (8003e30 <chThdCreateStatic+0x70>)
  tp->hdr.pqueue.prio   = prio;
 8003dd0:	60a2      	str	r2, [r4, #8]
  tp->realprio          = prio;
 8003dd2:	6422      	str	r2, [r4, #64]	; 0x40
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003dd4:	f1a4 0224 	sub.w	r2, r4, #36	; 0x24
 8003dd8:	f844 1c04 	str.w	r1, [r4, #-4]
 8003ddc:	60e2      	str	r2, [r4, #12]
  tp->refs              = (trefs_t)1;
 8003dde:	2201      	movs	r2, #1
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003de0:	9904      	ldr	r1, [sp, #16]
  tp->refs              = (trefs_t)1;
 8003de2:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8003de6:	f844 3c24 	str.w	r3, [r4, #-36]
 8003dea:	f844 1c20 	str.w	r1, [r4, #-32]
  tp->state             = CH_STATE_WTSTART;
 8003dee:	2102      	movs	r1, #2
  tp->owner             = oip;
 8003df0:	4b10      	ldr	r3, [pc, #64]	; (8003e34 <chThdCreateStatic+0x74>)
  tp->name              = name;
 8003df2:	4a11      	ldr	r2, [pc, #68]	; (8003e38 <chThdCreateStatic+0x78>)
  tp->state             = CH_STATE_WTSTART;
 8003df4:	84a1      	strh	r1, [r4, #36]	; 0x24
  REG_INSERT(oip, tp);
 8003df6:	f104 0110 	add.w	r1, r4, #16
  tp->wabase = (stkalign_t *)wsp;
 8003dfa:	6220      	str	r0, [r4, #32]
  p->next       = qp;
 8003dfc:	f103 0028 	add.w	r0, r3, #40	; 0x28
  tp->name              = name;
 8003e00:	61e2      	str	r2, [r4, #28]
  p->prev       = qp->prev;
 8003e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  p->next       = qp;
 8003e04:	6120      	str	r0, [r4, #16]
  ch_list_init(&tp->waiting);
 8003e06:	f104 002c 	add.w	r0, r4, #44	; 0x2c
  p->prev       = qp->prev;
 8003e0a:	6162      	str	r2, [r4, #20]
  tp->owner             = oip;
 8003e0c:	61a3      	str	r3, [r4, #24]
  tp->mtxlist           = NULL;
 8003e0e:	63e5      	str	r5, [r4, #60]	; 0x3c
  tp->epending          = (eventmask_t)0;
 8003e10:	63a5      	str	r5, [r4, #56]	; 0x38
  p->prev->next = p;
 8003e12:	6011      	str	r1, [r2, #0]
  ch_queue_init(&tp->msgqueue);
 8003e14:	f104 0230 	add.w	r2, r4, #48	; 0x30
  qp->prev      = p;
 8003e18:	62d9      	str	r1, [r3, #44]	; 0x2c

  tp = __thd_object_init(currcore, tp, "noname", prio);

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8003e1a:	4629      	mov	r1, r5
  lp->next = lp;
 8003e1c:	62e0      	str	r0, [r4, #44]	; 0x2c
 8003e1e:	4620      	mov	r0, r4
  qp->prev = qp;
 8003e20:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
 8003e24:	f7ff fe74 	bl	8003b10 <chSchWakeupS>
 8003e28:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	bd38      	pop	{r3, r4, r5, pc}
 8003e30:	080003d1 	.word	0x080003d1
 8003e34:	24000408 	.word	0x24000408
 8003e38:	08005290 	.word	0x08005290
 8003e3c:	00000000 	.word	0x00000000

08003e40 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8003e40:	b538      	push	{r3, r4, r5, lr}
 8003e42:	2330      	movs	r3, #48	; 0x30
 8003e44:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8003e48:	4b12      	ldr	r3, [pc, #72]	; (8003e94 <chThdExit+0x54>)
 8003e4a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003e4c:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8003e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8003e52:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003e54:	429d      	cmp	r5, r3
 8003e56:	d107      	bne.n	8003e68 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003e58:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8003e5c:	b183      	cbz	r3, 8003e80 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8003e5e:	200f      	movs	r0, #15
}
 8003e60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8003e64:	f7ff bdf4 	b.w	8003a50 <chSchGoSleepS>
  lp->next = p->next;
 8003e68:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003e6e:	f7ff fdd7 	bl	8003a20 <chSchReadyI>
  return (bool)(lp->next != lp);
 8003e72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003e74:	42ab      	cmp	r3, r5
 8003e76:	d1f7      	bne.n	8003e68 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003e78:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1ee      	bne.n	8003e5e <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8003e80:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8003e84:	079b      	lsls	r3, r3, #30
 8003e86:	d1ea      	bne.n	8003e5e <chThdExit+0x1e>
  p->prev->next = p->next;
 8003e88:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8003e8c:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003e8e:	605a      	str	r2, [r3, #4]
  return p;
 8003e90:	e7e5      	b.n	8003e5e <chThdExit+0x1e>
 8003e92:	bf00      	nop
 8003e94:	24000408 	.word	0x24000408
	...

08003ea0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8003ea0:	b508      	push	{r3, lr}
 8003ea2:	4601      	mov	r1, r0
 8003ea4:	2330      	movs	r3, #48	; 0x30
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003eaa:	2008      	movs	r0, #8
 8003eac:	f7ff fdf0 	bl	8003a90 <chSchGoSleepTimeoutS>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8003eb6:	bd08      	pop	{r3, pc}
	...

08003ec0 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8003ec0:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8003ec2:	6800      	ldr	r0, [r0, #0]
 8003ec4:	b120      	cbz	r0, 8003ed0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8003eca:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8003ecc:	f7ff bda8 	b.w	8003a20 <chSchReadyI>
  }
}
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
	...

08003ee0 <chThdEnqueueTimeoutS>:
  return __sch_get_currthread();
 8003ee0:	4a08      	ldr	r2, [pc, #32]	; (8003f04 <chThdEnqueueTimeoutS+0x24>)
 8003ee2:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8003ee4:	b151      	cbz	r1, 8003efc <chThdEnqueueTimeoutS+0x1c>
 8003ee6:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8003ee8:	b410      	push	{r4}
  p->prev       = qp->prev;
 8003eea:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 8003eec:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8003eee:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8003ef0:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 8003ef2:	6022      	str	r2, [r4, #0]
}
 8003ef4:	bc10      	pop	{r4}
  qp->prev      = p;
 8003ef6:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8003ef8:	f7ff bdca 	b.w	8003a90 <chSchGoSleepTimeoutS>
}
 8003efc:	f04f 30ff 	mov.w	r0, #4294967295
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	24000408 	.word	0x24000408
	...

08003f10 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8003f10:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8003f12:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8003f14:	4283      	cmp	r3, r0
 8003f16:	d005      	beq.n	8003f24 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8003f18:	6802      	ldr	r2, [r0, #0]
 8003f1a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8003f1c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8003f1e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8003f20:	f7ff bd7e 	b.w	8003a20 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
	...

08003f30 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8003f30:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8003f32:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8003f34:	2400      	movs	r4, #0
 8003f36:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8003f38:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 8003f3c:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8003f40:	e9c0 2300 	strd	r2, r3, [r0]
}
 8003f44:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8003f46:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 8003f4a:	4770      	bx	lr
 8003f4c:	0000      	movs	r0, r0
	...

08003f50 <chTMStartMeasurementX>:
 8003f50:	4b01      	ldr	r3, [pc, #4]	; (8003f58 <chTMStartMeasurementX+0x8>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8003f54:	6083      	str	r3, [r0, #8]
}
 8003f56:	4770      	bx	lr
 8003f58:	e0001000 	.word	0xe0001000
 8003f5c:	00000000 	.word	0x00000000

08003f60 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8003f60:	4a0e      	ldr	r2, [pc, #56]	; (8003f9c <chTMStopMeasurementX+0x3c>)
 8003f62:	4b0f      	ldr	r3, [pc, #60]	; (8003fa0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8003f64:	6881      	ldr	r1, [r0, #8]
 8003f66:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8003f68:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8003f6a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8003f6c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8003f6e:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8003f70:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8003f72:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8003f74:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8003f76:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8003f78:	18d2      	adds	r2, r2, r3
 8003f7a:	6102      	str	r2, [r0, #16]
 8003f7c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8003f80:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8003f82:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8003f84:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8003f86:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8003f88:	bf88      	it	hi
 8003f8a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8003f8c:	4293      	cmp	r3, r2
  tmp->n++;
 8003f8e:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8003f92:	bf38      	it	cc
 8003f94:	6003      	strcc	r3, [r0, #0]
}
 8003f96:	bc10      	pop	{r4}
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	24000dc8 	.word	0x24000dc8
 8003fa0:	e0001000 	.word	0xe0001000
	...

08003fb0 <chSemObjectInit>:
  qp->prev = qp;
 8003fb0:	e9c0 0000 	strd	r0, r0, [r0]
void chSemObjectInit(semaphore_t *sp, cnt_t n) {

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  ch_queue_init(&sp->queue);
  sp->cnt = n;
 8003fb4:	6081      	str	r1, [r0, #8]
}
 8003fb6:	4770      	bx	lr
	...

08003fc0 <chSemWaitTimeout>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @api
 */
msg_t chSemWaitTimeout(semaphore_t *sp, sysinterval_t timeout) {
 8003fc0:	b510      	push	{r4, lr}
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2430      	movs	r4, #48	; 0x30
 8003fc6:	f384 8811 	msr	BASEPRI, r4
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (--sp->cnt < (cnt_t)0) {
 8003fca:	6884      	ldr	r4, [r0, #8]
 8003fcc:	1e60      	subs	r0, r4, #1
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	6098      	str	r0, [r3, #8]
 8003fd2:	db04      	blt.n	8003fde <chSemWaitTimeout+0x1e>
    sem_insert(&sp->queue, currtp);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, timeout);
  }

  return MSG_OK;
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f383 8811 	msr	BASEPRI, r3
}
 8003fdc:	bd10      	pop	{r4, pc}
    if (unlikely(TIME_IMMEDIATE == timeout)) {
 8003fde:	b171      	cbz	r1, 8003ffe <chSemWaitTimeout+0x3e>
  return __sch_get_currthread();
 8003fe0:	4a09      	ldr	r2, [pc, #36]	; (8004008 <chSemWaitTimeout+0x48>)
    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, timeout);
 8003fe2:	2005      	movs	r0, #5
  p->prev       = qp->prev;
 8003fe4:	685c      	ldr	r4, [r3, #4]
 8003fe6:	68d2      	ldr	r2, [r2, #12]
    currtp->u.wtsemp = sp;
 8003fe8:	6293      	str	r3, [r2, #40]	; 0x28
 8003fea:	e9c2 3400 	strd	r3, r4, [r2]
  p->prev->next = p;
 8003fee:	6022      	str	r2, [r4, #0]
  qp->prev      = p;
 8003ff0:	605a      	str	r2, [r3, #4]
    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, timeout);
 8003ff2:	f7ff fd4d 	bl	8003a90 <chSchGoSleepTimeoutS>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f383 8811 	msr	BASEPRI, r3
}
 8003ffc:	bd10      	pop	{r4, pc}
      return MSG_TIMEOUT;
 8003ffe:	f04f 30ff 	mov.w	r0, #4294967295
      sp->cnt++;
 8004002:	609c      	str	r4, [r3, #8]
      return MSG_TIMEOUT;
 8004004:	e7e7      	b.n	8003fd6 <chSemWaitTimeout+0x16>
 8004006:	bf00      	nop
 8004008:	24000408 	.word	0x24000408
 800400c:	00000000 	.word	0x00000000

08004010 <chSemSignalI>:
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (++sp->cnt <= (cnt_t)0) {
 8004010:	6882      	ldr	r2, [r0, #8]
void chSemSignalI(semaphore_t *sp) {
 8004012:	4603      	mov	r3, r0
  if (++sp->cnt <= (cnt_t)0) {
 8004014:	3201      	adds	r2, #1
 8004016:	2a00      	cmp	r2, #0
 8004018:	6082      	str	r2, [r0, #8]
 800401a:	dd00      	ble.n	800401e <chSemSignalI+0xe>
             chSchReadyI().*/
    thread_t *tp = threadref(ch_queue_fifo_remove(&sp->queue));
    tp->u.rdymsg = MSG_OK;
    (void) chSchReadyI(tp);
  }
}
 800401c:	4770      	bx	lr
  ch_queue_t *p = qp->next;
 800401e:	6800      	ldr	r0, [r0, #0]
    tp->u.rdymsg = MSG_OK;
 8004020:	2100      	movs	r1, #0
  qp->next       = p->next;
 8004022:	6802      	ldr	r2, [r0, #0]
 8004024:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8004026:	6053      	str	r3, [r2, #4]
 8004028:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 800402a:	f7ff bcf9 	b.w	8003a20 <chSchReadyI>
 800402e:	bf00      	nop

08004030 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004030:	2300      	movs	r3, #0
  qp->prev = qp;
 8004032:	e9c0 0000 	strd	r0, r0, [r0]
 8004036:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	0000      	movs	r0, r0
	...

08004040 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8004040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8004042:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8004044:	42a0      	cmp	r0, r4
 8004046:	d021      	beq.n	800408c <chEvtBroadcastFlagsI+0x4c>
 8004048:	4607      	mov	r7, r0
 800404a:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 800404c:	2600      	movs	r6, #0
 800404e:	e004      	b.n	800405a <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004050:	2a0b      	cmp	r2, #11
 8004052:	d01c      	beq.n	800408e <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8004054:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004056:	42a7      	cmp	r7, r4
 8004058:	d018      	beq.n	800408c <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 800405a:	68e3      	ldr	r3, [r4, #12]
 800405c:	432b      	orrs	r3, r5
 800405e:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8004060:	b115      	cbz	r5, 8004068 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8004062:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8004064:	421d      	tst	r5, r3
 8004066:	d0f5      	beq.n	8004054 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8004068:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 800406c:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 800406e:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 8004072:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004074:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8004076:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004078:	d1ea      	bne.n	8004050 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800407a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 800407c:	4213      	tst	r3, r2
 800407e:	d0e9      	beq.n	8004054 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004080:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004082:	f7ff fccd 	bl	8003a20 <chSchReadyI>
    elp = elp->next;
 8004086:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004088:	42a7      	cmp	r7, r4
 800408a:	d1e6      	bne.n	800405a <chEvtBroadcastFlagsI+0x1a>
  }
}
 800408c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800408e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004090:	439a      	bics	r2, r3
 8004092:	d1df      	bne.n	8004054 <chEvtBroadcastFlagsI+0x14>
 8004094:	e7f4      	b.n	8004080 <chEvtBroadcastFlagsI+0x40>
 8004096:	bf00      	nop
	...

080040a0 <chMBObjectInit>:
 * @param[in] buf       pointer to the messages buffer as an array of @p msg_t
 * @param[in] n         number of elements in the buffer array
 *
 * @init
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, size_t n) {
 80040a0:	b430      	push	{r4, r5}
  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (size_t)0));

  mbp->buffer = buf;
  mbp->rdptr  = buf;
  mbp->wrptr  = buf;
  mbp->top    = &buf[n];
 80040a2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  mbp->cnt    = (size_t)0;
 80040a6:	2500      	movs	r5, #0
  ch_queue_init(&tqp->queue);
 80040a8:	f100 0418 	add.w	r4, r0, #24
 80040ac:	f100 0320 	add.w	r3, r0, #32
 80040b0:	6105      	str	r5, [r0, #16]
  mbp->reset  = false;
 80040b2:	7505      	strb	r5, [r0, #20]
  mbp->buffer = buf;
 80040b4:	6001      	str	r1, [r0, #0]
  mbp->top    = &buf[n];
 80040b6:	6042      	str	r2, [r0, #4]
 80040b8:	e9c0 4406 	strd	r4, r4, [r0, #24]
  mbp->wrptr  = buf;
 80040bc:	e9c0 1102 	strd	r1, r1, [r0, #8]
  chThdQueueObjectInit(&mbp->qw);
  chThdQueueObjectInit(&mbp->qr);
}
 80040c0:	bc30      	pop	{r4, r5}
 80040c2:	e9c0 3308 	strd	r3, r3, [r0, #32]
 80040c6:	4770      	bx	lr
	...

080040d0 <chMBPostTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBPostTimeoutS(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 80040d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040d4:	4604      	mov	r4, r0
 80040d6:	460f      	mov	r7, r1
 80040d8:	4690      	mov	r8, r2

      return MSG_OK;
    }

    /* No space in the queue, waiting for a slot to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 80040da:	f100 0918 	add.w	r9, r0, #24
 80040de:	e009      	b.n	80040f4 <chMBPostTimeoutS+0x24>
 */
static inline size_t chMBGetSizeI(const mailbox_t *mbp) {

  /*lint -save -e9033 [10.8] Perfectly safe pointers
    arithmetic.*/
  return (size_t)(mbp->top - mbp->buffer);
 80040e0:	e9d4 5600 	ldrd	r5, r6, [r4]
 */
static inline size_t chMBGetUsedCountI(const mailbox_t *mbp) {

  chDbgCheckClassI();

  return mbp->cnt;
 80040e4:	6923      	ldr	r3, [r4, #16]
  return (size_t)(mbp->top - mbp->buffer);
 80040e6:	1b72      	subs	r2, r6, r5
    if (chMBGetFreeCountI(mbp) > (size_t)0) {
 80040e8:	ebb3 0fa2 	cmp.w	r3, r2, asr #2
 80040ec:	d10b      	bne.n	8004106 <chMBPostTimeoutS+0x36>
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 80040ee:	f7ff fef7 	bl	8003ee0 <chThdEnqueueTimeoutS>
  } while (rdymsg == MSG_OK);
 80040f2:	b930      	cbnz	r0, 8004102 <chMBPostTimeoutS+0x32>
    if (mbp->reset) {
 80040f4:	7d23      	ldrb	r3, [r4, #20]
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 80040f6:	4641      	mov	r1, r8
 80040f8:	4648      	mov	r0, r9
    if (mbp->reset) {
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <chMBPostTimeoutS+0x10>
      return MSG_RESET;
 80040fe:	f06f 0001 	mvn.w	r0, #1

  return rdymsg;
}
 8004102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      *mbp->wrptr++ = msg;
 8004106:	68a1      	ldr	r1, [r4, #8]
      mbp->cnt++;
 8004108:	3301      	adds	r3, #1
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 800410a:	f104 0020 	add.w	r0, r4, #32
      *mbp->wrptr++ = msg;
 800410e:	1d0a      	adds	r2, r1, #4
      if (mbp->wrptr >= mbp->top) {
 8004110:	42b2      	cmp	r2, r6
      *mbp->wrptr++ = msg;
 8004112:	60a2      	str	r2, [r4, #8]
 8004114:	600f      	str	r7, [r1, #0]
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 8004116:	f04f 0100 	mov.w	r1, #0
        mbp->wrptr = mbp->buffer;
 800411a:	bf38      	it	cc
 800411c:	68a5      	ldrcc	r5, [r4, #8]
      mbp->cnt++;
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	60a5      	str	r5, [r4, #8]
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 8004122:	f7ff fef5 	bl	8003f10 <chThdDequeueNextI>
      chSchRescheduleS();
 8004126:	f7ff fd73 	bl	8003c10 <chSchRescheduleS>
      return MSG_OK;
 800412a:	2000      	movs	r0, #0
}
 800412c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004130 <chMBPostTimeout>:
msg_t chMBPostTimeout(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8004130:	b508      	push	{r3, lr}
 8004132:	2330      	movs	r3, #48	; 0x30
 8004134:	f383 8811 	msr	BASEPRI, r3
  rdymsg = chMBPostTimeoutS(mbp, msg, timeout);
 8004138:	f7ff ffca 	bl	80040d0 <chMBPostTimeoutS>
 800413c:	2300      	movs	r3, #0
 800413e:	f383 8811 	msr	BASEPRI, r3
}
 8004142:	bd08      	pop	{r3, pc}
	...

08004150 <chMBPostI>:

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  /* If the mailbox is in reset state then returns immediately.*/
  if (mbp->reset) {
 8004150:	7d02      	ldrb	r2, [r0, #20]
 8004152:	b9e2      	cbnz	r2, 800418e <chMBPostI+0x3e>
 8004154:	4603      	mov	r3, r0
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
 8004156:	b570      	push	{r4, r5, r6, lr}
 8004158:	e9d0 4000 	ldrd	r4, r0, [r0]
  return mbp->cnt;
 800415c:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
 800415e:	1b05      	subs	r5, r0, r4
    return MSG_RESET;
  }

  /* Is there a free message slot in queue? if so then post.*/
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8004160:	ebb2 0fa5 	cmp.w	r2, r5, asr #2
 8004164:	d010      	beq.n	8004188 <chMBPostI+0x38>
    *mbp->wrptr++ = msg;
 8004166:	689e      	ldr	r6, [r3, #8]
    if (mbp->wrptr >= mbp->top) {
      mbp->wrptr = mbp->buffer;
    }
    mbp->cnt++;
 8004168:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
 800416a:	1d35      	adds	r5, r6, #4
    if (mbp->wrptr >= mbp->top) {
 800416c:	4285      	cmp	r5, r0
    *mbp->wrptr++ = msg;
 800416e:	609d      	str	r5, [r3, #8]
 8004170:	6031      	str	r1, [r6, #0]

    /* If there is a reader waiting then makes it ready.*/
    chThdDequeueNextI(&mbp->qr, MSG_OK);
 8004172:	f103 0020 	add.w	r0, r3, #32
      mbp->wrptr = mbp->buffer;
 8004176:	bf38      	it	cc
 8004178:	689c      	ldrcc	r4, [r3, #8]
    chThdDequeueNextI(&mbp->qr, MSG_OK);
 800417a:	2100      	movs	r1, #0
    mbp->cnt++;
 800417c:	611a      	str	r2, [r3, #16]
 800417e:	609c      	str	r4, [r3, #8]
    chThdDequeueNextI(&mbp->qr, MSG_OK);
 8004180:	f7ff fec6 	bl	8003f10 <chThdDequeueNextI>

    return MSG_OK;
 8004184:	2000      	movs	r0, #0
  }

  /* No space, immediate timeout.*/
  return MSG_TIMEOUT;
}
 8004186:	bd70      	pop	{r4, r5, r6, pc}
  return MSG_TIMEOUT;
 8004188:	f04f 30ff 	mov.w	r0, #4294967295
}
 800418c:	bd70      	pop	{r4, r5, r6, pc}
    return MSG_RESET;
 800418e:	f06f 0001 	mvn.w	r0, #1
}
 8004192:	4770      	bx	lr
	...

080041a0 <chMBFetchTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 80041a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a2:	4604      	mov	r4, r0
 80041a4:	460e      	mov	r6, r1
 80041a6:	4615      	mov	r5, r2

      return MSG_OK;
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 80041a8:	f100 0720 	add.w	r7, r0, #32
 80041ac:	e004      	b.n	80041b8 <chMBFetchTimeoutS+0x18>
  return mbp->cnt;
 80041ae:	6923      	ldr	r3, [r4, #16]
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
 80041b0:	b953      	cbnz	r3, 80041c8 <chMBFetchTimeoutS+0x28>
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 80041b2:	f7ff fe95 	bl	8003ee0 <chThdEnqueueTimeoutS>
  } while (rdymsg == MSG_OK);
 80041b6:	b930      	cbnz	r0, 80041c6 <chMBFetchTimeoutS+0x26>
    if (mbp->reset) {
 80041b8:	7d23      	ldrb	r3, [r4, #20]
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 80041ba:	4629      	mov	r1, r5
 80041bc:	4638      	mov	r0, r7
    if (mbp->reset) {
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0f5      	beq.n	80041ae <chMBFetchTimeoutS+0xe>
      return MSG_RESET;
 80041c2:	f06f 0001 	mvn.w	r0, #1

  return rdymsg;
}
 80041c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      *msgp = *mbp->rdptr++;
 80041c8:	68e1      	ldr	r1, [r4, #12]
 80041ca:	1d0a      	adds	r2, r1, #4
 80041cc:	6809      	ldr	r1, [r1, #0]
 80041ce:	60e2      	str	r2, [r4, #12]
 80041d0:	6031      	str	r1, [r6, #0]
      if (mbp->rdptr >= mbp->top) {
 80041d2:	6861      	ldr	r1, [r4, #4]
 80041d4:	428a      	cmp	r2, r1
 80041d6:	d301      	bcc.n	80041dc <chMBFetchTimeoutS+0x3c>
        mbp->rdptr = mbp->buffer;
 80041d8:	6822      	ldr	r2, [r4, #0]
 80041da:	60e2      	str	r2, [r4, #12]
      mbp->cnt--;
 80041dc:	3b01      	subs	r3, #1
      chThdDequeueNextI(&mbp->qw, MSG_OK);
 80041de:	f104 0018 	add.w	r0, r4, #24
 80041e2:	2100      	movs	r1, #0
      mbp->cnt--;
 80041e4:	6123      	str	r3, [r4, #16]
      chThdDequeueNextI(&mbp->qw, MSG_OK);
 80041e6:	f7ff fe93 	bl	8003f10 <chThdDequeueNextI>
      chSchRescheduleS();
 80041ea:	f7ff fd11 	bl	8003c10 <chSchRescheduleS>
      return MSG_OK;
 80041ee:	2000      	movs	r0, #0
}
 80041f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f2:	bf00      	nop
	...

08004200 <chMBFetchTimeout>:
msg_t chMBFetchTimeout(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8004200:	b508      	push	{r3, lr}
 8004202:	2330      	movs	r3, #48	; 0x30
 8004204:	f383 8811 	msr	BASEPRI, r3
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
 8004208:	f7ff ffca 	bl	80041a0 <chMBFetchTimeoutS>
 800420c:	2300      	movs	r3, #0
 800420e:	f383 8811 	msr	BASEPRI, r3
}
 8004212:	bd08      	pop	{r3, pc}
	...

08004220 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8004220:	4b02      	ldr	r3, [pc, #8]	; (800422c <__core_init+0xc>)
 8004222:	4903      	ldr	r1, [pc, #12]	; (8004230 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004224:	4a03      	ldr	r2, [pc, #12]	; (8004234 <__core_init+0x14>)
 8004226:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 800422a:	4770      	bx	lr
 800422c:	24000dd4 	.word	0x24000dd4
 8004230:	24001848 	.word	0x24001848
 8004234:	24080000 	.word	0x24080000
	...

08004240 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004240:	4b08      	ldr	r3, [pc, #32]	; (8004264 <chCoreAllocFromTopI+0x24>)
 8004242:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8004244:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004246:	685c      	ldr	r4, [r3, #4]
 8004248:	1a20      	subs	r0, r4, r0
 800424a:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800424c:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 800424e:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004250:	428a      	cmp	r2, r1
 8004252:	d304      	bcc.n	800425e <chCoreAllocFromTopI+0x1e>
 8004254:	42a2      	cmp	r2, r4
 8004256:	d802      	bhi.n	800425e <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 8004258:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 800425a:	605a      	str	r2, [r3, #4]
}
 800425c:	4770      	bx	lr
    return NULL;
 800425e:	2000      	movs	r0, #0
}
 8004260:	bc10      	pop	{r4}
 8004262:	4770      	bx	lr
 8004264:	24000dd4 	.word	0x24000dd4
	...

08004270 <chCoreAllocFromTop>:
 8004270:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8004272:	b410      	push	{r4}
 8004274:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004278:	4b0b      	ldr	r3, [pc, #44]	; (80042a8 <chCoreAllocFromTop+0x38>)
 800427a:	4249      	negs	r1, r1
 800427c:	685c      	ldr	r4, [r3, #4]
 800427e:	1a20      	subs	r0, r4, r0
 8004280:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004282:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004284:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004286:	428a      	cmp	r2, r1
 8004288:	d307      	bcc.n	800429a <chCoreAllocFromTop+0x2a>
 800428a:	4294      	cmp	r4, r2
 800428c:	d305      	bcc.n	800429a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 800428e:	605a      	str	r2, [r3, #4]
 8004290:	2300      	movs	r3, #0
 8004292:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8004296:	bc10      	pop	{r4}
 8004298:	4770      	bx	lr
    return NULL;
 800429a:	2000      	movs	r0, #0
 800429c:	2300      	movs	r3, #0
 800429e:	f383 8811 	msr	BASEPRI, r3
}
 80042a2:	bc10      	pop	{r4}
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	24000dd4 	.word	0x24000dd4
 80042ac:	00000000 	.word	0x00000000

080042b0 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 80042b0:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 80042b2:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 80042b4:	4904      	ldr	r1, [pc, #16]	; (80042c8 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80042b6:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 80042ba:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 80042bc:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 80042c0:	f7ff beb6 	b.w	8004030 <chMtxObjectInit>
 80042c4:	24000ddc 	.word	0x24000ddc
 80042c8:	08004271 	.word	0x08004271
 80042cc:	00000000 	.word	0x00000000

080042d0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80042d0:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80042d2:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 80042d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 80042d8:	e9c0 4100 	strd	r4, r1, [r0]
}
 80042dc:	bc10      	pop	{r4}
 80042de:	4770      	bx	lr

080042e0 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80042e0:	2200      	movs	r2, #0
 80042e2:	f7ff bfad 	b.w	8004240 <chCoreAllocFromTopI>
 80042e6:	bf00      	nop
	...

080042f0 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 80042f0:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80042f2:	4c12      	ldr	r4, [pc, #72]	; (800433c <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80042f4:	4d12      	ldr	r5, [pc, #72]	; (8004340 <__factory_init+0x50>)
 80042f6:	4620      	mov	r0, r4
 80042f8:	f7ff fe9a 	bl	8004030 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 80042fc:	f104 0110 	add.w	r1, r4, #16
 8004300:	462b      	mov	r3, r5
 8004302:	2204      	movs	r2, #4
 8004304:	6121      	str	r1, [r4, #16]
 8004306:	2114      	movs	r1, #20
 8004308:	1860      	adds	r0, r4, r1
 800430a:	f7ff ffe1 	bl	80042d0 <chPoolObjectInitAligned>
 800430e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004312:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004316:	462b      	mov	r3, r5
 8004318:	2204      	movs	r2, #4
 800431a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 800431e:	211c      	movs	r1, #28
 8004320:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8004324:	f7ff ffd4 	bl	80042d0 <chPoolObjectInitAligned>
 8004328:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800432c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8004330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004334:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8004338:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 800433a:	bd38      	pop	{r3, r4, r5, pc}
 800433c:	24000df8 	.word	0x24000df8
 8004340:	080042e1 	.word	0x080042e1
	...

08004350 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004350:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8004354:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004356:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800435a:	2300      	movs	r3, #0
 800435c:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
	...

08004370 <port_init>:
 8004370:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8004374:	b500      	push	{lr}
 8004376:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 800437a:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800437c:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800437e:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8004382:	490e      	ldr	r1, [pc, #56]	; (80043bc <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004384:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8004386:	4a0e      	ldr	r2, [pc, #56]	; (80043c0 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004388:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 800438c:	4301      	orrs	r1, r0
 800438e:	480d      	ldr	r0, [pc, #52]	; (80043c4 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8004390:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004392:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8004396:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800439a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800439e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a2:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80043a4:	6811      	ldr	r1, [r2, #0]
 80043a6:	f041 0101 	orr.w	r1, r1, #1
 80043aa:	6011      	str	r1, [r2, #0]
 80043ac:	77d8      	strb	r0, [r3, #31]
 80043ae:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 80043b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80043b6:	bf00      	nop
 80043b8:	e000ed00 	.word	0xe000ed00
 80043bc:	05fa0300 	.word	0x05fa0300
 80043c0:	e0001000 	.word	0xe0001000
 80043c4:	c5acce55 	.word	0xc5acce55
	...

080043d0 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80043d0:	2330      	movs	r3, #48	; 0x30
 80043d2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80043d6:	4b0d      	ldr	r3, [pc, #52]	; (800440c <__port_irq_epilogue+0x3c>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80043de:	d102      	bne.n	80043e6 <__port_irq_epilogue+0x16>
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	4770      	bx	lr
void __port_irq_epilogue(void) {
 80043e6:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80043e8:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 80043ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 80043f0:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 80043f2:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80043f4:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80043f8:	f7ff fbca 	bl	8003b90 <chSchIsPreemptionRequired>
 80043fc:	b110      	cbz	r0, 8004404 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80043fe:	4b04      	ldr	r3, [pc, #16]	; (8004410 <__port_irq_epilogue+0x40>)
 8004400:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8004402:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004404:	4b03      	ldr	r3, [pc, #12]	; (8004414 <__port_irq_epilogue+0x44>)
 8004406:	61a3      	str	r3, [r4, #24]
}
 8004408:	bd10      	pop	{r4, pc}
 800440a:	bf00      	nop
 800440c:	e000ed00 	.word	0xe000ed00
 8004410:	080003e3 	.word	0x080003e3
 8004414:	080003e6 	.word	0x080003e6
	...

08004420 <main>:
#include "ch.h"
#include "hal.h"
#include "midi.h"
#include "usb_device.h"

int main(void) {
 8004420:	b508      	push	{r3, lr}
  halInit();
 8004422:	f7fc f935 	bl	8000690 <halInit>
  chSysInit();
 8004426:	f7ff f873 	bl	8003510 <chSysInit>

  usb_device_start();
 800442a:	f000 fbe9 	bl	8004c00 <usb_device_start>
  midi_init();
 800442e:	f000 fb2f 	bl	8004a90 <midi_init>

  while (!usb_device_active()) {
 8004432:	e001      	b.n	8004438 <main+0x18>
    chThdSleepMilliseconds(10);
 8004434:	f7ff fd34 	bl	8003ea0 <chThdSleep>
  while (!usb_device_active()) {
 8004438:	f000 fc02 	bl	8004c40 <usb_device_active>
 800443c:	4603      	mov	r3, r0
    chThdSleepMilliseconds(10);
 800443e:	2064      	movs	r0, #100	; 0x64
  while (!usb_device_active()) {
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f7      	beq.n	8004434 <main+0x14>
  }

  while (true) {
    midi_note_on(MIDI_DEST_USB, 0, 60, 100);
 8004444:	2364      	movs	r3, #100	; 0x64
 8004446:	223c      	movs	r2, #60	; 0x3c
 8004448:	2100      	movs	r1, #0
 800444a:	2002      	movs	r0, #2
 800444c:	f000 fb80 	bl	8004b50 <midi_note_on>
    chThdSleepMilliseconds(1000);
 8004450:	f242 7010 	movw	r0, #10000	; 0x2710
 8004454:	f7ff fd24 	bl	8003ea0 <chThdSleep>
    midi_note_off(MIDI_DEST_USB, 0, 60, 0);
 8004458:	2300      	movs	r3, #0
 800445a:	223c      	movs	r2, #60	; 0x3c
 800445c:	2002      	movs	r0, #2
 800445e:	4619      	mov	r1, r3
 8004460:	f000 fb96 	bl	8004b90 <midi_note_off>
    chThdSleepMilliseconds(1000);
 8004464:	f242 7010 	movw	r0, #10000	; 0x2710
 8004468:	f7ff fd1a 	bl	8003ea0 <chThdSleep>
  while (true) {
 800446c:	e7ea      	b.n	8004444 <main+0x24>
 800446e:	bf00      	nop

08004470 <post_mb_or_drop>:
 * @param m Paquet USB-MIDI encod dans un `msg_t` (octet 0 dans bits 31..24).
 * @param force_drop_oldest Si vrai, retire le plus ancien lment de la mailbox
 *                          pour insrer le nouveau (politique drop-oldest).
 *                          Sinon, le paquet courant est perdu si la file est pleine.
 */
static void post_mb_or_drop(msg_t m, bool force_drop_oldest) {
 8004470:	b530      	push	{r4, r5, lr}
 8004472:	4604      	mov	r4, r0
 8004474:	b083      	sub	sp, #12
 8004476:	460d      	mov	r5, r1
  if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK) {
 8004478:	2200      	movs	r2, #0
 800447a:	481c      	ldr	r0, [pc, #112]	; (80044ec <post_mb_or_drop+0x7c>)
 800447c:	4621      	mov	r1, r4
 800447e:	f7ff fe57 	bl	8004130 <chMBPostTimeout>
 8004482:	b1f0      	cbz	r0, 80044c2 <post_mb_or_drop+0x52>
    if (force_drop_oldest || MIDI_MB_DROP_OLDEST) {
 8004484:	b92d      	cbnz	r5, 8004492 <post_mb_or_drop+0x22>
      if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK)
        midi_tx_stats.tx_mb_drops++;
      else
        midi_usb_queue_increment();
    } else {
      midi_tx_stats.tx_mb_drops++;
 8004486:	4a1a      	ldr	r2, [pc, #104]	; (80044f0 <post_mb_or_drop+0x80>)
 8004488:	6953      	ldr	r3, [r2, #20]
 800448a:	3301      	adds	r3, #1
 800448c:	6153      	str	r3, [r2, #20]
    }
  } else {
    midi_usb_queue_increment();
  }
}
 800448e:	b003      	add	sp, #12
 8004490:	bd30      	pop	{r4, r5, pc}
      if (chMBFetchTimeout(&midi_usb_mb, &throwaway, TIME_IMMEDIATE) == MSG_OK) {
 8004492:	2200      	movs	r2, #0
 8004494:	a901      	add	r1, sp, #4
 8004496:	4815      	ldr	r0, [pc, #84]	; (80044ec <post_mb_or_drop+0x7c>)
 8004498:	f7ff feb2 	bl	8004200 <chMBFetchTimeout>
 800449c:	b950      	cbnz	r0, 80044b4 <post_mb_or_drop+0x44>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800449e:	2330      	movs	r3, #48	; 0x30
 80044a0:	f383 8811 	msr	BASEPRI, r3
  if (midi_usb_queue_fill > 0U) {
 80044a4:	4a13      	ldr	r2, [pc, #76]	; (80044f4 <post_mb_or_drop+0x84>)
 80044a6:	8813      	ldrh	r3, [r2, #0]
 80044a8:	b10b      	cbz	r3, 80044ae <post_mb_or_drop+0x3e>
    midi_usb_queue_fill--;
 80044aa:	3b01      	subs	r3, #1
 80044ac:	8013      	strh	r3, [r2, #0]
 80044ae:	2300      	movs	r3, #0
 80044b0:	f383 8811 	msr	BASEPRI, r3
      if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK)
 80044b4:	2200      	movs	r2, #0
 80044b6:	4621      	mov	r1, r4
 80044b8:	480c      	ldr	r0, [pc, #48]	; (80044ec <post_mb_or_drop+0x7c>)
 80044ba:	f7ff fe39 	bl	8004130 <chMBPostTimeout>
 80044be:	2800      	cmp	r0, #0
 80044c0:	d1e1      	bne.n	8004486 <post_mb_or_drop+0x16>
 80044c2:	2330      	movs	r3, #48	; 0x30
 80044c4:	f383 8811 	msr	BASEPRI, r3
  if (midi_usb_queue_fill < MIDI_USB_QUEUE_LEN) {
 80044c8:	4a0a      	ldr	r2, [pc, #40]	; (80044f4 <post_mb_or_drop+0x84>)
 80044ca:	8813      	ldrh	r3, [r2, #0]
 80044cc:	2bff      	cmp	r3, #255	; 0xff
 80044ce:	d807      	bhi.n	80044e0 <post_mb_or_drop+0x70>
    if (midi_usb_queue_fill > midi_usb_queue_high_water) {
 80044d0:	4909      	ldr	r1, [pc, #36]	; (80044f8 <post_mb_or_drop+0x88>)
    midi_usb_queue_fill++;
 80044d2:	3301      	adds	r3, #1
    if (midi_usb_queue_fill > midi_usb_queue_high_water) {
 80044d4:	8808      	ldrh	r0, [r1, #0]
    midi_usb_queue_fill++;
 80044d6:	b29b      	uxth	r3, r3
    if (midi_usb_queue_fill > midi_usb_queue_high_water) {
 80044d8:	4298      	cmp	r0, r3
    midi_usb_queue_fill++;
 80044da:	8013      	strh	r3, [r2, #0]
      midi_usb_queue_high_water = midi_usb_queue_fill;
 80044dc:	bf38      	it	cc
 80044de:	800b      	strhcc	r3, [r1, #0]
 80044e0:	2300      	movs	r3, #0
 80044e2:	f383 8811 	msr	BASEPRI, r3
}
 80044e6:	b003      	add	sp, #12
 80044e8:	bd30      	pop	{r4, r5, pc}
 80044ea:	bf00      	nop
 80044ec:	24000e70 	.word	0x24000e70
 80044f0:	24000e54 	.word	0x24000e54
 80044f4:	24001298 	.word	0x24001298
 80044f8:	2400129a 	.word	0x2400129a
 80044fc:	00000000 	.word	0x00000000

08004500 <send_usb>:
 * - Pour les **Notes** : tentative immdiate (sans attente active), sinon agrgation.
 *
 * @param msg Pointeur vers le message MIDI (status + data).
 * @param len Taille du message en octets (1  3 selon le type).
 */
static void send_usb(const uint8_t *msg, size_t len) {
 8004500:	b530      	push	{r4, r5, lr}
  uint8_t packet[4]={0,0,0,0};
 8004502:	2300      	movs	r3, #0
static void send_usb(const uint8_t *msg, size_t len) {
 8004504:	b083      	sub	sp, #12
  const uint8_t st = msg[0];
 8004506:	7802      	ldrb	r2, [r0, #0]
  uint8_t packet[4]={0,0,0,0};
 8004508:	9301      	str	r3, [sp, #4]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE<<4);

  bool is_note=false;

  /* Channel Voice */
  if ((st & 0xF0)==0x80 && len>=3){ packet[0]=cable|0x08; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800450a:	f002 03f0 	and.w	r3, r2, #240	; 0xf0
 800450e:	2b80      	cmp	r3, #128	; 0x80
 8004510:	d02b      	beq.n	800456a <send_usb+0x6a>
  else if ((st & 0xF0)==0x90 && len>=3){ packet[0]=cable|0x09; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 8004512:	2b90      	cmp	r3, #144	; 0x90
 8004514:	d015      	beq.n	8004542 <send_usb+0x42>
  else if ((st & 0xF0)==0xA0 && len>=3){ packet[0]=cable|0x0A; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 8004516:	2ba0      	cmp	r3, #160	; 0xa0
 8004518:	d017      	beq.n	800454a <send_usb+0x4a>
  else if ((st & 0xF0)==0xB0 && len>=3){ packet[0]=cable|0x0B; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800451a:	2bb0      	cmp	r3, #176	; 0xb0
 800451c:	d04a      	beq.n	80045b4 <send_usb+0xb4>
  else if ((st & 0xF0)==0xE0 && len>=3){ packet[0]=cable|0x0E; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800451e:	2be0      	cmp	r3, #224	; 0xe0
 8004520:	d055      	beq.n	80045ce <send_usb+0xce>
  else if ((st & 0xF0)==0xC0 && len>=2){ packet[0]=cable|0x0C; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 8004522:	2bc0      	cmp	r3, #192	; 0xc0
 8004524:	d13f      	bne.n	80045a6 <send_usb+0xa6>
 8004526:	2901      	cmp	r1, #1
 8004528:	f000 808f 	beq.w	800464a <send_usb+0x14a>
 800452c:	210c      	movs	r1, #12
  else if ((st & 0xF0)==0xD0 && len>=2){ packet[0]=cable|0x0D; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 800452e:	7843      	ldrb	r3, [r0, #1]
 8004530:	f88d 2005 	strb.w	r2, [sp, #5]
 8004534:	f88d 1004 	strb.w	r1, [sp, #4]
 8004538:	f88d 3006 	strb.w	r3, [sp, #6]
    return;
  }

  else { packet[0]=cable|0x0F; packet[1]=len>0?msg[0]:0; packet[2]=len>1?msg[1]:0; packet[3]=len>2?msg[2]:0; }

  if (is_note){
 800453c:	9801      	ldr	r0, [sp, #4]
 800453e:	ba00      	rev	r0, r0
 8004540:	e02c      	b.n	800459c <send_usb+0x9c>
  else if ((st & 0xF0)==0x90 && len>=3){ packet[0]=cable|0x09; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 8004542:	2903      	cmp	r1, #3
 8004544:	d138      	bne.n	80045b8 <send_usb+0xb8>
 8004546:	2409      	movs	r4, #9
 8004548:	e012      	b.n	8004570 <send_usb+0x70>
  else if ((st & 0xF0)==0xA0 && len>=3){ packet[0]=cable|0x0A; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800454a:	2903      	cmp	r1, #3
 800454c:	d134      	bne.n	80045b8 <send_usb+0xb8>
 800454e:	240a      	movs	r4, #10
  else if ((st & 0xF0)==0xE0 && len>=3){ packet[0]=cable|0x0E; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 8004550:	7841      	ldrb	r1, [r0, #1]
 8004552:	7883      	ldrb	r3, [r0, #2]
 8004554:	f88d 2005 	strb.w	r2, [sp, #5]
 8004558:	f88d 4004 	strb.w	r4, [sp, #4]
 800455c:	f88d 1006 	strb.w	r1, [sp, #6]
 8004560:	f88d 3007 	strb.w	r3, [sp, #7]
  if (is_note){
 8004564:	9801      	ldr	r0, [sp, #4]
 8004566:	ba00      	rev	r0, r0
 8004568:	e018      	b.n	800459c <send_usb+0x9c>
  if ((st & 0xF0)==0x80 && len>=3){ packet[0]=cable|0x08; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800456a:	2903      	cmp	r1, #3
 800456c:	d124      	bne.n	80045b8 <send_usb+0xb8>
 800456e:	2408      	movs	r4, #8
  else if ((st & 0xF0)==0x90 && len>=3){ packet[0]=cable|0x09; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 8004570:	7841      	ldrb	r1, [r0, #1]
 8004572:	7883      	ldrb	r3, [r0, #2]
 8004574:	f88d 4004 	strb.w	r4, [sp, #4]
 8004578:	2430      	movs	r4, #48	; 0x30
 800457a:	f88d 2005 	strb.w	r2, [sp, #5]
 800457e:	f88d 1006 	strb.w	r1, [sp, #6]
 8004582:	f88d 3007 	strb.w	r3, [sp, #7]
 8004586:	f384 8811 	msr	BASEPRI, r4
  ready = usb_midi_tx_ready;
 800458a:	4b67      	ldr	r3, [pc, #412]	; (8004728 <send_usb+0x228>)
 800458c:	2100      	movs	r1, #0
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	f381 8811 	msr	BASEPRI, r1
    if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 8004596:	bb7b      	cbnz	r3, 80045f8 <send_usb+0xf8>
 8004598:	9801      	ldr	r0, [sp, #4]
 800459a:	ba00      	rev	r0, r0
      midi_tx_stats.tx_sent_immediate++; return;
    }
  }

  msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
  post_mb_or_drop(m,false);
 800459c:	2100      	movs	r1, #0
 800459e:	f7ff ff67 	bl	8004470 <post_mb_or_drop>
}
 80045a2:	b003      	add	sp, #12
 80045a4:	bd30      	pop	{r4, r5, pc}
  else if ((st & 0xF0)==0xD0 && len>=2){ packet[0]=cable|0x0D; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 80045a6:	2bd0      	cmp	r3, #208	; 0xd0
 80045a8:	d115      	bne.n	80045d6 <send_usb+0xd6>
 80045aa:	2901      	cmp	r1, #1
 80045ac:	f000 8090 	beq.w	80046d0 <send_usb+0x1d0>
 80045b0:	210d      	movs	r1, #13
 80045b2:	e7bc      	b.n	800452e <send_usb+0x2e>
  else if ((st & 0xF0)==0xB0 && len>=3){ packet[0]=cable|0x0B; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 80045b4:	2903      	cmp	r1, #3
 80045b6:	d035      	beq.n	8004624 <send_usb+0x124>
  else if (st==0xF1 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF1; packet[2]=msg[1]; }
 80045b8:	2901      	cmp	r1, #1
 80045ba:	bf94      	ite	ls
 80045bc:	2300      	movls	r3, #0
 80045be:	2301      	movhi	r3, #1
  else if (st==0xF3 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF3; packet[2]=msg[1]; }
 80045c0:	2af3      	cmp	r2, #243	; 0xf3
 80045c2:	d142      	bne.n	800464a <send_usb+0x14a>
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d040      	beq.n	800464a <send_usb+0x14a>
 80045c8:	f24f 3202 	movw	r2, #62210	; 0xf302
 80045cc:	e00c      	b.n	80045e8 <send_usb+0xe8>
  else if ((st & 0xF0)==0xE0 && len>=3){ packet[0]=cable|0x0E; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 80045ce:	2903      	cmp	r1, #3
 80045d0:	d1f2      	bne.n	80045b8 <send_usb+0xb8>
 80045d2:	240e      	movs	r4, #14
 80045d4:	e7bc      	b.n	8004550 <send_usb+0x50>
  else if (st==0xF1 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF1; packet[2]=msg[1]; }
 80045d6:	2901      	cmp	r1, #1
 80045d8:	bf94      	ite	ls
 80045da:	2300      	movls	r3, #0
 80045dc:	2301      	movhi	r3, #1
 80045de:	2af1      	cmp	r2, #241	; 0xf1
 80045e0:	d122      	bne.n	8004628 <send_usb+0x128>
 80045e2:	b30b      	cbz	r3, 8004628 <send_usb+0x128>
 80045e4:	f24f 1202 	movw	r2, #61698	; 0xf102
  else if (st==0xF3 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF3; packet[2]=msg[1]; }
 80045e8:	7843      	ldrb	r3, [r0, #1]
 80045ea:	f8ad 2004 	strh.w	r2, [sp, #4]
 80045ee:	f88d 3006 	strb.w	r3, [sp, #6]
  if (is_note){
 80045f2:	9801      	ldr	r0, [sp, #4]
 80045f4:	ba00      	rev	r0, r0
 80045f6:	e7d1      	b.n	800459c <send_usb+0x9c>
 * @api
 */
static inline msg_t chBSemWaitTimeout(binary_semaphore_t *bsp,
                                      sysinterval_t timeout) {

  return chSemWaitTimeout(&bsp->sem, timeout);
 80045f8:	484c      	ldr	r0, [pc, #304]	; (800472c <send_usb+0x22c>)
 80045fa:	f7ff fce1 	bl	8003fc0 <chSemWaitTimeout>
    if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 80045fe:	4605      	mov	r5, r0
 8004600:	2800      	cmp	r0, #0
 8004602:	d1c9      	bne.n	8004598 <send_usb+0x98>
 8004604:	f384 8811 	msr	BASEPRI, r4
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 8004608:	2304      	movs	r3, #4
 800460a:	2102      	movs	r1, #2
 800460c:	4848      	ldr	r0, [pc, #288]	; (8004730 <send_usb+0x230>)
 800460e:	eb0d 0203 	add.w	r2, sp, r3
 8004612:	f7fc fb4d 	bl	8000cb0 <usbStartTransmitI>
 8004616:	f385 8811 	msr	BASEPRI, r5
      midi_tx_stats.tx_sent_immediate++; return;
 800461a:	4a46      	ldr	r2, [pc, #280]	; (8004734 <send_usb+0x234>)
 800461c:	6813      	ldr	r3, [r2, #0]
 800461e:	3301      	adds	r3, #1
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e7be      	b.n	80045a2 <send_usb+0xa2>
  else if ((st & 0xF0)==0xB0 && len>=3){ packet[0]=cable|0x0B; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 8004624:	240b      	movs	r4, #11
 8004626:	e793      	b.n	8004550 <send_usb+0x50>
  else if (st==0xF2 && len>=3){ packet[0]=cable|0x03; packet[1]=0xF2; packet[2]=msg[1]; packet[3]=msg[2]; }
 8004628:	2af2      	cmp	r2, #242	; 0xf2
 800462a:	d1c9      	bne.n	80045c0 <send_usb+0xc0>
 800462c:	2902      	cmp	r1, #2
 800462e:	d9c7      	bls.n	80045c0 <send_usb+0xc0>
 8004630:	7842      	ldrb	r2, [r0, #1]
 8004632:	f24f 2103 	movw	r1, #61955	; 0xf203
 8004636:	7883      	ldrb	r3, [r0, #2]
 8004638:	f8ad 1004 	strh.w	r1, [sp, #4]
 800463c:	f88d 2006 	strb.w	r2, [sp, #6]
 8004640:	f88d 3007 	strb.w	r3, [sp, #7]
  if (is_note){
 8004644:	9801      	ldr	r0, [sp, #4]
 8004646:	ba00      	rev	r0, r0
 8004648:	e7a8      	b.n	800459c <send_usb+0x9c>
  else if (st==0xF6){          packet[0]=cable|0x0F; packet[1]=0xF6; }
 800464a:	2af6      	cmp	r2, #246	; 0xf6
 800464c:	d105      	bne.n	800465a <send_usb+0x15a>
 800464e:	f24f 630f 	movw	r3, #62991	; 0xf60f
 8004652:	4839      	ldr	r0, [pc, #228]	; (8004738 <send_usb+0x238>)
 8004654:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (is_note){
 8004658:	e7a0      	b.n	800459c <send_usb+0x9c>
    packet[0]=cable|0x0F; packet[1]=st;
 800465a:	230f      	movs	r3, #15
  else if (st>=0xF8){
 800465c:	2af7      	cmp	r2, #247	; 0xf7
    packet[0]=cable|0x0F; packet[1]=st;
 800465e:	f88d 2005 	strb.w	r2, [sp, #5]
 8004662:	f88d 3004 	strb.w	r3, [sp, #4]
  else if (st>=0xF8){
 8004666:	d910      	bls.n	800468a <send_usb+0x18a>
    if (st==0xF8){
 8004668:	2af8      	cmp	r2, #248	; 0xf8
 800466a:	d038      	beq.n	80046de <send_usb+0x1de>
    if (st==0xFA || st==0xFB || st==0xFC || st==0xFE || st==0xFF){
 800466c:	1d93      	adds	r3, r2, #6
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d913      	bls.n	800469c <send_usb+0x19c>
 8004674:	2afd      	cmp	r2, #253	; 0xfd
 8004676:	bf94      	ite	ls
 8004678:	2100      	movls	r1, #0
 800467a:	2101      	movhi	r1, #1
 800467c:	b971      	cbnz	r1, 800469c <send_usb+0x19c>
    msg_t m3=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800467e:	0412      	lsls	r2, r2, #16
    post_mb_or_drop(m3,false);
 8004680:	f042 6070 	orr.w	r0, r2, #251658240	; 0xf000000
 8004684:	f7ff fef4 	bl	8004470 <post_mb_or_drop>
    return;
 8004688:	e78b      	b.n	80045a2 <send_usb+0xa2>
  else { packet[0]=cable|0x0F; packet[1]=len>0?msg[0]:0; packet[2]=len>1?msg[1]:0; packet[3]=len>2?msg[2]:0; }
 800468a:	2901      	cmp	r1, #1
 800468c:	d025      	beq.n	80046da <send_usb+0x1da>
 800468e:	7843      	ldrb	r3, [r0, #1]
 8004690:	2903      	cmp	r1, #3
 8004692:	f88d 3006 	strb.w	r3, [sp, #6]
 8004696:	d120      	bne.n	80046da <send_usb+0x1da>
 8004698:	7883      	ldrb	r3, [r0, #2]
 800469a:	e761      	b.n	8004560 <send_usb+0x60>
 800469c:	2430      	movs	r4, #48	; 0x30
 800469e:	f384 8811 	msr	BASEPRI, r4
  ready = usb_midi_tx_ready;
 80046a2:	4b21      	ldr	r3, [pc, #132]	; (8004728 <send_usb+0x228>)
 80046a4:	2100      	movs	r1, #0
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	f381 8811 	msr	BASEPRI, r1
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 80046ae:	b12b      	cbz	r3, 80046bc <send_usb+0x1bc>
 80046b0:	481e      	ldr	r0, [pc, #120]	; (800472c <send_usb+0x22c>)
 80046b2:	f7ff fc85 	bl	8003fc0 <chSemWaitTimeout>
 80046b6:	4605      	mov	r5, r0
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d0a3      	beq.n	8004604 <send_usb+0x104>
        midi_tx_stats.rt_other_enq_fallback++;
 80046bc:	4a1d      	ldr	r2, [pc, #116]	; (8004734 <send_usb+0x234>)
        post_mb_or_drop(m,true);
 80046be:	2101      	movs	r1, #1
 80046c0:	9801      	ldr	r0, [sp, #4]
        midi_tx_stats.rt_other_enq_fallback++;
 80046c2:	6913      	ldr	r3, [r2, #16]
        post_mb_or_drop(m,true);
 80046c4:	ba00      	rev	r0, r0
        midi_tx_stats.rt_other_enq_fallback++;
 80046c6:	440b      	add	r3, r1
 80046c8:	6113      	str	r3, [r2, #16]
        post_mb_or_drop(m,true);
 80046ca:	f7ff fed1 	bl	8004470 <post_mb_or_drop>
 80046ce:	e768      	b.n	80045a2 <send_usb+0xa2>
  else { packet[0]=cable|0x0F; packet[1]=len>0?msg[0]:0; packet[2]=len>1?msg[1]:0; packet[3]=len>2?msg[2]:0; }
 80046d0:	230f      	movs	r3, #15
 80046d2:	f88d 2005 	strb.w	r2, [sp, #5]
 80046d6:	f88d 3004 	strb.w	r3, [sp, #4]
 80046da:	2300      	movs	r3, #0
 80046dc:	e740      	b.n	8004560 <send_usb+0x60>
 80046de:	2530      	movs	r5, #48	; 0x30
 80046e0:	f385 8811 	msr	BASEPRI, r5
  ready = usb_midi_tx_ready;
 80046e4:	4b10      	ldr	r3, [pc, #64]	; (8004728 <send_usb+0x228>)
 80046e6:	2100      	movs	r1, #0
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	f381 8811 	msr	BASEPRI, r1
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 80046f0:	b123      	cbz	r3, 80046fc <send_usb+0x1fc>
 80046f2:	480e      	ldr	r0, [pc, #56]	; (800472c <send_usb+0x22c>)
 80046f4:	f7ff fc64 	bl	8003fc0 <chSemWaitTimeout>
 80046f8:	4604      	mov	r4, r0
 80046fa:	b128      	cbz	r0, 8004708 <send_usb+0x208>
        post_mb_or_drop(m,false);
 80046fc:	9801      	ldr	r0, [sp, #4]
 80046fe:	2100      	movs	r1, #0
 8004700:	ba00      	rev	r0, r0
 8004702:	f7ff feb5 	bl	8004470 <post_mb_or_drop>
 8004706:	e74c      	b.n	80045a2 <send_usb+0xa2>
 8004708:	f385 8811 	msr	BASEPRI, r5
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 800470c:	2304      	movs	r3, #4
 800470e:	2102      	movs	r1, #2
 8004710:	4807      	ldr	r0, [pc, #28]	; (8004730 <send_usb+0x230>)
 8004712:	eb0d 0203 	add.w	r2, sp, r3
 8004716:	f7fc facb 	bl	8000cb0 <usbStartTransmitI>
 800471a:	f384 8811 	msr	BASEPRI, r4
        midi_tx_stats.tx_sent_immediate++;
 800471e:	4a05      	ldr	r2, [pc, #20]	; (8004734 <send_usb+0x234>)
 8004720:	6813      	ldr	r3, [r2, #0]
 8004722:	3301      	adds	r3, #1
 8004724:	6013      	str	r3, [r2, #0]
 8004726:	e73c      	b.n	80045a2 <send_usb+0xa2>
 8004728:	24001844 	.word	0x24001844
 800472c:	240014d8 	.word	0x240014d8
 8004730:	24000128 	.word	0x24000128
 8004734:	24000e54 	.word	0x24000e54
 8004738:	0ff60000 	.word	0x0ff60000
 800473c:	00000000 	.word	0x00000000

08004740 <midi_send>:
 * @param d Destination denvoi (UART, USB, ou les deux).
 * @param m Pointeur sur les octets du message MIDI.
 * @param n Longueur du message en octets.
 */
static void midi_send(midi_dest_t d, const uint8_t *m, size_t n){
  switch(d){
 8004740:	2802      	cmp	r0, #2
static void midi_send(midi_dest_t d, const uint8_t *m, size_t n){
 8004742:	b570      	push	{r4, r5, r6, lr}
 8004744:	460c      	mov	r4, r1
 8004746:	4615      	mov	r5, r2
  switch(d){
 8004748:	d009      	beq.n	800475e <midi_send+0x1e>
 800474a:	2803      	cmp	r0, #3
 800474c:	d002      	beq.n	8004754 <midi_send+0x14>
 800474e:	2801      	cmp	r0, #1
 8004750:	d00b      	beq.n	800476a <midi_send+0x2a>
    case MIDI_DEST_UART: send_uart(m,n); break;
    case MIDI_DEST_USB:  send_usb(m,n);  break;
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
    default: break;
  }
}
 8004752:	bd70      	pop	{r4, r5, r6, pc}
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 8004754:	f04f 33ff 	mov.w	r3, #4294967295
 8004758:	4807      	ldr	r0, [pc, #28]	; (8004778 <midi_send+0x38>)
 800475a:	f7fc f939 	bl	80009d0 <oqWriteTimeout>
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
 800475e:	4629      	mov	r1, r5
 8004760:	4620      	mov	r0, r4
}
 8004762:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
 8004766:	f7ff becb 	b.w	8004500 <send_usb>
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 800476a:	f04f 33ff 	mov.w	r3, #4294967295
 800476e:	4802      	ldr	r0, [pc, #8]	; (8004778 <midi_send+0x38>)
}
 8004770:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 8004774:	f7fc b92c 	b.w	80009d0 <oqWriteTimeout>
 8004778:	24000398 	.word	0x24000398
 800477c:	00000000 	.word	0x00000000

08004780 <midi_internal_receive>:
}
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
	...

08004790 <thdMidiUsbTx>:
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8004790:	4b83      	ldr	r3, [pc, #524]	; (80049a0 <thdMidiUsbTx+0x210>)
 8004792:	4a84      	ldr	r2, [pc, #528]	; (80049a4 <thdMidiUsbTx+0x214>)
 8004794:	68db      	ldr	r3, [r3, #12]
static THD_FUNCTION(thdMidiUsbTx, arg) {
 8004796:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  size_t n = 0;
 800479a:	f04f 0900 	mov.w	r9, #0
static THD_FUNCTION(thdMidiUsbTx, arg) {
 800479e:	b093      	sub	sp, #76	; 0x4c
 80047a0:	4e81      	ldr	r6, [pc, #516]	; (80049a8 <thdMidiUsbTx+0x218>)
 80047a2:	f8df a208 	ldr.w	sl, [pc, #520]	; 80049ac <thdMidiUsbTx+0x21c>
 80047a6:	4d82      	ldr	r5, [pc, #520]	; (80049b0 <thdMidiUsbTx+0x220>)
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
 80047a8:	f8df 8208 	ldr.w	r8, [pc, #520]	; 80049b4 <thdMidiUsbTx+0x224>
 80047ac:	61da      	str	r2, [r3, #28]
      out->data[2] = pkt[3];
 80047ae:	2410      	movs	r4, #16
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
 80047b0:	2700      	movs	r7, #0
 80047b2:	e00d      	b.n	80047d0 <thdMidiUsbTx+0x40>
  switch (cin) {
 80047b4:	f243 0304 	movw	r3, #12292	; 0x3004
 80047b8:	421a      	tst	r2, r3
 80047ba:	f040 808c 	bne.w	80048d6 <thdMidiUsbTx+0x146>
 80047be:	280f      	cmp	r0, #15
 80047c0:	f000 8091 	beq.w	80048e6 <thdMidiUsbTx+0x156>
      midi_rx_stats.usb_rx_ignored++;
 80047c4:	68eb      	ldr	r3, [r5, #12]
  while ((processed < max_burst) &&
 80047c6:	3c01      	subs	r4, #1
      midi_rx_stats.usb_rx_ignored++;
 80047c8:	f103 0301 	add.w	r3, r3, #1
 80047cc:	60eb      	str	r3, [r5, #12]
  while ((processed < max_burst) &&
 80047ce:	d035      	beq.n	800483c <thdMidiUsbTx+0xac>
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
 80047d0:	2200      	movs	r2, #0
 80047d2:	4669      	mov	r1, sp
 80047d4:	4640      	mov	r0, r8
 80047d6:	f7ff fd13 	bl	8004200 <chMBFetchTimeout>
  while ((processed < max_burst) &&
 80047da:	bb78      	cbnz	r0, 800483c <thdMidiUsbTx+0xac>
 80047dc:	2330      	movs	r3, #48	; 0x30
 80047de:	f383 8811 	msr	BASEPRI, r3
  if (midi_usb_rx_queue_fill > 0U) {
 80047e2:	8833      	ldrh	r3, [r6, #0]
 80047e4:	b10b      	cbz	r3, 80047ea <thdMidiUsbTx+0x5a>
    midi_usb_rx_queue_fill--;
 80047e6:	3b01      	subs	r3, #1
 80047e8:	8033      	strh	r3, [r6, #0]
 80047ea:	f387 8811 	msr	BASEPRI, r7
    pkt[0] = (uint8_t)((raw >> 24) & 0xFF);
 80047ee:	9b00      	ldr	r3, [sp, #0]
    pkt[1] = (uint8_t)((raw >> 16) & 0xFF);
 80047f0:	2101      	movs	r1, #1
  switch (cin) {
 80047f2:	f644 7c08 	movw	ip, #20232	; 0x4f08
  const uint8_t cin = (uint8_t)(pkt[0] & 0x0F);
 80047f6:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pkt[1] = (uint8_t)((raw >> 16) & 0xFF);
 80047fa:	f3c3 4e07 	ubfx	lr, r3, #16, #8
    pkt[2] = (uint8_t)((raw >> 8)  & 0xFF);
 80047fe:	f3c3 2b07 	ubfx	fp, r3, #8, #8
  switch (cin) {
 8004802:	fa01 f200 	lsl.w	r2, r1, r0
 8004806:	ea12 0f0c 	tst.w	r2, ip
 800480a:	d0d3      	beq.n	80047b4 <thdMidiUsbTx+0x24>
      out->len = 3U;
 800480c:	2103      	movs	r1, #3
      out->data[0] = pkt[1];
 800480e:	f88d e004 	strb.w	lr, [sp, #4]
      out->data[1] = pkt[2];
 8004812:	f88d b005 	strb.w	fp, [sp, #5]
    pkt[3] = (uint8_t)( raw        & 0xFF);
 8004816:	f88d 3006 	strb.w	r3, [sp, #6]
      out->len = 3U;
 800481a:	f88d 1007 	strb.w	r1, [sp, #7]
  midi_internal_receive(msg->data, msg->len);
 800481e:	a801      	add	r0, sp, #4
 8004820:	f7ff ffae 	bl	8004780 <midi_internal_receive>
  if ((midi_rx_dest == MIDI_DEST_UART) || (midi_rx_dest == MIDI_DEST_BOTH)) {
 8004824:	f89a 3000 	ldrb.w	r3, [sl]
 8004828:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800482c:	2b01      	cmp	r3, #1
 800482e:	d06b      	beq.n	8004908 <thdMidiUsbTx+0x178>
      midi_rx_stats.usb_rx_decoded++;
 8004830:	68ab      	ldr	r3, [r5, #8]
  while ((processed < max_burst) &&
 8004832:	3c01      	subs	r4, #1
      midi_rx_stats.usb_rx_decoded++;
 8004834:	f103 0301 	add.w	r3, r3, #1
 8004838:	60ab      	str	r3, [r5, #8]
  while ((processed < max_burst) &&
 800483a:	d1c9      	bne.n	80047d0 <thdMidiUsbTx+0x40>
    msg_t res = chMBFetchTimeout(&midi_usb_mb, &msg, TIME_MS2I(1));
 800483c:	220a      	movs	r2, #10
 800483e:	a901      	add	r1, sp, #4
 8004840:	485d      	ldr	r0, [pc, #372]	; (80049b8 <thdMidiUsbTx+0x228>)
 8004842:	f7ff fcdd 	bl	8004200 <chMBFetchTimeout>
    if (res == MSG_OK) {
 8004846:	2800      	cmp	r0, #0
 8004848:	d167      	bne.n	800491a <thdMidiUsbTx+0x18a>
 800484a:	2330      	movs	r3, #48	; 0x30
 800484c:	f383 8811 	msr	BASEPRI, r3
  if (midi_usb_queue_fill > 0U) {
 8004850:	4a5a      	ldr	r2, [pc, #360]	; (80049bc <thdMidiUsbTx+0x22c>)
 8004852:	8813      	ldrh	r3, [r2, #0]
 8004854:	b10b      	cbz	r3, 800485a <thdMidiUsbTx+0xca>
    midi_usb_queue_fill--;
 8004856:	3b01      	subs	r3, #1
 8004858:	8013      	strh	r3, [r2, #0]
 800485a:	2400      	movs	r4, #0
 800485c:	f384 8811 	msr	BASEPRI, r4
      buf[n++] = (uint8_t)((msg >> 24) & 0xFF);
 8004860:	9b01      	ldr	r3, [sp, #4]
 8004862:	f109 0148 	add.w	r1, r9, #72	; 0x48
      buf[n++] = (uint8_t)( msg        & 0xFF);
 8004866:	f109 024b 	add.w	r2, r9, #75	; 0x4b
 800486a:	f109 0904 	add.w	r9, r9, #4
      buf[n++] = (uint8_t)((msg >> 24) & 0xFF);
 800486e:	4469      	add	r1, sp
 8004870:	1618      	asrs	r0, r3, #24
      buf[n++] = (uint8_t)( msg        & 0xFF);
 8004872:	446a      	add	r2, sp
      if (n == sizeof(buf)) {
 8004874:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
      buf[n++] = (uint8_t)((msg >> 24) & 0xFF);
 8004878:	f801 0c40 	strb.w	r0, [r1, #-64]
      buf[n++] = (uint8_t)((msg >> 16) & 0xFF);
 800487c:	ea4f 4023 	mov.w	r0, r3, asr #16
 8004880:	f801 0c3f 	strb.w	r0, [r1, #-63]
      buf[n++] = (uint8_t)((msg >> 8)  & 0xFF);
 8004884:	ea4f 2023 	mov.w	r0, r3, asr #8
 8004888:	f801 0c3e 	strb.w	r0, [r1, #-62]
      buf[n++] = (uint8_t)( msg        & 0xFF);
 800488c:	f802 3c40 	strb.w	r3, [r2, #-64]
      if (n == sizeof(buf)) {
 8004890:	d18d      	bne.n	80047ae <thdMidiUsbTx+0x1e>
 8004892:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8004896:	f38b 8811 	msr	BASEPRI, fp
  ready = usb_midi_tx_ready;
 800489a:	4b49      	ldr	r3, [pc, #292]	; (80049c0 <thdMidiUsbTx+0x230>)
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	f384 8811 	msr	BASEPRI, r4
        if (ready) {
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d051      	beq.n	800494c <thdMidiUsbTx+0x1bc>
 80048a8:	2114      	movs	r1, #20
 80048aa:	4846      	ldr	r0, [pc, #280]	; (80049c4 <thdMidiUsbTx+0x234>)
 80048ac:	f7ff fb88 	bl	8003fc0 <chSemWaitTimeout>
          if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 80048b0:	4607      	mov	r7, r0
 80048b2:	2800      	cmp	r0, #0
 80048b4:	d15d      	bne.n	8004972 <thdMidiUsbTx+0x1e2>
 80048b6:	f38b 8811 	msr	BASEPRI, fp
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 80048ba:	2102      	movs	r1, #2
 80048bc:	464b      	mov	r3, r9
 80048be:	aa02      	add	r2, sp, #8
 80048c0:	4841      	ldr	r0, [pc, #260]	; (80049c8 <thdMidiUsbTx+0x238>)
 80048c2:	f7fc f9f5 	bl	8000cb0 <usbStartTransmitI>
 80048c6:	f387 8811 	msr	BASEPRI, r7
            midi_tx_stats.tx_sent_batched++;
 80048ca:	4a40      	ldr	r2, [pc, #256]	; (80049cc <thdMidiUsbTx+0x23c>)
        n = 0;
 80048cc:	46b9      	mov	r9, r7
            midi_tx_stats.tx_sent_batched++;
 80048ce:	6853      	ldr	r3, [r2, #4]
 80048d0:	3301      	adds	r3, #1
 80048d2:	6053      	str	r3, [r2, #4]
 80048d4:	e76b      	b.n	80047ae <thdMidiUsbTx+0x1e>
      out->len = 2U;
 80048d6:	2102      	movs	r1, #2
      out->data[0] = pkt[1];
 80048d8:	f88d e004 	strb.w	lr, [sp, #4]
      out->data[1] = pkt[2];
 80048dc:	f88d b005 	strb.w	fp, [sp, #5]
      out->len = 2U;
 80048e0:	f88d 1007 	strb.w	r1, [sp, #7]
      return true;
 80048e4:	e79b      	b.n	800481e <thdMidiUsbTx+0x8e>
      switch (pkt[1]) {
 80048e6:	f10e 0308 	add.w	r3, lr, #8
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b07      	cmp	r3, #7
 80048ee:	f63f af69 	bhi.w	80047c4 <thdMidiUsbTx+0x34>
 80048f2:	22dd      	movs	r2, #221	; 0xdd
 80048f4:	fa22 f303 	lsr.w	r3, r2, r3
 80048f8:	07db      	lsls	r3, r3, #31
 80048fa:	f57f af63 	bpl.w	80047c4 <thdMidiUsbTx+0x34>
          out->data[0] = pkt[1];
 80048fe:	f88d e004 	strb.w	lr, [sp, #4]
          out->len = 1U;
 8004902:	f88d 1007 	strb.w	r1, [sp, #7]
          return true;
 8004906:	e78a      	b.n	800481e <thdMidiUsbTx+0x8e>
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
 800490c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004910:	a901      	add	r1, sp, #4
 8004912:	482f      	ldr	r0, [pc, #188]	; (80049d0 <thdMidiUsbTx+0x240>)
 8004914:	f7fc f85c 	bl	80009d0 <oqWriteTimeout>
 8004918:	e78a      	b.n	8004830 <thdMidiUsbTx+0xa0>
    } else if (n > 0U) {
 800491a:	f1b9 0f00 	cmp.w	r9, #0
 800491e:	f43f af46 	beq.w	80047ae <thdMidiUsbTx+0x1e>
 8004922:	210a      	movs	r1, #10
 8004924:	482b      	ldr	r0, [pc, #172]	; (80049d4 <thdMidiUsbTx+0x244>)
 8004926:	f7ff fb4b 	bl	8003fc0 <chSemWaitTimeout>
 800492a:	2730      	movs	r7, #48	; 0x30
 800492c:	f387 8811 	msr	BASEPRI, r7
  ready = usb_midi_tx_ready;
 8004930:	4b23      	ldr	r3, [pc, #140]	; (80049c0 <thdMidiUsbTx+0x230>)
 8004932:	2400      	movs	r4, #0
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	f384 8811 	msr	BASEPRI, r4
      if (ready) {
 800493c:	b963      	cbnz	r3, 8004958 <thdMidiUsbTx+0x1c8>
        midi_tx_stats.usb_not_ready_drops += n / 4;
 800493e:	4923      	ldr	r1, [pc, #140]	; (80049cc <thdMidiUsbTx+0x23c>)
 8004940:	698a      	ldr	r2, [r1, #24]
 8004942:	eb02 0299 	add.w	r2, r2, r9, lsr #2
      n = 0;
 8004946:	4699      	mov	r9, r3
        midi_tx_stats.usb_not_ready_drops += n / 4;
 8004948:	618a      	str	r2, [r1, #24]
  while (true) {
 800494a:	e730      	b.n	80047ae <thdMidiUsbTx+0x1e>
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800494c:	4a1f      	ldr	r2, [pc, #124]	; (80049cc <thdMidiUsbTx+0x23c>)
        n = 0;
 800494e:	4699      	mov	r9, r3
          midi_tx_stats.usb_not_ready_drops += n / 4;
 8004950:	6993      	ldr	r3, [r2, #24]
 8004952:	3310      	adds	r3, #16
 8004954:	6193      	str	r3, [r2, #24]
 8004956:	e72a      	b.n	80047ae <thdMidiUsbTx+0x1e>
 8004958:	2114      	movs	r1, #20
 800495a:	481a      	ldr	r0, [pc, #104]	; (80049c4 <thdMidiUsbTx+0x234>)
 800495c:	f7ff fb30 	bl	8003fc0 <chSemWaitTimeout>
        if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 8004960:	4683      	mov	fp, r0
 8004962:	b160      	cbz	r0, 800497e <thdMidiUsbTx+0x1ee>
          midi_tx_stats.usb_not_ready_drops += n / 4;
 8004964:	4a19      	ldr	r2, [pc, #100]	; (80049cc <thdMidiUsbTx+0x23c>)
 8004966:	6993      	ldr	r3, [r2, #24]
 8004968:	eb03 0399 	add.w	r3, r3, r9, lsr #2
      n = 0;
 800496c:	46a1      	mov	r9, r4
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800496e:	6193      	str	r3, [r2, #24]
 8004970:	e71d      	b.n	80047ae <thdMidiUsbTx+0x1e>
            midi_tx_stats.usb_not_ready_drops += n / 4;
 8004972:	4a16      	ldr	r2, [pc, #88]	; (80049cc <thdMidiUsbTx+0x23c>)
        n = 0;
 8004974:	46a1      	mov	r9, r4
            midi_tx_stats.usb_not_ready_drops += n / 4;
 8004976:	6993      	ldr	r3, [r2, #24]
 8004978:	3310      	adds	r3, #16
 800497a:	6193      	str	r3, [r2, #24]
 800497c:	e717      	b.n	80047ae <thdMidiUsbTx+0x1e>
 800497e:	f387 8811 	msr	BASEPRI, r7
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 8004982:	2102      	movs	r1, #2
 8004984:	464b      	mov	r3, r9
 8004986:	aa02      	add	r2, sp, #8
 8004988:	480f      	ldr	r0, [pc, #60]	; (80049c8 <thdMidiUsbTx+0x238>)
 800498a:	f7fc f991 	bl	8000cb0 <usbStartTransmitI>
 800498e:	f38b 8811 	msr	BASEPRI, fp
          midi_tx_stats.tx_sent_batched++;
 8004992:	4a0e      	ldr	r2, [pc, #56]	; (80049cc <thdMidiUsbTx+0x23c>)
      n = 0;
 8004994:	46d9      	mov	r9, fp
          midi_tx_stats.tx_sent_batched++;
 8004996:	6853      	ldr	r3, [r2, #4]
 8004998:	3301      	adds	r3, #1
 800499a:	6053      	str	r3, [r2, #4]
 800499c:	e707      	b.n	80047ae <thdMidiUsbTx+0x1e>
 800499e:	bf00      	nop
 80049a0:	24000408 	.word	0x24000408
 80049a4:	080052c4 	.word	0x080052c4
 80049a8:	240014c8 	.word	0x240014c8
 80049ac:	24000000 	.word	0x24000000
 80049b0:	24000e44 	.word	0x24000e44
 80049b4:	240012a0 	.word	0x240012a0
 80049b8:	24000e70 	.word	0x24000e70
 80049bc:	24001298 	.word	0x24001298
 80049c0:	24001844 	.word	0x24001844
 80049c4:	240014d8 	.word	0x240014d8
 80049c8:	24000128 	.word	0x24000128
 80049cc:	24000e54 	.word	0x24000e54
 80049d0:	24000398 	.word	0x24000398
 80049d4:	240014cc 	.word	0x240014cc
	...

080049e0 <midi_usb_rx_submit_from_isr>:
  if ((packet == NULL) || (len < 4U)) {
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d045      	beq.n	8004a70 <midi_usb_rx_submit_from_isr+0x90>
 80049e4:	2903      	cmp	r1, #3
 80049e6:	d943      	bls.n	8004a70 <midi_usb_rx_submit_from_isr+0x90>
  const size_t packets = len / 4U;
 80049e8:	0889      	lsrs	r1, r1, #2
 80049ea:	2330      	movs	r3, #48	; 0x30
void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 80049ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049f0:	f383 8811 	msr	BASEPRI, r3
  if (midi_usb_rx_mb.buffer == NULL) {
 80049f4:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8004a74 <midi_usb_rx_submit_from_isr+0x94>
 80049f8:	f8da 3000 	ldr.w	r3, [sl]
 80049fc:	b3a3      	cbz	r3, 8004a68 <midi_usb_rx_submit_from_isr+0x88>
 80049fe:	4604      	mov	r4, r0
 8004a00:	eb00 0581 	add.w	r5, r0, r1, lsl #2
 8004a04:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8004a78 <midi_usb_rx_submit_from_isr+0x98>
 8004a08:	4e1c      	ldr	r6, [pc, #112]	; (8004a7c <midi_usb_rx_submit_from_isr+0x9c>)
        midi_usb_rx_drops++;
 8004a0a:	4f1d      	ldr	r7, [pc, #116]	; (8004a80 <midi_usb_rx_submit_from_isr+0xa0>)
    if (midi_usb_rx_queue_fill > midi_usb_rx_queue_high_water) {
 8004a0c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8004a84 <midi_usb_rx_submit_from_isr+0xa4>
 8004a10:	e009      	b.n	8004a26 <midi_usb_rx_submit_from_isr+0x46>
        midi_usb_rx_drops++;
 8004a12:	683b      	ldr	r3, [r7, #0]
    packet += 4U;
 8004a14:	3404      	adds	r4, #4
        midi_usb_rx_drops++;
 8004a16:	3301      	adds	r3, #1
  for (size_t i = 0; i < packets; i++) {
 8004a18:	42a5      	cmp	r5, r4
        midi_usb_rx_drops++;
 8004a1a:	603b      	str	r3, [r7, #0]
        midi_rx_stats.usb_rx_drops++;
 8004a1c:	6873      	ldr	r3, [r6, #4]
 8004a1e:	f103 0301 	add.w	r3, r3, #1
 8004a22:	6073      	str	r3, [r6, #4]
  for (size_t i = 0; i < packets; i++) {
 8004a24:	d01f      	beq.n	8004a66 <midi_usb_rx_submit_from_isr+0x86>
    if (midi_usb_rx_queue_fill >= MIDI_USB_RX_QUEUE_LEN) {
 8004a26:	f8b9 3000 	ldrh.w	r3, [r9]
 8004a2a:	2b7f      	cmp	r3, #127	; 0x7f
 8004a2c:	d8f1      	bhi.n	8004a12 <midi_usb_rx_submit_from_isr+0x32>
      if (chMBPostI(&midi_usb_rx_mb, m) == MSG_OK) {
 8004a2e:	6821      	ldr	r1, [r4, #0]
 8004a30:	4650      	mov	r0, sl
 8004a32:	ba09      	rev	r1, r1
 8004a34:	f7ff fb8c 	bl	8004150 <chMBPostI>
 8004a38:	2800      	cmp	r0, #0
 8004a3a:	d1ea      	bne.n	8004a12 <midi_usb_rx_submit_from_isr+0x32>
  if (midi_usb_rx_queue_fill < MIDI_USB_RX_QUEUE_LEN) {
 8004a3c:	f8b9 3000 	ldrh.w	r3, [r9]
 8004a40:	2b7f      	cmp	r3, #127	; 0x7f
    midi_usb_rx_queue_fill++;
 8004a42:	f103 0301 	add.w	r3, r3, #1
 8004a46:	b29b      	uxth	r3, r3
  if (midi_usb_rx_queue_fill < MIDI_USB_RX_QUEUE_LEN) {
 8004a48:	d807      	bhi.n	8004a5a <midi_usb_rx_submit_from_isr+0x7a>
    if (midi_usb_rx_queue_fill > midi_usb_rx_queue_high_water) {
 8004a4a:	f8b8 2000 	ldrh.w	r2, [r8]
    midi_usb_rx_queue_fill++;
 8004a4e:	f8a9 3000 	strh.w	r3, [r9]
    if (midi_usb_rx_queue_fill > midi_usb_rx_queue_high_water) {
 8004a52:	429a      	cmp	r2, r3
      midi_usb_rx_queue_high_water = midi_usb_rx_queue_fill;
 8004a54:	bf38      	it	cc
 8004a56:	f8a8 3000 	strhcc.w	r3, [r8]
        midi_rx_stats.usb_rx_enqueued++;
 8004a5a:	6833      	ldr	r3, [r6, #0]
    packet += 4U;
 8004a5c:	3404      	adds	r4, #4
        midi_rx_stats.usb_rx_enqueued++;
 8004a5e:	3301      	adds	r3, #1
  for (size_t i = 0; i < packets; i++) {
 8004a60:	42a5      	cmp	r5, r4
        midi_rx_stats.usb_rx_enqueued++;
 8004a62:	6033      	str	r3, [r6, #0]
  for (size_t i = 0; i < packets; i++) {
 8004a64:	d1df      	bne.n	8004a26 <midi_usb_rx_submit_from_isr+0x46>
 8004a66:	2300      	movs	r3, #0
 8004a68:	f383 8811 	msr	BASEPRI, r3
}
 8004a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	240012a0 	.word	0x240012a0
 8004a78:	240014c8 	.word	0x240014c8
 8004a7c:	24000e44 	.word	0x24000e44
 8004a80:	2400129c 	.word	0x2400129c
 8004a84:	240014ca 	.word	0x240014ca
	...

08004a90 <midi_init>:
void midi_init(void) {
 8004a90:	b510      	push	{r4, lr}
 8004a92:	2330      	movs	r3, #48	; 0x30
 8004a94:	b082      	sub	sp, #8
 8004a96:	f383 8811 	msr	BASEPRI, r3
  if (midi_initialized) {
 8004a9a:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <midi_init+0x78>)
 8004a9c:	781c      	ldrb	r4, [r3, #0]
 8004a9e:	b124      	cbz	r4, 8004aaa <midi_init+0x1a>
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f383 8811 	msr	BASEPRI, r3
}
 8004aa6:	b002      	add	sp, #8
 8004aa8:	bd10      	pop	{r4, pc}
  midi_initialized = true;
 8004aaa:	2201      	movs	r2, #1
 8004aac:	701a      	strb	r2, [r3, #0]
 8004aae:	f384 8811 	msr	BASEPRI, r4
  sdStart(MIDI_UART, &uart_cfg);
 8004ab2:	4916      	ldr	r1, [pc, #88]	; (8004b0c <midi_init+0x7c>)
 8004ab4:	4816      	ldr	r0, [pc, #88]	; (8004b10 <midi_init+0x80>)
 8004ab6:	f7fc f84b 	bl	8000b50 <sdStart>
  midi_usb_queue_high_water = 0;
 8004aba:	4b16      	ldr	r3, [pc, #88]	; (8004b14 <midi_init+0x84>)
  midi_usb_queue_fill = 0;
 8004abc:	4a16      	ldr	r2, [pc, #88]	; (8004b18 <midi_init+0x88>)
  midi_usb_rx_queue_fill = 0;
 8004abe:	4817      	ldr	r0, [pc, #92]	; (8004b1c <midi_init+0x8c>)
  midi_usb_rx_queue_high_water = 0;
 8004ac0:	4917      	ldr	r1, [pc, #92]	; (8004b20 <midi_init+0x90>)
  midi_usb_queue_high_water = 0;
 8004ac2:	801c      	strh	r4, [r3, #0]
  midi_usb_rx_drops = 0;
 8004ac4:	4b17      	ldr	r3, [pc, #92]	; (8004b24 <midi_init+0x94>)
  midi_usb_queue_fill = 0;
 8004ac6:	8014      	strh	r4, [r2, #0]
  chMBObjectInit(&midi_usb_mb, midi_usb_queue, MIDI_USB_QUEUE_LEN);
 8004ac8:	f44f 7280 	mov.w	r2, #256	; 0x100
  midi_usb_rx_queue_fill = 0;
 8004acc:	8004      	strh	r4, [r0, #0]
  midi_usb_rx_queue_high_water = 0;
 8004ace:	800c      	strh	r4, [r1, #0]
  chMBObjectInit(&midi_usb_mb, midi_usb_queue, MIDI_USB_QUEUE_LEN);
 8004ad0:	4815      	ldr	r0, [pc, #84]	; (8004b28 <midi_init+0x98>)
 8004ad2:	4916      	ldr	r1, [pc, #88]	; (8004b2c <midi_init+0x9c>)
  midi_usb_rx_drops = 0;
 8004ad4:	601c      	str	r4, [r3, #0]
  chMBObjectInit(&midi_usb_mb, midi_usb_queue, MIDI_USB_QUEUE_LEN);
 8004ad6:	f7ff fae3 	bl	80040a0 <chMBObjectInit>
  chMBObjectInit(&midi_usb_rx_mb, midi_usb_rx_queue, MIDI_USB_RX_QUEUE_LEN);
 8004ada:	2280      	movs	r2, #128	; 0x80
 8004adc:	4814      	ldr	r0, [pc, #80]	; (8004b30 <midi_init+0xa0>)
 8004ade:	4915      	ldr	r1, [pc, #84]	; (8004b34 <midi_init+0xa4>)
 8004ae0:	f7ff fade 	bl	80040a0 <chMBObjectInit>
  chSemObjectInit(&bsp->sem, taken ? (cnt_t)0 : (cnt_t)1);
 8004ae4:	4621      	mov	r1, r4
 8004ae6:	4814      	ldr	r0, [pc, #80]	; (8004b38 <midi_init+0xa8>)
 8004ae8:	f7ff fa62 	bl	8003fb0 <chSemObjectInit>
 8004aec:	4621      	mov	r1, r4
 8004aee:	4813      	ldr	r0, [pc, #76]	; (8004b3c <midi_init+0xac>)
 8004af0:	f7ff fa5e 	bl	8003fb0 <chSemObjectInit>
  chThdCreateStatic(waMidiUsbTx, sizeof(waMidiUsbTx),
 8004af4:	4b12      	ldr	r3, [pc, #72]	; (8004b40 <midi_init+0xb0>)
 8004af6:	2281      	movs	r2, #129	; 0x81
 8004af8:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8004afc:	9400      	str	r4, [sp, #0]
 8004afe:	4811      	ldr	r0, [pc, #68]	; (8004b44 <midi_init+0xb4>)
 8004b00:	f7ff f95e 	bl	8003dc0 <chThdCreateStatic>
}
 8004b04:	b002      	add	sp, #8
 8004b06:	bd10      	pop	{r4, pc}
 8004b08:	24000e40 	.word	0x24000e40
 8004b0c:	080052d0 	.word	0x080052d0
 8004b10:	24000368 	.word	0x24000368
 8004b14:	2400129a 	.word	0x2400129a
 8004b18:	24001298 	.word	0x24001298
 8004b1c:	240014c8 	.word	0x240014c8
 8004b20:	240014ca 	.word	0x240014ca
 8004b24:	2400129c 	.word	0x2400129c
 8004b28:	24000e70 	.word	0x24000e70
 8004b2c:	24000e98 	.word	0x24000e98
 8004b30:	240012a0 	.word	0x240012a0
 8004b34:	240012c8 	.word	0x240012c8
 8004b38:	240014d8 	.word	0x240014d8
 8004b3c:	240014cc 	.word	0x240014cc
 8004b40:	08004791 	.word	0x08004791
 8004b44:	240014e8 	.word	0x240014e8
	...

08004b50 <midi_note_on>:

/* ====================================================================== */
/*                                API MIDI                                */
/* ====================================================================== */

void midi_note_on(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 8004b50:	b500      	push	{lr}
  if ((v & 0x7F)==0){ midi_note_off(d,ch,n,0); return; }
 8004b52:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
void midi_note_on(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 8004b56:	b083      	sub	sp, #12
  uint8_t m[3]={ (uint8_t)(0x90|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
  midi_send(d,m,3);
}

void midi_note_off(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b58:	f001 010f 	and.w	r1, r1, #15
 8004b5c:	f002 0c7f 	and.w	ip, r2, #127	; 0x7f
 8004b60:	f88d 3006 	strb.w	r3, [sp, #6]
  midi_send(d,m,3);
 8004b64:	f04f 0203 	mov.w	r2, #3
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b68:	bf0c      	ite	eq
 8004b6a:	f061 037f 	orneq	r3, r1, #127	; 0x7f
  uint8_t m[3]={ (uint8_t)(0x90|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b6e:	f061 036f 	ornne	r3, r1, #111	; 0x6f
  midi_send(d,m,3);
 8004b72:	a901      	add	r1, sp, #4
  uint8_t m[3]={ (uint8_t)(0x90|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b74:	f88d c005 	strb.w	ip, [sp, #5]
 8004b78:	f88d 3004 	strb.w	r3, [sp, #4]
  midi_send(d,m,3);
 8004b7c:	f7ff fde0 	bl	8004740 <midi_send>
}
 8004b80:	b003      	add	sp, #12
 8004b82:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b86:	bf00      	nop
	...

08004b90 <midi_note_off>:
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b90:	f001 010f 	and.w	r1, r1, #15
 8004b94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  switch(d){
 8004b9c:	2802      	cmp	r0, #2
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004b9e:	f061 017f 	orn	r1, r1, #127	; 0x7f
void midi_note_off(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 8004ba2:	b510      	push	{r4, lr}
 8004ba4:	b082      	sub	sp, #8
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 8004ba6:	f88d 2005 	strb.w	r2, [sp, #5]
 8004baa:	f88d 3006 	strb.w	r3, [sp, #6]
 8004bae:	f88d 1004 	strb.w	r1, [sp, #4]
  switch(d){
 8004bb2:	d006      	beq.n	8004bc2 <midi_note_off+0x32>
 8004bb4:	2803      	cmp	r0, #3
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	d012      	beq.n	8004be0 <midi_note_off+0x50>
 8004bba:	2801      	cmp	r0, #1
 8004bbc:	d007      	beq.n	8004bce <midi_note_off+0x3e>
}
 8004bbe:	b002      	add	sp, #8
 8004bc0:	bd10      	pop	{r4, pc}
    case MIDI_DEST_USB:  send_usb(m,n);  break;
 8004bc2:	2103      	movs	r1, #3
 8004bc4:	a801      	add	r0, sp, #4
 8004bc6:	f7ff fc9b 	bl	8004500 <send_usb>
}
 8004bca:	b002      	add	sp, #8
 8004bcc:	bd10      	pop	{r4, pc}
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	a901      	add	r1, sp, #4
 8004bd6:	4809      	ldr	r0, [pc, #36]	; (8004bfc <midi_note_off+0x6c>)
 8004bd8:	f7fb fefa 	bl	80009d0 <oqWriteTimeout>
}
 8004bdc:	b002      	add	sp, #8
 8004bde:	bd10      	pop	{r4, pc}
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 8004be0:	4602      	mov	r2, r0
 8004be2:	f04f 33ff 	mov.w	r3, #4294967295
 8004be6:	a901      	add	r1, sp, #4
 8004be8:	4804      	ldr	r0, [pc, #16]	; (8004bfc <midi_note_off+0x6c>)
 8004bea:	f7fb fef1 	bl	80009d0 <oqWriteTimeout>
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
 8004bee:	4621      	mov	r1, r4
 8004bf0:	a801      	add	r0, sp, #4
 8004bf2:	f7ff fc85 	bl	8004500 <send_usb>
}
 8004bf6:	b002      	add	sp, #8
 8004bf8:	bd10      	pop	{r4, pc}
 8004bfa:	bf00      	nop
 8004bfc:	24000398 	.word	0x24000398

08004c00 <usb_device_start>:
 * 5. Connexion du bus (activation du pull-up DP).
 *
 * @note Cette procdure est ncessaire sur certaines cartes Nucleo o
 *       la broche VBUS (PA9) nest pas connecte au contrleur OTG FS.
 */
void usb_device_start(void) {
 8004c00:	b510      	push	{r4, lr}
    /* 1. Dconnexion logique pour forcer une r-numration */
    usbDisconnectBus(&USBD1);
 8004c02:	4c0d      	ldr	r4, [pc, #52]	; (8004c38 <usb_device_start+0x38>)
    chThdSleepMilliseconds(1500);
 8004c04:	f643 2098 	movw	r0, #15000	; 0x3a98
    usbDisconnectBus(&USBD1);
 8004c08:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8004c0c:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 8004c10:	f043 0302 	orr.w	r3, r3, #2
 8004c14:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
    chThdSleepMilliseconds(1500);
 8004c18:	f7ff f942 	bl	8003ea0 <chThdSleep>

    /* 2. Dmarrage du driver avec la config USB du projet */
    usbStart(&USBD1, &usbcfg);
 8004c1c:	4907      	ldr	r1, [pc, #28]	; (8004c3c <usb_device_start+0x3c>)
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f7fb fff6 	bl	8000c10 <usbStart>
        USBD1.otg->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
#endif
    }

    /* 4. Connexion logique sur le bus */
    usbConnectBus(&USBD1);
 8004c24:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8004c28:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 8004c2c:	f023 0302 	bic.w	r3, r3, #2
 8004c30:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
}
 8004c34:	bd10      	pop	{r4, pc}
 8004c36:	bf00      	nop
 8004c38:	24000128 	.word	0x24000128
 8004c3c:	080053ec 	.word	0x080053ec

08004c40 <usb_device_active>:
 * @brief Indique si le priphrique USB MIDI est actif et prt  lenvoi.
 *
 * @return true si la couche USB MIDI est initialise et disponible.
 */
bool usb_device_active(void) {
    return usb_midi_tx_ready;
 8004c40:	4b01      	ldr	r3, [pc, #4]	; (8004c48 <usb_device_active+0x8>)
 8004c42:	7818      	ldrb	r0, [r3, #0]
}
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	24001844 	.word	0x24001844
 8004c4c:	00000000 	.word	0x00000000

08004c50 <get_descriptor>:
static const USBDescriptor *get_descriptor(USBDriver *usbp,
                                           uint8_t dtype,
                                           uint8_t dindex,
                                           uint16_t lang) {
  (void)usbp; (void)lang;
  switch (dtype) {
 8004c50:	2902      	cmp	r1, #2
 8004c52:	d006      	beq.n	8004c62 <get_descriptor+0x12>
 8004c54:	2903      	cmp	r1, #3
 8004c56:	d006      	beq.n	8004c66 <get_descriptor+0x16>
    case USB_DESCRIPTOR_DEVICE:        return &device_descriptor;
 8004c58:	2901      	cmp	r1, #1
 8004c5a:	4807      	ldr	r0, [pc, #28]	; (8004c78 <get_descriptor+0x28>)
 8004c5c:	bf18      	it	ne
 8004c5e:	2000      	movne	r0, #0
 8004c60:	4770      	bx	lr
  switch (dtype) {
 8004c62:	4806      	ldr	r0, [pc, #24]	; (8004c7c <get_descriptor+0x2c>)
 8004c64:	4770      	bx	lr
    case USB_DESCRIPTOR_CONFIGURATION: return &config_descriptor;
    case USB_DESCRIPTOR_STRING:
      if (dindex < 4) return &strings[dindex];
 8004c66:	2a03      	cmp	r2, #3
 8004c68:	d803      	bhi.n	8004c72 <get_descriptor+0x22>
 8004c6a:	4805      	ldr	r0, [pc, #20]	; (8004c80 <get_descriptor+0x30>)
 8004c6c:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8004c70:	4770      	bx	lr
      break;
    default:
      break;
  }
  return NULL;
 8004c72:	2000      	movs	r0, #0
}
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	0800533c 	.word	0x0800533c
 8004c7c:	080052e0 	.word	0x080052e0
 8004c80:	080053cc 	.word	0x080053cc
	...

08004c90 <sof_handler>:
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->sem.cnt < (cnt_t)1) {
 8004c90:	4803      	ldr	r0, [pc, #12]	; (8004ca0 <sof_handler+0x10>)
 8004c92:	6883      	ldr	r3, [r0, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	dd00      	ble.n	8004c9a <sof_handler+0xa>
 * @brief Callback "Start Of Frame" (SOF). Inutilis ici.
 */
static void sof_handler(USBDriver *usbp) {
  (void)usbp;
  chBSemSignalI(&sof_sem);
}
 8004c98:	4770      	bx	lr
    chSemSignalI(&bsp->sem);
 8004c9a:	f7ff b9b9 	b.w	8004010 <chSemSignalI>
 8004c9e:	bf00      	nop
 8004ca0:	240014cc 	.word	0x240014cc
	...

08004cb0 <ep2_in_cb>:
  if (bsp->sem.cnt < (cnt_t)1) {
 8004cb0:	4803      	ldr	r0, [pc, #12]	; (8004cc0 <ep2_in_cb+0x10>)
 8004cb2:	6883      	ldr	r3, [r0, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	dd00      	ble.n	8004cba <ep2_in_cb+0xa>
}
 8004cb8:	4770      	bx	lr
    chSemSignalI(&bsp->sem);
 8004cba:	f7ff b9a9 	b.w	8004010 <chSemSignalI>
 8004cbe:	bf00      	nop
 8004cc0:	240014d8 	.word	0x240014d8
	...

08004cd0 <usb_event>:
  switch (event) {
 8004cd0:	2902      	cmp	r1, #2
static void usb_event(USBDriver *usbp, usbevent_t event) {
 8004cd2:	b538      	push	{r3, r4, r5, lr}
 8004cd4:	460c      	mov	r4, r1
  switch (event) {
 8004cd6:	d00f      	beq.n	8004cf8 <usb_event+0x28>
 8004cd8:	d90b      	bls.n	8004cf2 <usb_event+0x22>
 8004cda:	1ecc      	subs	r4, r1, #3
 8004cdc:	2c01      	cmp	r4, #1
 8004cde:	d807      	bhi.n	8004cf0 <usb_event+0x20>
 8004ce0:	2330      	movs	r3, #48	; 0x30
 8004ce2:	f383 8811 	msr	BASEPRI, r3
      usb_midi_tx_ready = false;
 8004ce6:	4a15      	ldr	r2, [pc, #84]	; (8004d3c <usb_event+0x6c>)
 8004ce8:	2300      	movs	r3, #0
 8004cea:	7013      	strb	r3, [r2, #0]
 8004cec:	f383 8811 	msr	BASEPRI, r3
}
 8004cf0:	bd38      	pop	{r3, r4, r5, pc}
  switch (event) {
 8004cf2:	2900      	cmp	r1, #0
 8004cf4:	d0f4      	beq.n	8004ce0 <usb_event+0x10>
}
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	4605      	mov	r5, r0
 8004cfa:	2330      	movs	r3, #48	; 0x30
 8004cfc:	f383 8811 	msr	BASEPRI, r3
      usbInitEndpointI(usbp, MIDI_EP_OUT, &ep1_out_cfg);
 8004d00:	4a0f      	ldr	r2, [pc, #60]	; (8004d40 <usb_event+0x70>)
 8004d02:	2101      	movs	r1, #1
 8004d04:	f7fb ff9c 	bl	8000c40 <usbInitEndpointI>
      usbInitEndpointI(usbp, MIDI_EP_IN,  &ep2_in_cfg);
 8004d08:	4a0e      	ldr	r2, [pc, #56]	; (8004d44 <usb_event+0x74>)
 8004d0a:	4621      	mov	r1, r4
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	f7fb ff97 	bl	8000c40 <usbInitEndpointI>
      usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d12:	2340      	movs	r3, #64	; 0x40
 8004d14:	4a0c      	ldr	r2, [pc, #48]	; (8004d48 <usb_event+0x78>)
 8004d16:	2101      	movs	r1, #1
 8004d18:	4628      	mov	r0, r5
 8004d1a:	f7fb ffb1 	bl	8000c80 <usbStartReceiveI>
  if (bsp->sem.cnt < (cnt_t)1) {
 8004d1e:	480b      	ldr	r0, [pc, #44]	; (8004d4c <usb_event+0x7c>)
      usb_midi_tx_ready = true;
 8004d20:	4a06      	ldr	r2, [pc, #24]	; (8004d3c <usb_event+0x6c>)
 8004d22:	2101      	movs	r1, #1
 8004d24:	6883      	ldr	r3, [r0, #8]
 8004d26:	7011      	strb	r1, [r2, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	dd03      	ble.n	8004d34 <usb_event+0x64>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	f383 8811 	msr	BASEPRI, r3
}
 8004d32:	bd38      	pop	{r3, r4, r5, pc}
    chSemSignalI(&bsp->sem);
 8004d34:	f7ff f96c 	bl	8004010 <chSemSignalI>
 8004d38:	e7f8      	b.n	8004d2c <usb_event+0x5c>
 8004d3a:	bf00      	nop
 8004d3c:	24001844 	.word	0x24001844
 8004d40:	08005358 	.word	0x08005358
 8004d44:	0800537c 	.word	0x0800537c
 8004d48:	24001800 	.word	0x24001800
 8004d4c:	240014d8 	.word	0x240014d8

08004d50 <ep1_out_cb>:
  const size_t rx_size = ep1_out_state.rxsize;
 8004d50:	4b10      	ldr	r3, [pc, #64]	; (8004d94 <ep1_out_cb+0x44>)
 8004d52:	6819      	ldr	r1, [r3, #0]
  if ((rx_size == 0U) || (rx_size > sizeof rx_pkt)) {
 8004d54:	1e4b      	subs	r3, r1, #1
 8004d56:	2b3f      	cmp	r3, #63	; 0x3f
static void ep1_out_cb(USBDriver *usbp, usbep_t ep) {
 8004d58:	b570      	push	{r4, r5, r6, lr}
  if ((rx_size == 0U) || (rx_size > sizeof rx_pkt)) {
 8004d5a:	d80b      	bhi.n	8004d74 <ep1_out_cb+0x24>
 8004d5c:	4604      	mov	r4, r0
  midi_usb_rx_submit_from_isr(rx_pkt, rx_size);
 8004d5e:	480e      	ldr	r0, [pc, #56]	; (8004d98 <ep1_out_cb+0x48>)
 8004d60:	f7ff fe3e 	bl	80049e0 <midi_usb_rx_submit_from_isr>
  usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d64:	2340      	movs	r3, #64	; 0x40
 8004d66:	4620      	mov	r0, r4
 8004d68:	4a0b      	ldr	r2, [pc, #44]	; (8004d98 <ep1_out_cb+0x48>)
 8004d6a:	2101      	movs	r1, #1
}
 8004d6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d70:	f7fb bf86 	b.w	8000c80 <usbStartReceiveI>
    usb_midi_rx_invalid_size++;
 8004d74:	4d09      	ldr	r5, [pc, #36]	; (8004d9c <ep1_out_cb+0x4c>)
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d76:	2340      	movs	r3, #64	; 0x40
    midi_rx_stats.usb_rx_drops++;
 8004d78:	4c09      	ldr	r4, [pc, #36]	; (8004da0 <ep1_out_cb+0x50>)
    usb_midi_rx_invalid_size++;
 8004d7a:	6829      	ldr	r1, [r5, #0]
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d7c:	4a06      	ldr	r2, [pc, #24]	; (8004d98 <ep1_out_cb+0x48>)
    usb_midi_rx_invalid_size++;
 8004d7e:	3101      	adds	r1, #1
 8004d80:	6029      	str	r1, [r5, #0]
    midi_rx_stats.usb_rx_drops++;
 8004d82:	6861      	ldr	r1, [r4, #4]
 8004d84:	3101      	adds	r1, #1
 8004d86:	6061      	str	r1, [r4, #4]
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d88:	2101      	movs	r1, #1
}
 8004d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 8004d8e:	f7fb bf77 	b.w	8000c80 <usbStartReceiveI>
 8004d92:	bf00      	nop
 8004d94:	240017d8 	.word	0x240017d8
 8004d98:	24001800 	.word	0x24001800
 8004d9c:	24001840 	.word	0x24001840
 8004da0:	24000e44 	.word	0x24000e44

08004da4 <memset>:
 8004da4:	0783      	lsls	r3, r0, #30
 8004da6:	b530      	push	{r4, r5, lr}
 8004da8:	d048      	beq.n	8004e3c <memset+0x98>
 8004daa:	1e54      	subs	r4, r2, #1
 8004dac:	2a00      	cmp	r2, #0
 8004dae:	d03f      	beq.n	8004e30 <memset+0x8c>
 8004db0:	b2ca      	uxtb	r2, r1
 8004db2:	4603      	mov	r3, r0
 8004db4:	e001      	b.n	8004dba <memset+0x16>
 8004db6:	3c01      	subs	r4, #1
 8004db8:	d33a      	bcc.n	8004e30 <memset+0x8c>
 8004dba:	f803 2b01 	strb.w	r2, [r3], #1
 8004dbe:	079d      	lsls	r5, r3, #30
 8004dc0:	d1f9      	bne.n	8004db6 <memset+0x12>
 8004dc2:	2c03      	cmp	r4, #3
 8004dc4:	d92d      	bls.n	8004e22 <memset+0x7e>
 8004dc6:	b2cd      	uxtb	r5, r1
 8004dc8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004dcc:	2c0f      	cmp	r4, #15
 8004dce:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004dd2:	d936      	bls.n	8004e42 <memset+0x9e>
 8004dd4:	f1a4 0210 	sub.w	r2, r4, #16
 8004dd8:	f022 0c0f 	bic.w	ip, r2, #15
 8004ddc:	f103 0e20 	add.w	lr, r3, #32
 8004de0:	44e6      	add	lr, ip
 8004de2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8004de6:	f103 0210 	add.w	r2, r3, #16
 8004dea:	e942 5504 	strd	r5, r5, [r2, #-16]
 8004dee:	e942 5502 	strd	r5, r5, [r2, #-8]
 8004df2:	3210      	adds	r2, #16
 8004df4:	4572      	cmp	r2, lr
 8004df6:	d1f8      	bne.n	8004dea <memset+0x46>
 8004df8:	f10c 0201 	add.w	r2, ip, #1
 8004dfc:	f014 0f0c 	tst.w	r4, #12
 8004e00:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8004e04:	f004 0c0f 	and.w	ip, r4, #15
 8004e08:	d013      	beq.n	8004e32 <memset+0x8e>
 8004e0a:	f1ac 0304 	sub.w	r3, ip, #4
 8004e0e:	f023 0303 	bic.w	r3, r3, #3
 8004e12:	3304      	adds	r3, #4
 8004e14:	4413      	add	r3, r2
 8004e16:	f842 5b04 	str.w	r5, [r2], #4
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d1fb      	bne.n	8004e16 <memset+0x72>
 8004e1e:	f00c 0403 	and.w	r4, ip, #3
 8004e22:	b12c      	cbz	r4, 8004e30 <memset+0x8c>
 8004e24:	b2c9      	uxtb	r1, r1
 8004e26:	441c      	add	r4, r3
 8004e28:	f803 1b01 	strb.w	r1, [r3], #1
 8004e2c:	429c      	cmp	r4, r3
 8004e2e:	d1fb      	bne.n	8004e28 <memset+0x84>
 8004e30:	bd30      	pop	{r4, r5, pc}
 8004e32:	4664      	mov	r4, ip
 8004e34:	4613      	mov	r3, r2
 8004e36:	2c00      	cmp	r4, #0
 8004e38:	d1f4      	bne.n	8004e24 <memset+0x80>
 8004e3a:	e7f9      	b.n	8004e30 <memset+0x8c>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	4614      	mov	r4, r2
 8004e40:	e7bf      	b.n	8004dc2 <memset+0x1e>
 8004e42:	461a      	mov	r2, r3
 8004e44:	46a4      	mov	ip, r4
 8004e46:	e7e0      	b.n	8004e0a <memset+0x66>
