// Seed: 2912635648
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    output wire id_2
);
  wire id_4;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input wire id_8,
    output tri id_9,
    input tri0 id_10,
    input tri1 id_11
);
  logic [-1 : 1 'b0] id_13, id_14, id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_9
  );
endmodule
