#ifndef RES_R01_00_H
#define RES_R01_00_H

enum dRes_INDEX_R01_00 {
    /* BMDR */
    dRes_INDEX_R01_00_BMD_MODEL_e=0x9,
    dRes_INDEX_R01_00_BMD_MODEL1_e=0xA,
    dRes_INDEX_R01_00_BMD_MODEL2_e=0xB,
    dRes_INDEX_R01_00_BMD_MODEL3_e=0xC,
    /* BRK  */
    dRes_INDEX_R01_00_BRK_MODEL3_1_e=0xF,
    /* BTK  */
    dRes_INDEX_R01_00_BTK_MODEL1_1_e=0x12,
    dRes_INDEX_R01_00_BTK_MODEL2_1_e=0x13,
    dRes_INDEX_R01_00_BTK_MODEL3_2_e=0x14,
    /* DZR  */
    dRes_INDEX_R01_00_DZR_ROOM_e=0x17,
    /* EVT  */
    dRes_INDEX_R01_00_STB_DOOR_e=0x1A,
    dRes_INDEX_R01_00_STB_DOOR_I_e=0x1B,
    dRes_INDEX_R01_00_DAT_EVENT_LIST_e=0x1C,
    dRes_INDEX_R01_00_STB_KEKKAI_e=0x1D,
    dRes_INDEX_R01_00_STB_SMB_1_e=0x1E,
    dRes_INDEX_R01_00_STB_SMB_2_e=0x1F,
    dRes_INDEX_R01_00_STB_SM_BLOCK_e=0x20,
    dRes_INDEX_R01_00_STB_TEST_e=0x21,
    dRes_INDEX_R01_00_STB_TEST_TWO_e=0x22,
    /* KCL  */
    dRes_INDEX_R01_00_KCL_ROOM_1_e=0x25,
    /* PLC  */
    dRes_INDEX_R01_00_PLC_ROOM_2_e=0x28,
};

enum dRes_ID_R01_00 {
    /* BMDR */
    dRes_ID_R01_00_BMD_MODEL_e=0x9,
    dRes_ID_R01_00_BMD_MODEL1_e=0xA,
    dRes_ID_R01_00_BMD_MODEL2_e=0xB,
    dRes_ID_R01_00_BMD_MODEL3_e=0xC,
    /* BRK  */
    dRes_ID_R01_00_BRK_MODEL3_1_e=0xF,
    /* BTK  */
    dRes_ID_R01_00_BTK_MODEL1_1_e=0x12,
    dRes_ID_R01_00_BTK_MODEL2_1_e=0x13,
    dRes_ID_R01_00_BTK_MODEL3_2_e=0x14,
    /* DZR  */
    dRes_ID_R01_00_DZR_ROOM_e=0x17,
    /* EVT  */
    dRes_ID_R01_00_STB_DOOR_e=0x1A,
    dRes_ID_R01_00_STB_DOOR_I_e=0x1B,
    dRes_ID_R01_00_DAT_EVENT_LIST_e=0x1C,
    dRes_ID_R01_00_STB_KEKKAI_e=0x1D,
    dRes_ID_R01_00_STB_SMB_1_e=0x1E,
    dRes_ID_R01_00_STB_SMB_2_e=0x1F,
    dRes_ID_R01_00_STB_SM_BLOCK_e=0x20,
    dRes_ID_R01_00_STB_TEST_e=0x21,
    dRes_ID_R01_00_STB_TEST_TWO_e=0x22,
    /* KCL  */
    dRes_ID_R01_00_KCL_ROOM_1_e=0x25,
    /* PLC  */
    dRes_ID_R01_00_PLC_ROOM_2_e=0x28,
};

#endif /* !RES_R01_00_H */