#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 17 16:57:01 2024
# Process ID: 9372
# Current directory: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9164 C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.xpr
# Log file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/vivado.log
# Journal file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder\vivado.jou
# Running On: DESKTOP-8DBAGAH, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 8497 MB
#-----------------------------------------------------------
start_gui
open_project C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_multadder_0_0
update_module_reference design_1_multadder_0_0
startgroup
connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A2]
connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A1]
endgroup
undo
connect_bd_net [get_bd_pins multadder_0/A1] [get_bd_pins axi_lite_template_top_0/reg0]
connect_bd_net [get_bd_pins multadder_0/A2] [get_bd_pins axi_lite_template_top_0/reg1]
connect_bd_net [get_bd_pins multadder_0/A3] [get_bd_pins axi_lite_template_top_0/reg2]
connect_bd_net [get_bd_pins multadder_0/A4] [get_bd_pins axi_lite_template_top_0/reg3]
connect_bd_net [get_bd_pins multadder_0/B1] [get_bd_pins axi_lite_template_top_0/reg4]
connect_bd_net [get_bd_pins multadder_0/B2] [get_bd_pins axi_lite_template_top_0/reg5]
connect_bd_net [get_bd_pins multadder_0/B3] [get_bd_pins axi_lite_template_top_0/reg6]
connect_bd_net [get_bd_pins multadder_0/B4] [get_bd_pins axi_lite_template_top_0/reg7]
connect_bd_net [get_bd_pins multadder_0/C1] [get_bd_pins seven_seg_0/data]
save_bd_design
open_bd_design {C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_multadder_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matrix_mult.xsa
file copy -force C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/design_1_wrapper.bit C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult.bit
update_module_reference design_1_multadder_0_0
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult2.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.xsa
file copy -force C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/design_1_wrapper.bit C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit
