INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 23:05:45 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 operator/qM12_c5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/absq11D_c6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.298ns (35.724%)  route 2.335ns (64.276%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 2.596 - 1.250 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1721, unset)         1.652     1.652    operator/clk
    SLICE_X14Y96         FDRE                                         r  operator/qM12_c5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.308     1.960 r  operator/qM12_c5_reg[1]/Q
                         net (fo=27, routed)          0.526     2.486    operator/qM12_c5[1]
    SLICE_X14Y95         LUT2 (Prop_lut2_I0_O)        0.053     2.539 r  operator/betaw11_c6[5]_i_5/O
                         net (fo=1, routed)           0.000     2.539    operator/betaw11_c6[5]_i_5_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.849 r  operator/betaw11_c6_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.849    operator/betaw11_c6_reg[5]_i_1_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.909 r  operator/betaw11_c6_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.909    operator/betaw11_c6_reg[9]_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.969 r  operator/betaw11_c6_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.969    operator/betaw11_c6_reg[13]_i_1_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.029 r  operator/betaw11_c6_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.029    operator/betaw11_c6_reg[17]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     3.218 f  operator/betaw11_c6_reg[21]_i_1/O[3]
                         net (fo=8, routed)           0.610     3.828    operator/SelFunctionTable11/out[0]
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.142     3.970 r  operator/SelFunctionTable11/qM11_c6[1]_i_2/O
                         net (fo=2, routed)           0.568     4.538    operator/SelFunctionTable11/qM11_c6[1]_i_2_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.053     4.591 r  operator/SelFunctionTable11/qP_c25_reg[21]_srl20_i_1/O
                         net (fo=25, routed)          0.631     5.222    operator/SelFunctionTable11_n_1
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.063     5.285 r  operator/absq11D_c6[1]_i_1/O
                         net (fo=1, routed)           0.000     5.285    operator/absq11D_c5[1]
    SLICE_X13Y100        FDRE                                         r  operator/absq11D_c6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=1721, unset)         1.346     2.596    operator/clk
    SLICE_X13Y100        FDRE                                         r  operator/absq11D_c6_reg[1]/C
                         clock pessimism              0.010     2.606    
                         clock uncertainty           -0.035     2.571    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.063     2.634    operator/absq11D_c6_reg[1]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 -2.652    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -2.652 ns
