<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="358" />
   <clocksource preferredWidth="358" />
   <frequency preferredWidth="338" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols/Ethernet,Library/Qsys Interconnect,Library/Bridges,Library/Verification/Simulation,Library/Interface Protocols,Library/Qsys Interconnect/Tri-State Components,Library,Project,Library/Bridges/Memory-Mapped,Library/Verification" />
 <window width="1366" height="728" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
