#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Nov 30 12:13:18 2017
# Process ID: 6956
# Current directory: E:/XilinxProjects/YaoPad/YaoPad
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1424 E:\XilinxProjects\YaoPad\YaoPad\YaoPad.xpr
# Log file: E:/XilinxProjects/YaoPad/YaoPad/vivado.log
# Journal file: E:/XilinxProjects/YaoPad/YaoPad\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/XilinxProjects/YaoPad/YaoPad/YaoPad.xpr
ScScanning sources..FiFinished scanning sourceININFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.3/data/ip'opopen_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 798.180 ; gain = 7.199uexit
INFO: [Common 17-206] Exiting Vivareset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/synth_1

launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'cp0()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'pc_rom()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'if_id()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'id()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'id_ex()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ex()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ex_mem()' found in library 'xil_defaultlib'
Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v
Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mem()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mem_wb()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hilo()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ctrl()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'div()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'cpu()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 36 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 36 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_ram()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 4 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v
Duplicate found at line 4 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'inst_rom()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 35 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v
Duplicate found at line 35 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
[Thu Nov 30 12:14:48 2017] Launched synth_1...
Run output will be captured here: E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 30 12:16:19 2017] Launched impl_1...
Run output will be captured here: E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
WARNING: [VRFC 10-2421] module cp0 is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v:23]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
WARNING: [VRFC 10-2421] module ctrl is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
WARNING: [VRFC 10-2421] module div is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-2421] module ex is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
WARNING: [VRFC 10-2421] module ex_mem is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
WARNING: [VRFC 10-2421] module hilo is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2421] module id is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
WARNING: [VRFC 10-2421] module id_ex is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
WARNING: [VRFC 10-2421] module if_id is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
WARNING: [VRFC 10-2421] module mem is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
WARNING: [VRFC 10-2421] module mem_wb is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
WARNING: [VRFC 10-2421] module pc_rom is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v:23]
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2421] module regfile is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v:23]
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-2421] module cpu is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v:36]
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-2421] module inst_rom is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v:35]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-2421] module data_ram is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v:4]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
WARNING: [VRFC 10-2421] module openmips_min_sopc is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v:43]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 865.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c0b4e576a1cc4d7fbd9bd09e49ac2af0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_rom
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 30 12:16:37 2017. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 30 12:16:37 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 865.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {E:/XilinxProjects/YaoPad/YaoPad/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config E:/XilinxProjects/YaoPad/YaoPad/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 865.082 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 865.082 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 4 us : File "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" Line 104
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
Finished Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.266 ; gain = 276.281
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1316.234 ; gain = 105.969
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-1195] overwriting previous definition of module regfile [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v:23]
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1195] overwriting previous definition of module cpu [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v:36]
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
WARNING: [VRFC 10-1195] overwriting previous definition of module openmips_min_sopc [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v:43]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c0b4e576a1cc4d7fbd9bd09e49ac2af0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot openmips_min_sopc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/openmips_min_sopc_tb_time_synth/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1666.422 ; gain = 732.438
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/.Xil/Vivado-6956-DESKTOP-N2UMQR8/dcp7/openmips_min_sopc.xdc]
Finished Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/.Xil/Vivado-6956-DESKTOP-N2UMQR8/dcp7/openmips_min_sopc.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1744.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1744.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/openmips_min_sopc_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/openmips_min_sopc_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/openmips_min_sopc_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/openmips_min_sopc_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/openmips_min_sopc_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-1195] overwriting previous definition of module regfile [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v:23]
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1195] overwriting previous definition of module cpu [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v:36]
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
WARNING: [VRFC 10-1195] overwriting previous definition of module openmips_min_sopc [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v:43]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c0b4e576a1cc4d7fbd9bd09e49ac2af0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot openmips_min_sopc_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/openmips_min_sopc_tb_time_impl/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.828 ; gain = 131.742
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 30 12:19:21 2017] Launched impl_1...
Run output will be captured here: E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 4 us : File "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" Line 104
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 4 us : File "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" Line 104
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/synth_1

launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'cp0()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'pc_rom()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'if_id()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'id()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'id_ex()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ex()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ex_mem()' found in library 'xil_defaultlib'
Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v
Duplicate found at line 43 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mem()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mem_wb()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hilo()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ctrl()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'div()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
	(Active) Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v
Duplicate found at line 23 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'cpu()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 36 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v
Duplicate found at line 36 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_ram()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 4 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v
Duplicate found at line 4 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'inst_rom()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 35 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v
Duplicate found at line 35 of file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v
[Thu Nov 30 13:07:04 2017] Launched synth_1...
Run output will be captured here: E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/synth_1/runme.log
save_wave_config {E:/XilinxProjects/YaoPad/YaoPad/openmips_min_sopc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1839.641 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
WARNING: [VRFC 10-2421] module cp0 is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cp0.v:23]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
WARNING: [VRFC 10-2421] module ctrl is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ctrl.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
WARNING: [VRFC 10-2421] module div is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/div.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-2421] module ex is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
WARNING: [VRFC 10-2421] module ex_mem is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/ex_mem.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
WARNING: [VRFC 10-2421] module hilo is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/hilo.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-2421] module id is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
WARNING: [VRFC 10-2421] module id_ex is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/id_ex.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
WARNING: [VRFC 10-2421] module if_id is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/if_id.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
WARNING: [VRFC 10-2421] module mem is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
WARNING: [VRFC 10-2421] module mem_wb is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/mem_wb.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
WARNING: [VRFC 10-2421] module pc_rom is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v:23]
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2421] module regfile is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v:23]
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-2421] module cpu is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v:36]
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-2421] module inst_rom is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/inst_rom.v:35]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-2421] module data_ram is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/data_ram.v:4]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
WARNING: [VRFC 10-2421] module openmips_min_sopc is previously defined, ignoring this definition [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v:43]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c0b4e576a1cc4d7fbd9bd09e49ac2af0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_rom
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {E:/XilinxProjects/YaoPad/YaoPad/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config E:/XilinxProjects/YaoPad/YaoPad/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1839.641 ; gain = 0.000
reset_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/dump.vcd
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/openmips_min_sopc_tb_time_synth_24816_1512014362.btree
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsim.rtti
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir/openmips_min_sopc_tb_time_synth
WARNING: [Vivado 12-4421] Failed to remove directory:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
Finished Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/openmips_min_sopc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_rom
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-1195] overwriting previous definition of module regfile [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/regfile.v:23]
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1195] overwriting previous definition of module cpu [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/cpu.v:36]
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
WARNING: [VRFC 10-1195] overwriting previous definition of module openmips_min_sopc [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/sources_1/cpu/openmips_min_sopc.v:43]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c0b4e576a1cc4d7fbd9bd09e49ac2af0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot openmips_min_sopc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/openmips_min_sopc_tb_time_synth/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.594 ; gain = 20.953
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 13:10:39 2017...
