Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module tb_image_loader_module.uut.IMG_LOADER.DP_Weight_Memory_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time: 0 | x_tdata: 00000000 | x_tvalid: x | r_addr:    x
Time: 5000 | x_tdata: 00000000 | x_tvalid: 0 | r_addr:    0
Time: 5000 | x_tdata: xxxxxxxx | x_tvalid: 0 | r_addr:    0
Time: 25000 | x_tdata: 00000000 | x_tvalid: 0 | r_addr:    0
Time: 65000 | x_tdata: xxxxxxxx | x_tvalid: 0 | r_addr:    0
Time: 305000 | x_tdata: 00000000 | x_tvalid: 0 | r_addr:    0
Time: 1055000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    0
Time: 1085000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    1
Time: 1115000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    2
Time: 1145000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    3
Time: 1175000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    4
Time: 1205000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    5
Time: 1235000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    6
Time: 1265000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    7
Time: 1295000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    8
Time: 1325000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:    9
Time: 1355000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   10
Time: 1385000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   11
Time: 1415000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   12
Time: 1445000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   13
Time: 1475000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   14
Time: 1505000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   15
Time: 1535000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   16
Time: 1565000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   17
Time: 1595000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   18
Time: 1625000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   19
Time: 1655000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   20
Time: 1685000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   21
Time: 1715000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   22
Time: 1745000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   23
Time: 1775000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   24
Time: 1805000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   25
Time: 1835000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   26
Time: 1865000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   27
Time: 1895000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   28
Time: 1925000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   29
Time: 1955000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   30
Time: 1985000 | x_tdata: 00000000 | x_tvalid: 1 | r_addr:   31
