{"top":"global.glb_channel_reduction",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},{
              "type":["Record",[
                ["en","BitIn"],
                ["reset","BitIn"],
                ["out",["Array",32,"Bit"]],
                ["overflow","Bit"]
              ]],
              "instances":{
                "add":{
                  "genref":"coreir.add",
                  "genargs":{"width":["Int",32]}
                },
                "and$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "and$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
                },
                "count$c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "count$clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
                },
                "inc":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000001"]}
                },
                "max":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
                },
                "resetOr$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "resetOr$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
                },
                "ult":{
                  "genref":"coreir.ult",
                  "genargs":{"width":["Int",32]}
                }
              },
              "connections":[
                ["count$reg0.out","add.in0"],
                ["inc.out","add.in1"],
                ["count$enMux.in1","add.out"],
                ["ult.in1","add.out"],
                ["and$lut$lut.bit.in.2","and$c0.out"],
                ["ult.out","and$lut$lut.bit.in.0"],
                ["self.en","and$lut$lut.bit.in.1"],
                ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
                ["self.overflow","and$lut$lut.bit.out"],
                ["count$clrMux.in1","count$c0.out"],
                ["count$enMux.out","count$clrMux.in0"],
                ["count$reg0.in","count$clrMux.out"],
                ["resetOr$lut$lut.bit.out","count$clrMux.sel"],
                ["count$reg0.out","count$enMux.in0"],
                ["self.en","count$enMux.sel"],
                ["self.out","count$reg0.out"],
                ["ult.in0","max.out"],
                ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
                ["self.reset","resetOr$lut$lut.bit.in.1"]
              ]
            }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",32,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U106":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_2_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_3_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_5_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U108.out","add_all__U120.in0"],
          ["mul_d1__U110.out","add_all__U120.in1"],
          ["add_all__U121.in0","add_all__U120.out"],
          ["mul_d2__U112.out","add_all__U121.in1"],
          ["add_all__U122.in0","add_all__U121.out"],
          ["mul_d3__U114.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d4__U116.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["mul_d5__U118.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["const_term_U119.out","add_all__U125.in1"],
          ["self.out","add_all__U125.out"],
          ["mul_d0__U108.in0","coeff_0_U107.out"],
          ["mul_d1__U110.in0","coeff_1_U109.out"],
          ["mul_d2__U112.in0","coeff_2_U111.out"],
          ["mul_d3__U114.in0","coeff_3_U113.out"],
          ["mul_d4__U116.in0","coeff_4_U115.out"],
          ["mul_d5__U118.in0","coeff_5_U117.out"],
          ["self.d.0","mul_d0__U108.in1"],
          ["self.d.1","mul_d1__U110.in1"],
          ["self.d.2","mul_d2__U112.in1"],
          ["self.d.3","mul_d3__U114.in1"],
          ["self.d.4","mul_d4__U116.in1"],
          ["self.d.5","mul_d5__U118.in1"]
        ]
      },
      "aff__U130":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "coeff_3_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_4_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008a00"]}
          },
          "mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U132.out","add_all__U142.in0"],
          ["mul_d1__U134.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d2__U136.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["mul_d3__U138.out","add_all__U144.in1"],
          ["add_all__U145.in0","add_all__U144.out"],
          ["mul_d4__U140.out","add_all__U145.in1"],
          ["add_all__U146.in0","add_all__U145.out"],
          ["const_term_U141.out","add_all__U146.in1"],
          ["self.out","add_all__U146.out"],
          ["mul_d0__U132.in0","coeff_0_U131.out"],
          ["mul_d1__U134.in0","coeff_1_U133.out"],
          ["mul_d2__U136.in0","coeff_2_U135.out"],
          ["mul_d3__U138.in0","coeff_3_U137.out"],
          ["mul_d4__U140.in0","coeff_4_U139.out"],
          ["self.d.0","mul_d0__U132.in1"],
          ["self.d.1","mul_d1__U134.in1"],
          ["self.d.2","mul_d2__U136.in1"],
          ["self.d.3","mul_d3__U138.in1"],
          ["self.d.4","mul_d4__U140.in1"]
        ]
      },
      "aff__U160":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "coeff_2_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_3_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "const_term_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U162.out","add_all__U172.in0"],
          ["mul_d1__U164.out","add_all__U172.in1"],
          ["add_all__U173.in0","add_all__U172.out"],
          ["mul_d2__U166.out","add_all__U173.in1"],
          ["add_all__U174.in0","add_all__U173.out"],
          ["mul_d3__U168.out","add_all__U174.in1"],
          ["add_all__U175.in0","add_all__U174.out"],
          ["mul_d4__U170.out","add_all__U175.in1"],
          ["add_all__U176.in0","add_all__U175.out"],
          ["const_term_U171.out","add_all__U176.in1"],
          ["self.out","add_all__U176.out"],
          ["mul_d0__U162.in0","coeff_0_U161.out"],
          ["mul_d1__U164.in0","coeff_1_U163.out"],
          ["mul_d2__U166.in0","coeff_2_U165.out"],
          ["mul_d3__U168.in0","coeff_3_U167.out"],
          ["mul_d4__U170.in0","coeff_4_U169.out"],
          ["self.d.0","mul_d0__U162.in1"],
          ["self.d.1","mul_d1__U164.in1"],
          ["self.d.2","mul_d2__U166.in1"],
          ["self.d.3","mul_d3__U168.in1"],
          ["self.d.4","mul_d4__U170.in1"]
        ]
      },
      "aff__U179":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_2_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012fff"]}
          },
          "mul_d0__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U181.out","add_all__U187.in0"],
          ["mul_d1__U183.out","add_all__U187.in1"],
          ["add_all__U188.in0","add_all__U187.out"],
          ["mul_d2__U185.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["const_term_U186.out","add_all__U189.in1"],
          ["self.out","add_all__U189.out"],
          ["mul_d0__U181.in0","coeff_0_U180.out"],
          ["mul_d1__U183.in0","coeff_1_U182.out"],
          ["mul_d2__U185.in0","coeff_2_U184.out"],
          ["self.d.0","mul_d0__U181.in1"],
          ["self.d.1","mul_d1__U183.in1"],
          ["self.d.2","mul_d2__U185.in1"]
        ]
      },
      "aff__U196":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "const_term_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U198.out","add_all__U204.in0"],
          ["mul_d1__U200.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d2__U202.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["const_term_U203.out","add_all__U206.in1"],
          ["self.out","add_all__U206.out"],
          ["mul_d0__U198.in0","coeff_0_U197.out"],
          ["mul_d1__U200.in0","coeff_1_U199.out"],
          ["mul_d2__U202.in0","coeff_2_U201.out"],
          ["self.d.0","mul_d0__U198.in1"],
          ["self.d.1","mul_d1__U200.in1"],
          ["self.d.2","mul_d2__U202.in1"]
        ]
      },
      "aff__U210":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_2_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00013000"]}
          },
          "mul_d0__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U212.out","add_all__U218.in0"],
          ["mul_d1__U214.out","add_all__U218.in1"],
          ["add_all__U219.in0","add_all__U218.out"],
          ["mul_d2__U216.out","add_all__U219.in1"],
          ["add_all__U220.in0","add_all__U219.out"],
          ["const_term_U217.out","add_all__U220.in1"],
          ["self.out","add_all__U220.out"],
          ["mul_d0__U212.in0","coeff_0_U211.out"],
          ["mul_d1__U214.in0","coeff_1_U213.out"],
          ["mul_d2__U216.in0","coeff_2_U215.out"],
          ["self.d.0","mul_d0__U212.in1"],
          ["self.d.1","mul_d1__U214.in1"],
          ["self.d.2","mul_d2__U216.in1"]
        ]
      },
      "aff__U29":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "coeff_2_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_3_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U31":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U31.out","add_all__U39.in0"],
          ["mul_d1__U33.out","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["mul_d2__U35.out","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["mul_d3__U37.out","add_all__U41.in1"],
          ["add_all__U42.in0","add_all__U41.out"],
          ["const_term_U38.out","add_all__U42.in1"],
          ["self.out","add_all__U42.out"],
          ["mul_d0__U31.in0","coeff_0_U30.out"],
          ["mul_d1__U33.in0","coeff_1_U32.out"],
          ["mul_d2__U35.in0","coeff_2_U34.out"],
          ["mul_d3__U37.in0","coeff_3_U36.out"],
          ["self.d.0","mul_d0__U31.in1"],
          ["self.d.1","mul_d1__U33.in1"],
          ["self.d.2","mul_d2__U35.in1"],
          ["self.d.3","mul_d3__U37.in1"]
        ]
      },
      "aff__U52":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_3_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "const_term_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U54.out","add_all__U62.in0"],
          ["mul_d1__U56.out","add_all__U62.in1"],
          ["add_all__U63.in0","add_all__U62.out"],
          ["mul_d2__U58.out","add_all__U63.in1"],
          ["add_all__U64.in0","add_all__U63.out"],
          ["mul_d3__U60.out","add_all__U64.in1"],
          ["add_all__U65.in0","add_all__U64.out"],
          ["const_term_U61.out","add_all__U65.in1"],
          ["self.out","add_all__U65.out"],
          ["mul_d0__U54.in0","coeff_0_U53.out"],
          ["mul_d1__U56.in0","coeff_1_U55.out"],
          ["mul_d2__U58.in0","coeff_2_U57.out"],
          ["mul_d3__U60.in0","coeff_3_U59.out"],
          ["self.d.0","mul_d0__U54.in1"],
          ["self.d.1","mul_d1__U56.in1"],
          ["self.d.2","mul_d2__U58.in1"],
          ["self.d.3","mul_d3__U60.in1"]
        ]
      },
      "aff__U68":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "coeff_2_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "coeff_3_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_4_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007fff"]}
          },
          "mul_d0__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U70.out","add_all__U82.in0"],
          ["mul_d1__U72.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U74.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["mul_d3__U76.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d4__U78.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["mul_d5__U80.out","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["const_term_U81.out","add_all__U87.in1"],
          ["self.out","add_all__U87.out"],
          ["mul_d0__U70.in0","coeff_0_U69.out"],
          ["mul_d1__U72.in0","coeff_1_U71.out"],
          ["mul_d2__U74.in0","coeff_2_U73.out"],
          ["mul_d3__U76.in0","coeff_3_U75.out"],
          ["mul_d4__U78.in0","coeff_4_U77.out"],
          ["mul_d5__U80.in0","coeff_5_U79.out"],
          ["self.d.0","mul_d0__U70.in1"],
          ["self.d.1","mul_d1__U72.in1"],
          ["self.d.2","mul_d2__U74.in1"],
          ["self.d.3","mul_d3__U76.in1"],
          ["self.d.4","mul_d4__U78.in1"],
          ["self.d.5","mul_d5__U80.in1"]
        ]
      },
      "affine_controller__U129":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "affine_func$coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "affine_func$coeff_3_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "affine_func$coeff_4_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008a00"]}
          },
          "affine_func$mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U149$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U149$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U150$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U150$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U151$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U151$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U152$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U152$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U153$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U153$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U154$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U154$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U155$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U155$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U156$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U156$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U157$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U157$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U158$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U158$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U147.out"],
          ["d_1_inc.in1","_U1471.out"],
          ["d_2_inc.in1","_U1472.out"],
          ["d_3_inc.in1","_U1473.out"],
          ["d_4_inc.in1","_U1474.out"],
          ["cmp_time.in1","_U148.out"],
          ["affine_func$mul_d0__U132.out","affine_func$add_all__U142.in0"],
          ["affine_func$mul_d1__U134.out","affine_func$add_all__U142.in1"],
          ["affine_func$add_all__U143.in0","affine_func$add_all__U142.out"],
          ["affine_func$mul_d2__U136.out","affine_func$add_all__U143.in1"],
          ["affine_func$add_all__U144.in0","affine_func$add_all__U143.out"],
          ["affine_func$mul_d3__U138.out","affine_func$add_all__U144.in1"],
          ["affine_func$add_all__U145.in0","affine_func$add_all__U144.out"],
          ["affine_func$mul_d4__U140.out","affine_func$add_all__U145.in1"],
          ["affine_func$add_all__U146.in0","affine_func$add_all__U145.out"],
          ["affine_func$const_term_U141.out","affine_func$add_all__U146.in1"],
          ["time_diff.in0","affine_func$add_all__U146.out"],
          ["affine_func$mul_d0__U132.in0","affine_func$coeff_0_U131.out"],
          ["affine_func$mul_d1__U134.in0","affine_func$coeff_1_U133.out"],
          ["affine_func$mul_d2__U136.in0","affine_func$coeff_2_U135.out"],
          ["affine_func$mul_d3__U138.in0","affine_func$coeff_3_U137.out"],
          ["affine_func$mul_d4__U140.in0","affine_func$coeff_4_U139.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U132.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U134.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U136.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U138.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U140.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true6_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true5_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U149$lut$lut.bit.in.2","d_0_am__U149$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U149$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U149$lut$lut.bit.in.1"],
          ["d_0_am__U150$lut$lut.bit.in.0","d_0_am__U149$lut$lut.bit.out"],
          ["d_0_am__U150$lut$lut.bit.in.2","d_0_am__U150$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U150$lut$lut.bit.in.1"],
          ["d_0_am__U151$lut$lut.bit.in.0","d_0_am__U150$lut$lut.bit.out"],
          ["d_0_am__U151$lut$lut.bit.in.2","d_0_am__U151$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U151$lut$lut.bit.in.1"],
          ["d_0_am__U152$lut$lut.bit.in.0","d_0_am__U151$lut$lut.bit.out"],
          ["d_0_am__U152$lut$lut.bit.in.2","d_0_am__U152$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U152$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U152$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U153$lut$lut.bit.in.2","d_1_am__U153$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U153$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U153$lut$lut.bit.in.1"],
          ["d_1_am__U154$lut$lut.bit.in.0","d_1_am__U153$lut$lut.bit.out"],
          ["d_1_am__U154$lut$lut.bit.in.2","d_1_am__U154$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U154$lut$lut.bit.in.1"],
          ["d_1_am__U155$lut$lut.bit.in.0","d_1_am__U154$lut$lut.bit.out"],
          ["d_1_am__U155$lut$lut.bit.in.2","d_1_am__U155$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U155$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U155$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U156$lut$lut.bit.in.2","d_2_am__U156$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U156$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U156$lut$lut.bit.in.1"],
          ["d_2_am__U157$lut$lut.bit.in.0","d_2_am__U156$lut$lut.bit.out"],
          ["d_2_am__U157$lut$lut.bit.in.2","d_2_am__U157$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U157$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U157$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U158$lut$lut.bit.in.2","d_3_am__U158$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U158$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U158$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U158$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["true_lutcnst.bit.out","d_4_next_value.sel"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"]
        ]
      },
      "affine_controller__U178":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$coeff_2_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012fff"]}
          },
          "affine_func$mul_d0__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U192$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U192$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U193$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U193$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U194$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U194$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U190.out"],
          ["d_1_inc.in1","_U1901.out"],
          ["d_2_inc.in1","_U1902.out"],
          ["cmp_time.in1","_U191.out"],
          ["affine_func$mul_d0__U181.out","affine_func$add_all__U187.in0"],
          ["affine_func$mul_d1__U183.out","affine_func$add_all__U187.in1"],
          ["affine_func$add_all__U188.in0","affine_func$add_all__U187.out"],
          ["affine_func$mul_d2__U185.out","affine_func$add_all__U188.in1"],
          ["affine_func$add_all__U189.in0","affine_func$add_all__U188.out"],
          ["affine_func$const_term_U186.out","affine_func$add_all__U189.in1"],
          ["time_diff.in0","affine_func$add_all__U189.out"],
          ["affine_func$mul_d0__U181.in0","affine_func$coeff_0_U180.out"],
          ["affine_func$mul_d1__U183.in0","affine_func$coeff_1_U182.out"],
          ["affine_func$mul_d2__U185.in0","affine_func$coeff_2_U184.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U181.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U183.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U185.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U192$lut$lut.bit.in.2","d_0_am__U192$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U192$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U192$lut$lut.bit.in.1"],
          ["d_0_am__U193$lut$lut.bit.in.0","d_0_am__U192$lut$lut.bit.out"],
          ["d_0_am__U193$lut$lut.bit.in.2","d_0_am__U193$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U193$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U193$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U194$lut$lut.bit.in.2","d_1_am__U194$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U194$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U194$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U194$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["true_lutcnst.bit.out","d_2_next_value.sel"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U209":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$coeff_2_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00013000"]}
          },
          "affine_func$mul_d0__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U225$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U225$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U221.out"],
          ["d_1_inc.in1","_U2211.out"],
          ["d_2_inc.in1","_U2212.out"],
          ["cmp_time.in1","_U222.out"],
          ["affine_func$mul_d0__U212.out","affine_func$add_all__U218.in0"],
          ["affine_func$mul_d1__U214.out","affine_func$add_all__U218.in1"],
          ["affine_func$add_all__U219.in0","affine_func$add_all__U218.out"],
          ["affine_func$mul_d2__U216.out","affine_func$add_all__U219.in1"],
          ["affine_func$add_all__U220.in0","affine_func$add_all__U219.out"],
          ["affine_func$const_term_U217.out","affine_func$add_all__U220.in1"],
          ["time_diff.in0","affine_func$add_all__U220.out"],
          ["affine_func$mul_d0__U212.in0","affine_func$coeff_0_U211.out"],
          ["affine_func$mul_d1__U214.in0","affine_func$coeff_1_U213.out"],
          ["affine_func$mul_d2__U216.in0","affine_func$coeff_2_U215.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U212.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U214.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U216.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U223$lut$lut.bit.in.2","d_0_am__U223$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U223$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U223$lut$lut.bit.in.1"],
          ["d_0_am__U224$lut$lut.bit.in.0","d_0_am__U223$lut$lut.bit.out"],
          ["d_0_am__U224$lut$lut.bit.in.2","d_0_am__U224$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U224$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U224$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U225$lut$lut.bit.in.2","d_1_am__U225$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U225$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U225$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U225$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["true_lutcnst.bit.out","d_2_next_value.sel"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "affine_func$coeff_2_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_3_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U31":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U45$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U45$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U46$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U47$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U47$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U48$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U48$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U49$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U49$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U50$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U50$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U43.out"],
          ["d_1_inc.in1","_U431.out"],
          ["d_2_inc.in1","_U432.out"],
          ["d_3_inc.in1","_U433.out"],
          ["cmp_time.in1","_U44.out"],
          ["affine_func$mul_d0__U31.out","affine_func$add_all__U39.in0"],
          ["affine_func$mul_d1__U33.out","affine_func$add_all__U39.in1"],
          ["affine_func$add_all__U40.in0","affine_func$add_all__U39.out"],
          ["affine_func$mul_d2__U35.out","affine_func$add_all__U40.in1"],
          ["affine_func$add_all__U41.in0","affine_func$add_all__U40.out"],
          ["affine_func$mul_d3__U37.out","affine_func$add_all__U41.in1"],
          ["affine_func$add_all__U42.in0","affine_func$add_all__U41.out"],
          ["affine_func$const_term_U38.out","affine_func$add_all__U42.in1"],
          ["time_diff.in0","affine_func$add_all__U42.out"],
          ["affine_func$mul_d0__U31.in0","affine_func$coeff_0_U30.out"],
          ["affine_func$mul_d1__U33.in0","affine_func$coeff_1_U32.out"],
          ["affine_func$mul_d2__U35.in0","affine_func$coeff_2_U34.out"],
          ["affine_func$mul_d3__U37.in0","affine_func$coeff_3_U36.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U31.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U33.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U35.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U37.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U45$lut$lut.bit.in.2","d_0_am__U45$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U45$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U45$lut$lut.bit.in.1"],
          ["d_0_am__U46$lut$lut.bit.in.0","d_0_am__U45$lut$lut.bit.out"],
          ["d_0_am__U46$lut$lut.bit.in.2","d_0_am__U46$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U46$lut$lut.bit.in.1"],
          ["d_0_am__U47$lut$lut.bit.in.0","d_0_am__U46$lut$lut.bit.out"],
          ["d_0_am__U47$lut$lut.bit.in.2","d_0_am__U47$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U47$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U47$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U48$lut$lut.bit.in.2","d_1_am__U48$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U48$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U48$lut$lut.bit.in.1"],
          ["d_1_am__U49$lut$lut.bit.in.0","d_1_am__U48$lut$lut.bit.out"],
          ["d_1_am__U49$lut$lut.bit.in.2","d_1_am__U49$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U49$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U49$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U50$lut$lut.bit.in.2","d_2_am__U50$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U50$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U50$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U50$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U67":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_0_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_1_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "affine_func$coeff_2_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "affine_func$coeff_3_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$coeff_4_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$coeff_5_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007fff"]}
          },
          "affine_func$mul_d0__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U90$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U90$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U91$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U91$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U100$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U100$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U101$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U101$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U99$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U99$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U102$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U102$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U103$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U103$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U104$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U104$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U88.out"],
          ["d_1_inc.in1","_U881.out"],
          ["d_2_inc.in1","_U882.out"],
          ["d_3_inc.in1","_U883.out"],
          ["d_4_inc.in1","_U884.out"],
          ["d_5_inc.in1","_U885.out"],
          ["cmp_time.in1","_U89.out"],
          ["affine_func$mul_d0__U70.out","affine_func$add_all__U82.in0"],
          ["affine_func$mul_d1__U72.out","affine_func$add_all__U82.in1"],
          ["affine_func$add_all__U83.in0","affine_func$add_all__U82.out"],
          ["affine_func$mul_d2__U74.out","affine_func$add_all__U83.in1"],
          ["affine_func$add_all__U84.in0","affine_func$add_all__U83.out"],
          ["affine_func$mul_d3__U76.out","affine_func$add_all__U84.in1"],
          ["affine_func$add_all__U85.in0","affine_func$add_all__U84.out"],
          ["affine_func$mul_d4__U78.out","affine_func$add_all__U85.in1"],
          ["affine_func$add_all__U86.in0","affine_func$add_all__U85.out"],
          ["affine_func$mul_d5__U80.out","affine_func$add_all__U86.in1"],
          ["affine_func$add_all__U87.in0","affine_func$add_all__U86.out"],
          ["affine_func$const_term_U81.out","affine_func$add_all__U87.in1"],
          ["time_diff.in0","affine_func$add_all__U87.out"],
          ["affine_func$mul_d0__U70.in0","affine_func$coeff_0_U69.out"],
          ["affine_func$mul_d1__U72.in0","affine_func$coeff_1_U71.out"],
          ["affine_func$mul_d2__U74.in0","affine_func$coeff_2_U73.out"],
          ["affine_func$mul_d3__U76.in0","affine_func$coeff_3_U75.out"],
          ["affine_func$mul_d4__U78.in0","affine_func$coeff_4_U77.out"],
          ["affine_func$mul_d5__U80.in0","affine_func$coeff_5_U79.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U70.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U72.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U74.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U76.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U78.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U80.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true7_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true6_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U90$lut$lut.bit.in.2","d_0_am__U90$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U90$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U90$lut$lut.bit.in.1"],
          ["d_0_am__U91$lut$lut.bit.in.0","d_0_am__U90$lut$lut.bit.out"],
          ["d_0_am__U91$lut$lut.bit.in.2","d_0_am__U91$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U91$lut$lut.bit.in.1"],
          ["d_0_am__U92$lut$lut.bit.in.0","d_0_am__U91$lut$lut.bit.out"],
          ["d_0_am__U92$lut$lut.bit.in.2","d_0_am__U92$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U92$lut$lut.bit.in.1"],
          ["d_0_am__U93$lut$lut.bit.in.0","d_0_am__U92$lut$lut.bit.out"],
          ["d_0_am__U93$lut$lut.bit.in.2","d_0_am__U93$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U93$lut$lut.bit.in.1"],
          ["d_0_am__U94$lut$lut.bit.in.0","d_0_am__U93$lut$lut.bit.out"],
          ["d_0_am__U94$lut$lut.bit.in.2","d_0_am__U94$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U94$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U94$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U95$lut$lut.bit.in.2","d_1_am__U95$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U95$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U95$lut$lut.bit.in.1"],
          ["d_1_am__U96$lut$lut.bit.in.0","d_1_am__U95$lut$lut.bit.out"],
          ["d_1_am__U96$lut$lut.bit.in.2","d_1_am__U96$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U96$lut$lut.bit.in.1"],
          ["d_1_am__U97$lut$lut.bit.in.0","d_1_am__U96$lut$lut.bit.out"],
          ["d_1_am__U97$lut$lut.bit.in.2","d_1_am__U97$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U97$lut$lut.bit.in.1"],
          ["d_1_am__U98$lut$lut.bit.in.0","d_1_am__U97$lut$lut.bit.out"],
          ["d_1_am__U98$lut$lut.bit.in.2","d_1_am__U98$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U98$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U98$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U100$lut$lut.bit.in.2","d_2_am__U100$c0_lutcnst.bit.out"],
          ["d_2_am__U99$lut$lut.bit.out","d_2_am__U100$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_2_am__U100$lut$lut.bit.in.1"],
          ["d_2_am__U101$lut$lut.bit.in.0","d_2_am__U100$lut$lut.bit.out"],
          ["d_2_am__U101$lut$lut.bit.in.2","d_2_am__U101$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U101$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U101$lut$lut.bit.out"],
          ["d_2_am__U99$lut$lut.bit.in.2","d_2_am__U99$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U99$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U99$lut$lut.bit.in.1"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U102$lut$lut.bit.in.2","d_3_am__U102$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U102$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U102$lut$lut.bit.in.1"],
          ["d_3_am__U103$lut$lut.bit.in.0","d_3_am__U102$lut$lut.bit.out"],
          ["d_3_am__U103$lut$lut.bit.in.2","d_3_am__U103$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U103$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U103$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U104$lut$lut.bit.in.2","d_4_am__U104$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U104$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U104$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U104$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["true_lutcnst.bit.out","d_5_next_value.sel"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_gb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_gb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_conv_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_conv_stencil_BANK_0_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[2047],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_conv_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_conv_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[260],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[256],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[254],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[510],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[512],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_conv_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_output_gb_stencil_read.0"],
          ["ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.clk_en","ub_conv_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_conv_stencil_BANK_0_garnet.flush","ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_conv_stencil_BANK_0_garnet.clk_en","ub_conv_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__338.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_conv_stencil_1_361_362$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_2_360_361$binop.data.out","inner_compute$add_conv_stencil_1_361_362$binop.data.in.1"],
          ["inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.1","inner_compute$add_conv_stencil_1_361_362$binop.data.out"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_hw_input_stencil_1_362_363$binop.data.out"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_3_359_360$binop.data.out","inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_4_358_359$binop.data.out","inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_5_357_358$binop.data.out","inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_6_356_357$binop.data.out","inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_gb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_gb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_gb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_gb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_gb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_output_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_gb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_gb_stencil_write.0","self.conv_stencil_op_hcompute_output_gb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "glb_channel_reduction":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "conv_stencil$chain_en_const_U2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[2047],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[260],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[256],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[254],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[510],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[512],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$chain_en_const_U8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[-1],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2304],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2301],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2303],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[1],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2300],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2302],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[2],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2299],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2301],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[3],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2298],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2300],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[4],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2297],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2299],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[5],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2296],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2298],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[6],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2295],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2297],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_0_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_1_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_2_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_3_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_4_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_5_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_0_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_1_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_2_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_3_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$const_term_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$chain_en_const_U127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "input_glb_stencil$ctrl__U105$_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_0_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_1_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_2_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_3_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_4_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$coeff_5_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007fff"]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d0__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d1__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d2__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d3__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d4__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$affine_func$mul_d5__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "input_glb_stencil$ctrl__U105$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U90$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U90$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U91$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U91$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U100$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U100$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U101$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U101$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U99$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_am__U99$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_am__U102$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_am__U102$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_am__U103$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_am__U103$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_am__U104$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_am__U104$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "input_glb_stencil$ctrl__U105$d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U105$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U105$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U105$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$coeff_0_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$coeff_1_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$coeff_2_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$coeff_3_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$mul_d0__U31":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$mul_d1__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$mul_d2__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$affine_func$mul_d3__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "input_glb_stencil$ctrl__U51$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U45$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U45$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U46$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U47$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_am__U47$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_am__U48$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_am__U48$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_am__U49$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_am__U49$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_am__U50$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_am__U50$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "input_glb_stencil$ctrl__U51$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$ctrl__U51$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$ctrl__U51$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_glb_stencil$ctrl__U51$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[2560],"cycle_stride":[1,16,2816,11264],"dimensionality":4,"extent":[16,16,4,4],"write_data_starting_addr":[0],"write_data_stride":[1,64,16,1024]}}
          },
          "io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128,2816,11264],"dimensionality":4,"extent":[128,16,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,512,128,8192]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_conv_stencil$inner_compute$const_p0__338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U2211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U2212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00013000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_0_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_1_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_2_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$const_term_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_0_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_1_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_2_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_3_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_4_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$const_term_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$chain_en_const_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "output_glb_stencil$ctrl__U159$_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$_U1471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$_U1473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$coeff_3_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$coeff_4_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008a00"]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$affine_func$mul_d4__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "output_glb_stencil$ctrl__U159$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U149$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U149$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U150$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U150$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U151$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U151$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U152$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_am__U152$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U153$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U153$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U154$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U154$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U155$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_am__U155$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_am__U156$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_am__U156$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_am__U157$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_am__U157$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_am__U158$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_am__U158$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "output_glb_stencil$ctrl__U159$d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U159$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U159$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U159$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U195$_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U195$_U1901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U195$_U1902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U195$_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$coeff_0_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$coeff_1_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$coeff_2_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$const_term_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012fff"]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$mul_d0__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$affine_func$mul_d2__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "output_glb_stencil$ctrl__U195$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_am__U192$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_am__U192$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_am__U193$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_am__U193$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_am__U194$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_am__U194$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "output_glb_stencil$ctrl__U195$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$ctrl__U195$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$ctrl__U195$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U195$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U195$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U195$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_glb_stencil$ctrl__U195$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.clk_en","conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.flush"],
          ["conv_stencil$ub_conv_stencil_BANK_0_garnet.flush","conv_stencil$ub_conv_stencil_BANK_0_cgpl_ctrl_garnet.stencil_valid"],
          ["conv_stencil$ub_conv_stencil_BANK_0_garnet.clk_en","conv_stencil$ub_conv_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.out","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil$inner_compute$const_p0__338.out","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.in.0","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_out_1"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1","hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["io1in_reset.out","hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.flush"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.flush","hw_input_stencil$ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.stencil_valid"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.data_out_0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$const_term_U119.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_0_U107.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_1_U109.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_2_U111.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_3_U113.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_4_U115.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_5_U117.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.in1"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.in1"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.in1"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.in1"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.in1"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$const_term_U61.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_0_U53.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_1_U55.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_2_U57.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_3_U59.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.in1"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.in1"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.in1"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.in1"],
          ["input_glb_stencil$ctrl__U105$d_0_inc.in1","input_glb_stencil$ctrl__U105$_U88.out"],
          ["input_glb_stencil$ctrl__U105$d_1_inc.in1","input_glb_stencil$ctrl__U105$_U881.out"],
          ["input_glb_stencil$ctrl__U105$d_2_inc.in1","input_glb_stencil$ctrl__U105$_U882.out"],
          ["input_glb_stencil$ctrl__U105$d_3_inc.in1","input_glb_stencil$ctrl__U105$_U883.out"],
          ["input_glb_stencil$ctrl__U105$d_4_inc.in1","input_glb_stencil$ctrl__U105$_U884.out"],
          ["input_glb_stencil$ctrl__U105$d_5_inc.in1","input_glb_stencil$ctrl__U105$_U885.out"],
          ["input_glb_stencil$ctrl__U105$cmp_time.in1","input_glb_stencil$ctrl__U105$_U89.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d0__U70.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U82.in0"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d1__U72.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U82.in1"],
          ["input_glb_stencil$ctrl__U105$affine_func$add_all__U83.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U82.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d2__U74.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U83.in1"],
          ["input_glb_stencil$ctrl__U105$affine_func$add_all__U84.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U83.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d3__U76.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U84.in1"],
          ["input_glb_stencil$ctrl__U105$affine_func$add_all__U85.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U84.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d4__U78.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U85.in1"],
          ["input_glb_stencil$ctrl__U105$affine_func$add_all__U86.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U85.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d5__U80.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U86.in1"],
          ["input_glb_stencil$ctrl__U105$affine_func$add_all__U87.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U86.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$const_term_U81.out","input_glb_stencil$ctrl__U105$affine_func$add_all__U87.in1"],
          ["input_glb_stencil$ctrl__U105$time_diff.in0","input_glb_stencil$ctrl__U105$affine_func$add_all__U87.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d0__U70.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_0_U69.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d1__U72.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_1_U71.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d2__U74.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_2_U73.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d3__U76.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_3_U75.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d4__U78.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_4_U77.out"],
          ["input_glb_stencil$ctrl__U105$affine_func$mul_d5__U80.in0","input_glb_stencil$ctrl__U105$affine_func$coeff_5_U79.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d0__U70.in1"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d1__U72.in1"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d2__U74.in1"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d3__U76.in1"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d4__U78.in1"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$ctrl__U105$affine_func$mul_d5__U80.in1"],
          ["input_glb_stencil$ctrl__U105$time_diff.out","input_glb_stencil$ctrl__U105$cmp_time.in0"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$enMux.sel","input_glb_stencil$ctrl__U105$cmp_time.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$reg0.out","input_glb_stencil$ctrl__U105$cycle_time$add.in0"],
          ["input_glb_stencil$ctrl__U105$cycle_time$inc.out","input_glb_stencil$ctrl__U105$cycle_time$add.in1"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$enMux.in1","input_glb_stencil$ctrl__U105$cycle_time$add.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$ult.in1","input_glb_stencil$ctrl__U105$cycle_time$add.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$and$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$cycle_time$and$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$ult.out","input_glb_stencil$ctrl__U105$cycle_time$and$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$true7_lutcnst.bit.out","input_glb_stencil$ctrl__U105$cycle_time$and$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$cycle_time$and$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$clrMux.in1","input_glb_stencil$ctrl__U105$cycle_time$count$c0.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$enMux.out","input_glb_stencil$ctrl__U105$cycle_time$count$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$reg0.in","input_glb_stencil$ctrl__U105$cycle_time$count$clrMux.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$resetOr$lut$lut.bit.out","input_glb_stencil$ctrl__U105$cycle_time$count$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$cycle_time$count$reg0.out","input_glb_stencil$ctrl__U105$cycle_time$count$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$true6_lutcnst.bit.out","input_glb_stencil$ctrl__U105$cycle_time$count$enMux.sel"],
          ["input_glb_stencil$ctrl__U105$time_diff.in1","input_glb_stencil$ctrl__U105$cycle_time$count$reg0.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$ult.in0","input_glb_stencil$ctrl__U105$cycle_time$max.out"],
          ["input_glb_stencil$ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U90$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_0_am__U90$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$true1_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_0_am__U90$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_1_at_max.out","input_glb_stencil$ctrl__U105$d_0_am__U90$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U91$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_0_am__U90$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U91$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_0_am__U91$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_2_at_max.out","input_glb_stencil$ctrl__U105$d_0_am__U91$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U92$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_0_am__U91$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U92$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_0_am__U92$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_3_at_max.out","input_glb_stencil$ctrl__U105$d_0_am__U92$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U93$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_0_am__U92$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U93$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_0_am__U93$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_4_at_max.out","input_glb_stencil$ctrl__U105$d_0_am__U93$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U94$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_0_am__U93$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_0_am__U94$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_0_am__U94$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_5_at_max.out","input_glb_stencil$ctrl__U105$d_0_am__U94$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_0_next_value.sel","input_glb_stencil$ctrl__U105$d_0_am__U94$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$ctrl__U105$d_0_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_0_max.out","input_glb_stencil$ctrl__U105$d_0_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_0_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_0_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$ctrl__U105$d_0_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_0_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_0_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_0_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_0_min.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$ctrl__U105$d_0_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_0_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_0_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_0_next_value.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_0_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$enMux.out","input_glb_stencil$ctrl__U105$d_0_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.in","input_glb_stencil$ctrl__U105$d_0_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_0_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_0_reg$reg0.out","input_glb_stencil$ctrl__U105$d_0_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U95$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_1_am__U95$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$true2_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_1_am__U95$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_2_at_max.out","input_glb_stencil$ctrl__U105$d_1_am__U95$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U96$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_1_am__U95$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U96$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_1_am__U96$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_3_at_max.out","input_glb_stencil$ctrl__U105$d_1_am__U96$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U97$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_1_am__U96$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U97$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_1_am__U97$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_4_at_max.out","input_glb_stencil$ctrl__U105$d_1_am__U97$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U98$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_1_am__U97$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_1_am__U98$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_1_am__U98$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_5_at_max.out","input_glb_stencil$ctrl__U105$d_1_am__U98$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_1_next_value.sel","input_glb_stencil$ctrl__U105$d_1_am__U98$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$ctrl__U105$d_1_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_1_max.out","input_glb_stencil$ctrl__U105$d_1_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_1_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_1_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$ctrl__U105$d_1_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_1_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_1_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_1_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_1_min.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$ctrl__U105$d_1_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_1_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_1_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_1_next_value.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_1_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$enMux.out","input_glb_stencil$ctrl__U105$d_1_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.in","input_glb_stencil$ctrl__U105$d_1_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_1_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_1_reg$reg0.out","input_glb_stencil$ctrl__U105$d_1_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_2_am__U100$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_2_am__U100$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_2_am__U99$lut$lut.bit.out","input_glb_stencil$ctrl__U105$d_2_am__U100$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_4_at_max.out","input_glb_stencil$ctrl__U105$d_2_am__U100$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_2_am__U101$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_2_am__U100$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_2_am__U101$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_2_am__U101$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_5_at_max.out","input_glb_stencil$ctrl__U105$d_2_am__U101$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_2_next_value.sel","input_glb_stencil$ctrl__U105$d_2_am__U101$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_2_am__U99$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_2_am__U99$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$true3_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_2_am__U99$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_3_at_max.out","input_glb_stencil$ctrl__U105$d_2_am__U99$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$ctrl__U105$d_2_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_2_max.out","input_glb_stencil$ctrl__U105$d_2_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_2_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_2_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$ctrl__U105$d_2_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_2_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_2_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_2_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_2_min.out"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$ctrl__U105$d_2_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_2_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_2_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_2_next_value.out"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_2_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$enMux.out","input_glb_stencil$ctrl__U105$d_2_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.in","input_glb_stencil$ctrl__U105$d_2_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_2_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_2_reg$reg0.out","input_glb_stencil$ctrl__U105$d_2_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_3_am__U102$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_3_am__U102$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$true4_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_3_am__U102$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_4_at_max.out","input_glb_stencil$ctrl__U105$d_3_am__U102$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_3_am__U103$lut$lut.bit.in.0","input_glb_stencil$ctrl__U105$d_3_am__U102$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_3_am__U103$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_3_am__U103$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_5_at_max.out","input_glb_stencil$ctrl__U105$d_3_am__U103$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_3_next_value.sel","input_glb_stencil$ctrl__U105$d_3_am__U103$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$ctrl__U105$d_3_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_3_max.out","input_glb_stencil$ctrl__U105$d_3_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_3_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_3_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$ctrl__U105$d_3_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_3_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_3_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_3_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_3_min.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$ctrl__U105$d_3_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_3_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_3_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_3_next_value.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_3_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$enMux.out","input_glb_stencil$ctrl__U105$d_3_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.in","input_glb_stencil$ctrl__U105$d_3_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_3_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_3_reg$reg0.out","input_glb_stencil$ctrl__U105$d_3_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_4_am__U104$lut$lut.bit.in.2","input_glb_stencil$ctrl__U105$d_4_am__U104$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U105$true5_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_4_am__U104$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U105$d_5_at_max.out","input_glb_stencil$ctrl__U105$d_4_am__U104$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U105$d_4_next_value.sel","input_glb_stencil$ctrl__U105$d_4_am__U104$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$ctrl__U105$d_4_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_4_max.out","input_glb_stencil$ctrl__U105$d_4_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_4_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_4_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$ctrl__U105$d_4_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_4_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_4_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_4_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_4_min.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$ctrl__U105$d_4_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_4_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_4_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_4_next_value.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_4_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$enMux.out","input_glb_stencil$ctrl__U105$d_4_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.in","input_glb_stencil$ctrl__U105$d_4_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_4_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_4_reg$reg0.out","input_glb_stencil$ctrl__U105$d_4_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$ctrl__U105$d_5_at_max.in0"],
          ["input_glb_stencil$ctrl__U105$d_5_max.out","input_glb_stencil$ctrl__U105$d_5_at_max.in1"],
          ["input_glb_stencil$ctrl__U105$d_5_next_value_at_max.sel","input_glb_stencil$ctrl__U105$d_5_at_max.out"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$ctrl__U105$d_5_inc.in0"],
          ["input_glb_stencil$ctrl__U105$d_5_next_value_at_max.in0","input_glb_stencil$ctrl__U105$d_5_inc.out"],
          ["input_glb_stencil$ctrl__U105$d_5_next_value_at_max.in1","input_glb_stencil$ctrl__U105$d_5_min.out"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$ctrl__U105$d_5_next_value.in0"],
          ["input_glb_stencil$ctrl__U105$d_5_next_value_at_max.out","input_glb_stencil$ctrl__U105$d_5_next_value.in1"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$enMux.in1","input_glb_stencil$ctrl__U105$d_5_next_value.out"],
          ["input_glb_stencil$ctrl__U105$true_lutcnst.bit.out","input_glb_stencil$ctrl__U105$d_5_next_value.sel"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$clrMux.in1","input_glb_stencil$ctrl__U105$d_5_reg$c0.out"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$enMux.out","input_glb_stencil$ctrl__U105$d_5_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.in","input_glb_stencil$ctrl__U105$d_5_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U105$d_5_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U105$d_5_reg$reg0.out","input_glb_stencil$ctrl__U105$d_5_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_inc.in1","input_glb_stencil$ctrl__U51$_U43.out"],
          ["input_glb_stencil$ctrl__U51$d_1_inc.in1","input_glb_stencil$ctrl__U51$_U431.out"],
          ["input_glb_stencil$ctrl__U51$d_2_inc.in1","input_glb_stencil$ctrl__U51$_U432.out"],
          ["input_glb_stencil$ctrl__U51$d_3_inc.in1","input_glb_stencil$ctrl__U51$_U433.out"],
          ["input_glb_stencil$ctrl__U51$cmp_time.in1","input_glb_stencil$ctrl__U51$_U44.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d0__U31.out","input_glb_stencil$ctrl__U51$affine_func$add_all__U39.in0"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d1__U33.out","input_glb_stencil$ctrl__U51$affine_func$add_all__U39.in1"],
          ["input_glb_stencil$ctrl__U51$affine_func$add_all__U40.in0","input_glb_stencil$ctrl__U51$affine_func$add_all__U39.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d2__U35.out","input_glb_stencil$ctrl__U51$affine_func$add_all__U40.in1"],
          ["input_glb_stencil$ctrl__U51$affine_func$add_all__U41.in0","input_glb_stencil$ctrl__U51$affine_func$add_all__U40.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d3__U37.out","input_glb_stencil$ctrl__U51$affine_func$add_all__U41.in1"],
          ["input_glb_stencil$ctrl__U51$affine_func$add_all__U42.in0","input_glb_stencil$ctrl__U51$affine_func$add_all__U41.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$const_term_U38.out","input_glb_stencil$ctrl__U51$affine_func$add_all__U42.in1"],
          ["input_glb_stencil$ctrl__U51$time_diff.in0","input_glb_stencil$ctrl__U51$affine_func$add_all__U42.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d0__U31.in0","input_glb_stencil$ctrl__U51$affine_func$coeff_0_U30.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d1__U33.in0","input_glb_stencil$ctrl__U51$affine_func$coeff_1_U32.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d2__U35.in0","input_glb_stencil$ctrl__U51$affine_func$coeff_2_U34.out"],
          ["input_glb_stencil$ctrl__U51$affine_func$mul_d3__U37.in0","input_glb_stencil$ctrl__U51$affine_func$coeff_3_U36.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$ctrl__U51$affine_func$mul_d0__U31.in1"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$ctrl__U51$affine_func$mul_d1__U33.in1"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$ctrl__U51$affine_func$mul_d2__U35.in1"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$ctrl__U51$affine_func$mul_d3__U37.in1"],
          ["input_glb_stencil$ctrl__U51$time_diff.out","input_glb_stencil$ctrl__U51$cmp_time.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$enMux.sel","input_glb_stencil$ctrl__U51$cmp_time.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$enMux.sel","input_glb_stencil$ctrl__U51$cmp_time.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$enMux.sel","input_glb_stencil$ctrl__U51$cmp_time.out"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$enMux.sel","input_glb_stencil$ctrl__U51$cmp_time.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$reg0.out","input_glb_stencil$ctrl__U51$cycle_time$add.in0"],
          ["input_glb_stencil$ctrl__U51$cycle_time$inc.out","input_glb_stencil$ctrl__U51$cycle_time$add.in1"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$enMux.in1","input_glb_stencil$ctrl__U51$cycle_time$add.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$ult.in1","input_glb_stencil$ctrl__U51$cycle_time$add.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$and$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$cycle_time$and$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$ult.out","input_glb_stencil$ctrl__U51$cycle_time$and$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U51$true5_lutcnst.bit.out","input_glb_stencil$ctrl__U51$cycle_time$and$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.0","input_glb_stencil$ctrl__U51$cycle_time$and$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$clrMux.in1","input_glb_stencil$ctrl__U51$cycle_time$count$c0.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$enMux.out","input_glb_stencil$ctrl__U51$cycle_time$count$clrMux.in0"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$reg0.in","input_glb_stencil$ctrl__U51$cycle_time$count$clrMux.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$resetOr$lut$lut.bit.out","input_glb_stencil$ctrl__U51$cycle_time$count$clrMux.sel"],
          ["input_glb_stencil$ctrl__U51$cycle_time$count$reg0.out","input_glb_stencil$ctrl__U51$cycle_time$count$enMux.in0"],
          ["input_glb_stencil$ctrl__U51$true4_lutcnst.bit.out","input_glb_stencil$ctrl__U51$cycle_time$count$enMux.sel"],
          ["input_glb_stencil$ctrl__U51$time_diff.in1","input_glb_stencil$ctrl__U51$cycle_time$count$reg0.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$ult.in0","input_glb_stencil$ctrl__U51$cycle_time$max.out"],
          ["input_glb_stencil$ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_0_am__U45$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_0_am__U45$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$true1_lutcnst.bit.out","input_glb_stencil$ctrl__U51$d_0_am__U45$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U51$d_1_at_max.out","input_glb_stencil$ctrl__U51$d_0_am__U45$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_0_am__U46$lut$lut.bit.in.0","input_glb_stencil$ctrl__U51$d_0_am__U45$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_0_am__U46$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_0_am__U46$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_2_at_max.out","input_glb_stencil$ctrl__U51$d_0_am__U46$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_0_am__U47$lut$lut.bit.in.0","input_glb_stencil$ctrl__U51$d_0_am__U46$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_0_am__U47$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_0_am__U47$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_3_at_max.out","input_glb_stencil$ctrl__U51$d_0_am__U47$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_0_next_value.sel","input_glb_stencil$ctrl__U51$d_0_am__U47$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$ctrl__U51$d_0_at_max.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_max.out","input_glb_stencil$ctrl__U51$d_0_at_max.in1"],
          ["input_glb_stencil$ctrl__U51$d_0_next_value_at_max.sel","input_glb_stencil$ctrl__U51$d_0_at_max.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$ctrl__U51$d_0_inc.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_next_value_at_max.in0","input_glb_stencil$ctrl__U51$d_0_inc.out"],
          ["input_glb_stencil$ctrl__U51$d_0_next_value_at_max.in1","input_glb_stencil$ctrl__U51$d_0_min.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$ctrl__U51$d_0_next_value.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_next_value_at_max.out","input_glb_stencil$ctrl__U51$d_0_next_value.in1"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$enMux.in1","input_glb_stencil$ctrl__U51$d_0_next_value.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$clrMux.in1","input_glb_stencil$ctrl__U51$d_0_reg$c0.out"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$enMux.out","input_glb_stencil$ctrl__U51$d_0_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.in","input_glb_stencil$ctrl__U51$d_0_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U51$d_0_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U51$d_0_reg$reg0.out","input_glb_stencil$ctrl__U51$d_0_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_1_am__U48$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_1_am__U48$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$true2_lutcnst.bit.out","input_glb_stencil$ctrl__U51$d_1_am__U48$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U51$d_2_at_max.out","input_glb_stencil$ctrl__U51$d_1_am__U48$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_1_am__U49$lut$lut.bit.in.0","input_glb_stencil$ctrl__U51$d_1_am__U48$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_1_am__U49$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_1_am__U49$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_3_at_max.out","input_glb_stencil$ctrl__U51$d_1_am__U49$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_1_next_value.sel","input_glb_stencil$ctrl__U51$d_1_am__U49$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$ctrl__U51$d_1_at_max.in0"],
          ["input_glb_stencil$ctrl__U51$d_1_max.out","input_glb_stencil$ctrl__U51$d_1_at_max.in1"],
          ["input_glb_stencil$ctrl__U51$d_1_next_value_at_max.sel","input_glb_stencil$ctrl__U51$d_1_at_max.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$ctrl__U51$d_1_inc.in0"],
          ["input_glb_stencil$ctrl__U51$d_1_next_value_at_max.in0","input_glb_stencil$ctrl__U51$d_1_inc.out"],
          ["input_glb_stencil$ctrl__U51$d_1_next_value_at_max.in1","input_glb_stencil$ctrl__U51$d_1_min.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$ctrl__U51$d_1_next_value.in0"],
          ["input_glb_stencil$ctrl__U51$d_1_next_value_at_max.out","input_glb_stencil$ctrl__U51$d_1_next_value.in1"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$enMux.in1","input_glb_stencil$ctrl__U51$d_1_next_value.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$clrMux.in1","input_glb_stencil$ctrl__U51$d_1_reg$c0.out"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$enMux.out","input_glb_stencil$ctrl__U51$d_1_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.in","input_glb_stencil$ctrl__U51$d_1_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U51$d_1_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U51$d_1_reg$reg0.out","input_glb_stencil$ctrl__U51$d_1_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_2_am__U50$lut$lut.bit.in.2","input_glb_stencil$ctrl__U51$d_2_am__U50$c0_lutcnst.bit.out"],
          ["input_glb_stencil$ctrl__U51$true3_lutcnst.bit.out","input_glb_stencil$ctrl__U51$d_2_am__U50$lut$lut.bit.in.0"],
          ["input_glb_stencil$ctrl__U51$d_3_at_max.out","input_glb_stencil$ctrl__U51$d_2_am__U50$lut$lut.bit.in.1"],
          ["input_glb_stencil$ctrl__U51$d_2_next_value.sel","input_glb_stencil$ctrl__U51$d_2_am__U50$lut$lut.bit.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$ctrl__U51$d_2_at_max.in0"],
          ["input_glb_stencil$ctrl__U51$d_2_max.out","input_glb_stencil$ctrl__U51$d_2_at_max.in1"],
          ["input_glb_stencil$ctrl__U51$d_2_next_value_at_max.sel","input_glb_stencil$ctrl__U51$d_2_at_max.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$ctrl__U51$d_2_inc.in0"],
          ["input_glb_stencil$ctrl__U51$d_2_next_value_at_max.in0","input_glb_stencil$ctrl__U51$d_2_inc.out"],
          ["input_glb_stencil$ctrl__U51$d_2_next_value_at_max.in1","input_glb_stencil$ctrl__U51$d_2_min.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$ctrl__U51$d_2_next_value.in0"],
          ["input_glb_stencil$ctrl__U51$d_2_next_value_at_max.out","input_glb_stencil$ctrl__U51$d_2_next_value.in1"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$enMux.in1","input_glb_stencil$ctrl__U51$d_2_next_value.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$clrMux.in1","input_glb_stencil$ctrl__U51$d_2_reg$c0.out"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$enMux.out","input_glb_stencil$ctrl__U51$d_2_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.in","input_glb_stencil$ctrl__U51$d_2_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U51$d_2_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U51$d_2_reg$reg0.out","input_glb_stencil$ctrl__U51$d_2_reg$enMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$ctrl__U51$d_3_at_max.in0"],
          ["input_glb_stencil$ctrl__U51$d_3_max.out","input_glb_stencil$ctrl__U51$d_3_at_max.in1"],
          ["input_glb_stencil$ctrl__U51$d_3_next_value_at_max.sel","input_glb_stencil$ctrl__U51$d_3_at_max.out"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$ctrl__U51$d_3_inc.in0"],
          ["input_glb_stencil$ctrl__U51$d_3_next_value_at_max.in0","input_glb_stencil$ctrl__U51$d_3_inc.out"],
          ["input_glb_stencil$ctrl__U51$d_3_next_value_at_max.in1","input_glb_stencil$ctrl__U51$d_3_min.out"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$ctrl__U51$d_3_next_value.in0"],
          ["input_glb_stencil$ctrl__U51$d_3_next_value_at_max.out","input_glb_stencil$ctrl__U51$d_3_next_value.in1"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$enMux.in1","input_glb_stencil$ctrl__U51$d_3_next_value.out"],
          ["input_glb_stencil$ctrl__U51$true_lutcnst.bit.out","input_glb_stencil$ctrl__U51$d_3_next_value.sel"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$clrMux.in1","input_glb_stencil$ctrl__U51$d_3_reg$c0.out"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$enMux.out","input_glb_stencil$ctrl__U51$d_3_reg$clrMux.in0"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.in","input_glb_stencil$ctrl__U51$d_3_reg$clrMux.out"],
          ["io1in_reset.out","input_glb_stencil$ctrl__U51$d_3_reg$clrMux.sel"],
          ["input_glb_stencil$ctrl__U51$d_3_reg$reg0.out","input_glb_stencil$ctrl__U51$d_3_reg$enMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time.out","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$clrMux.sel","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$clrMux.sel","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$clrMux.sel","io1in_reset.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$clrMux.sel","io1in_reset.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.1","op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_inc.in1","op_hcompute_hw_output_stencil_port_controller$_U221.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_inc.in1","op_hcompute_hw_output_stencil_port_controller$_U2211.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_inc.in1","op_hcompute_hw_output_stencil_port_controller$_U2212.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time.in1","op_hcompute_hw_output_stencil_port_controller$_U222.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U212.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U218.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U214.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U218.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U219.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U218.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U216.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U219.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U220.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U219.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U217.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U220.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U220.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U212.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U211.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U214.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U213.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U216.in0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U215.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U212.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U214.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U216.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff.out","op_hcompute_hw_output_stencil_port_controller$cmp_time.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux.sel","op_hcompute_hw_output_stencil_port_controller$cmp_time.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux.sel","op_hcompute_hw_output_stencil_port_controller$cmp_time.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux.sel","op_hcompute_hw_output_stencil_port_controller$cmp_time.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$inc.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux.in1","op_hcompute_hw_output_stencil_port_controller$cycle_time$add.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult.in1","op_hcompute_hw_output_stencil_port_controller$cycle_time$add.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux.in1","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux.sel"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux.sel"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff.in1","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult.in0","op_hcompute_hw_output_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U223$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value.sel","op_hcompute_hw_output_stencil_port_controller$d_0_am__U224$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max.sel","op_hcompute_hw_output_stencil_port_controller$d_0_at_max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_inc.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max.in0","op_hcompute_hw_output_stencil_port_controller$d_0_inc.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max.in1","op_hcompute_hw_output_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux.in1","op_hcompute_hw_output_stencil_port_controller$d_0_next_value.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$clrMux.in1","op_hcompute_hw_output_stencil_port_controller$d_0_reg$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$clrMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_0_reg$clrMux.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value.sel","op_hcompute_hw_output_stencil_port_controller$d_1_am__U225$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max.sel","op_hcompute_hw_output_stencil_port_controller$d_1_at_max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_inc.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max.in0","op_hcompute_hw_output_stencil_port_controller$d_1_inc.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max.in1","op_hcompute_hw_output_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux.in1","op_hcompute_hw_output_stencil_port_controller$d_1_next_value.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$clrMux.in1","op_hcompute_hw_output_stencil_port_controller$d_1_reg$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$clrMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_1_reg$clrMux.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max.sel","op_hcompute_hw_output_stencil_port_controller$d_2_at_max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_inc.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max.in0","op_hcompute_hw_output_stencil_port_controller$d_2_inc.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max.in1","op_hcompute_hw_output_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value.in1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux.in1","op_hcompute_hw_output_stencil_port_controller$d_2_next_value.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value.sel"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$clrMux.in1","op_hcompute_hw_output_stencil_port_controller$d_2_reg$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$clrMux.in0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_2_reg$clrMux.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$const_term_U203.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_0_U197.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_1_U199.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_2_U201.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.in1"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.in1"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$const_term_U171.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_0_U161.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_1_U163.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_2_U165.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_3_U167.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_4_U169.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.in1"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.in1"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.in1"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.in1"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.in1"],
          ["output_glb_stencil$ctrl__U159$d_0_inc.in1","output_glb_stencil$ctrl__U159$_U147.out"],
          ["output_glb_stencil$ctrl__U159$d_1_inc.in1","output_glb_stencil$ctrl__U159$_U1471.out"],
          ["output_glb_stencil$ctrl__U159$d_2_inc.in1","output_glb_stencil$ctrl__U159$_U1472.out"],
          ["output_glb_stencil$ctrl__U159$d_3_inc.in1","output_glb_stencil$ctrl__U159$_U1473.out"],
          ["output_glb_stencil$ctrl__U159$d_4_inc.in1","output_glb_stencil$ctrl__U159$_U1474.out"],
          ["output_glb_stencil$ctrl__U159$cmp_time.in1","output_glb_stencil$ctrl__U159$_U148.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d0__U132.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U142.in0"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d1__U134.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U142.in1"],
          ["output_glb_stencil$ctrl__U159$affine_func$add_all__U143.in0","output_glb_stencil$ctrl__U159$affine_func$add_all__U142.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d2__U136.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U143.in1"],
          ["output_glb_stencil$ctrl__U159$affine_func$add_all__U144.in0","output_glb_stencil$ctrl__U159$affine_func$add_all__U143.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d3__U138.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U144.in1"],
          ["output_glb_stencil$ctrl__U159$affine_func$add_all__U145.in0","output_glb_stencil$ctrl__U159$affine_func$add_all__U144.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d4__U140.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U145.in1"],
          ["output_glb_stencil$ctrl__U159$affine_func$add_all__U146.in0","output_glb_stencil$ctrl__U159$affine_func$add_all__U145.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$const_term_U141.out","output_glb_stencil$ctrl__U159$affine_func$add_all__U146.in1"],
          ["output_glb_stencil$ctrl__U159$time_diff.in0","output_glb_stencil$ctrl__U159$affine_func$add_all__U146.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d0__U132.in0","output_glb_stencil$ctrl__U159$affine_func$coeff_0_U131.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d1__U134.in0","output_glb_stencil$ctrl__U159$affine_func$coeff_1_U133.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d2__U136.in0","output_glb_stencil$ctrl__U159$affine_func$coeff_2_U135.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d3__U138.in0","output_glb_stencil$ctrl__U159$affine_func$coeff_3_U137.out"],
          ["output_glb_stencil$ctrl__U159$affine_func$mul_d4__U140.in0","output_glb_stencil$ctrl__U159$affine_func$coeff_4_U139.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$ctrl__U159$affine_func$mul_d0__U132.in1"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$ctrl__U159$affine_func$mul_d1__U134.in1"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$ctrl__U159$affine_func$mul_d2__U136.in1"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$ctrl__U159$affine_func$mul_d3__U138.in1"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$ctrl__U159$affine_func$mul_d4__U140.in1"],
          ["output_glb_stencil$ctrl__U159$time_diff.out","output_glb_stencil$ctrl__U159$cmp_time.in0"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$enMux.sel","output_glb_stencil$ctrl__U159$cmp_time.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$enMux.sel","output_glb_stencil$ctrl__U159$cmp_time.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$enMux.sel","output_glb_stencil$ctrl__U159$cmp_time.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$enMux.sel","output_glb_stencil$ctrl__U159$cmp_time.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$enMux.sel","output_glb_stencil$ctrl__U159$cmp_time.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$reg0.out","output_glb_stencil$ctrl__U159$cycle_time$add.in0"],
          ["output_glb_stencil$ctrl__U159$cycle_time$inc.out","output_glb_stencil$ctrl__U159$cycle_time$add.in1"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$enMux.in1","output_glb_stencil$ctrl__U159$cycle_time$add.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$ult.in1","output_glb_stencil$ctrl__U159$cycle_time$add.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$and$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$cycle_time$and$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$ult.out","output_glb_stencil$ctrl__U159$cycle_time$and$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U159$true6_lutcnst.bit.out","output_glb_stencil$ctrl__U159$cycle_time$and$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$cycle_time$and$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$clrMux.in1","output_glb_stencil$ctrl__U159$cycle_time$count$c0.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$enMux.out","output_glb_stencil$ctrl__U159$cycle_time$count$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$reg0.in","output_glb_stencil$ctrl__U159$cycle_time$count$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$resetOr$lut$lut.bit.out","output_glb_stencil$ctrl__U159$cycle_time$count$clrMux.sel"],
          ["output_glb_stencil$ctrl__U159$cycle_time$count$reg0.out","output_glb_stencil$ctrl__U159$cycle_time$count$enMux.in0"],
          ["output_glb_stencil$ctrl__U159$true5_lutcnst.bit.out","output_glb_stencil$ctrl__U159$cycle_time$count$enMux.sel"],
          ["output_glb_stencil$ctrl__U159$time_diff.in1","output_glb_stencil$ctrl__U159$cycle_time$count$reg0.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$ult.in0","output_glb_stencil$ctrl__U159$cycle_time$max.out"],
          ["output_glb_stencil$ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U149$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_0_am__U149$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$true1_lutcnst.bit.out","output_glb_stencil$ctrl__U159$d_0_am__U149$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U159$d_1_at_max.out","output_glb_stencil$ctrl__U159$d_0_am__U149$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U150$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_0_am__U149$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U150$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_0_am__U150$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_2_at_max.out","output_glb_stencil$ctrl__U159$d_0_am__U150$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U151$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_0_am__U150$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U151$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_0_am__U151$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_3_at_max.out","output_glb_stencil$ctrl__U159$d_0_am__U151$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U152$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_0_am__U151$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_0_am__U152$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_0_am__U152$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_4_at_max.out","output_glb_stencil$ctrl__U159$d_0_am__U152$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_0_next_value.sel","output_glb_stencil$ctrl__U159$d_0_am__U152$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$ctrl__U159$d_0_at_max.in0"],
          ["output_glb_stencil$ctrl__U159$d_0_max.out","output_glb_stencil$ctrl__U159$d_0_at_max.in1"],
          ["output_glb_stencil$ctrl__U159$d_0_next_value_at_max.sel","output_glb_stencil$ctrl__U159$d_0_at_max.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$ctrl__U159$d_0_inc.in0"],
          ["output_glb_stencil$ctrl__U159$d_0_next_value_at_max.in0","output_glb_stencil$ctrl__U159$d_0_inc.out"],
          ["output_glb_stencil$ctrl__U159$d_0_next_value_at_max.in1","output_glb_stencil$ctrl__U159$d_0_min.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$ctrl__U159$d_0_next_value.in0"],
          ["output_glb_stencil$ctrl__U159$d_0_next_value_at_max.out","output_glb_stencil$ctrl__U159$d_0_next_value.in1"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$enMux.in1","output_glb_stencil$ctrl__U159$d_0_next_value.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$clrMux.in1","output_glb_stencil$ctrl__U159$d_0_reg$c0.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$enMux.out","output_glb_stencil$ctrl__U159$d_0_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.in","output_glb_stencil$ctrl__U159$d_0_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$d_0_reg$reg0.out","output_glb_stencil$ctrl__U159$d_0_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_1_am__U153$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_1_am__U153$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$true2_lutcnst.bit.out","output_glb_stencil$ctrl__U159$d_1_am__U153$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U159$d_2_at_max.out","output_glb_stencil$ctrl__U159$d_1_am__U153$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_1_am__U154$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_1_am__U153$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_1_am__U154$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_1_am__U154$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_3_at_max.out","output_glb_stencil$ctrl__U159$d_1_am__U154$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_1_am__U155$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_1_am__U154$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_1_am__U155$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_1_am__U155$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_4_at_max.out","output_glb_stencil$ctrl__U159$d_1_am__U155$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_1_next_value.sel","output_glb_stencil$ctrl__U159$d_1_am__U155$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$ctrl__U159$d_1_at_max.in0"],
          ["output_glb_stencil$ctrl__U159$d_1_max.out","output_glb_stencil$ctrl__U159$d_1_at_max.in1"],
          ["output_glb_stencil$ctrl__U159$d_1_next_value_at_max.sel","output_glb_stencil$ctrl__U159$d_1_at_max.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$ctrl__U159$d_1_inc.in0"],
          ["output_glb_stencil$ctrl__U159$d_1_next_value_at_max.in0","output_glb_stencil$ctrl__U159$d_1_inc.out"],
          ["output_glb_stencil$ctrl__U159$d_1_next_value_at_max.in1","output_glb_stencil$ctrl__U159$d_1_min.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$ctrl__U159$d_1_next_value.in0"],
          ["output_glb_stencil$ctrl__U159$d_1_next_value_at_max.out","output_glb_stencil$ctrl__U159$d_1_next_value.in1"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$enMux.in1","output_glb_stencil$ctrl__U159$d_1_next_value.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$clrMux.in1","output_glb_stencil$ctrl__U159$d_1_reg$c0.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$enMux.out","output_glb_stencil$ctrl__U159$d_1_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.in","output_glb_stencil$ctrl__U159$d_1_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$d_1_reg$reg0.out","output_glb_stencil$ctrl__U159$d_1_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_2_am__U156$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_2_am__U156$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$true3_lutcnst.bit.out","output_glb_stencil$ctrl__U159$d_2_am__U156$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U159$d_3_at_max.out","output_glb_stencil$ctrl__U159$d_2_am__U156$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_2_am__U157$lut$lut.bit.in.0","output_glb_stencil$ctrl__U159$d_2_am__U156$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_2_am__U157$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_2_am__U157$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_4_at_max.out","output_glb_stencil$ctrl__U159$d_2_am__U157$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_2_next_value.sel","output_glb_stencil$ctrl__U159$d_2_am__U157$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$ctrl__U159$d_2_at_max.in0"],
          ["output_glb_stencil$ctrl__U159$d_2_max.out","output_glb_stencil$ctrl__U159$d_2_at_max.in1"],
          ["output_glb_stencil$ctrl__U159$d_2_next_value_at_max.sel","output_glb_stencil$ctrl__U159$d_2_at_max.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$ctrl__U159$d_2_inc.in0"],
          ["output_glb_stencil$ctrl__U159$d_2_next_value_at_max.in0","output_glb_stencil$ctrl__U159$d_2_inc.out"],
          ["output_glb_stencil$ctrl__U159$d_2_next_value_at_max.in1","output_glb_stencil$ctrl__U159$d_2_min.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$ctrl__U159$d_2_next_value.in0"],
          ["output_glb_stencil$ctrl__U159$d_2_next_value_at_max.out","output_glb_stencil$ctrl__U159$d_2_next_value.in1"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$enMux.in1","output_glb_stencil$ctrl__U159$d_2_next_value.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$clrMux.in1","output_glb_stencil$ctrl__U159$d_2_reg$c0.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$enMux.out","output_glb_stencil$ctrl__U159$d_2_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.in","output_glb_stencil$ctrl__U159$d_2_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$d_2_reg$reg0.out","output_glb_stencil$ctrl__U159$d_2_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_3_am__U158$lut$lut.bit.in.2","output_glb_stencil$ctrl__U159$d_3_am__U158$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U159$true4_lutcnst.bit.out","output_glb_stencil$ctrl__U159$d_3_am__U158$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U159$d_4_at_max.out","output_glb_stencil$ctrl__U159$d_3_am__U158$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U159$d_3_next_value.sel","output_glb_stencil$ctrl__U159$d_3_am__U158$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$ctrl__U159$d_3_at_max.in0"],
          ["output_glb_stencil$ctrl__U159$d_3_max.out","output_glb_stencil$ctrl__U159$d_3_at_max.in1"],
          ["output_glb_stencil$ctrl__U159$d_3_next_value_at_max.sel","output_glb_stencil$ctrl__U159$d_3_at_max.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$ctrl__U159$d_3_inc.in0"],
          ["output_glb_stencil$ctrl__U159$d_3_next_value_at_max.in0","output_glb_stencil$ctrl__U159$d_3_inc.out"],
          ["output_glb_stencil$ctrl__U159$d_3_next_value_at_max.in1","output_glb_stencil$ctrl__U159$d_3_min.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$ctrl__U159$d_3_next_value.in0"],
          ["output_glb_stencil$ctrl__U159$d_3_next_value_at_max.out","output_glb_stencil$ctrl__U159$d_3_next_value.in1"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$enMux.in1","output_glb_stencil$ctrl__U159$d_3_next_value.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$clrMux.in1","output_glb_stencil$ctrl__U159$d_3_reg$c0.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$enMux.out","output_glb_stencil$ctrl__U159$d_3_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.in","output_glb_stencil$ctrl__U159$d_3_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$d_3_reg$reg0.out","output_glb_stencil$ctrl__U159$d_3_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$ctrl__U159$d_4_at_max.in0"],
          ["output_glb_stencil$ctrl__U159$d_4_max.out","output_glb_stencil$ctrl__U159$d_4_at_max.in1"],
          ["output_glb_stencil$ctrl__U159$d_4_next_value_at_max.sel","output_glb_stencil$ctrl__U159$d_4_at_max.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$ctrl__U159$d_4_inc.in0"],
          ["output_glb_stencil$ctrl__U159$d_4_next_value_at_max.in0","output_glb_stencil$ctrl__U159$d_4_inc.out"],
          ["output_glb_stencil$ctrl__U159$d_4_next_value_at_max.in1","output_glb_stencil$ctrl__U159$d_4_min.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$ctrl__U159$d_4_next_value.in0"],
          ["output_glb_stencil$ctrl__U159$d_4_next_value_at_max.out","output_glb_stencil$ctrl__U159$d_4_next_value.in1"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$enMux.in1","output_glb_stencil$ctrl__U159$d_4_next_value.out"],
          ["output_glb_stencil$ctrl__U159$true_lutcnst.bit.out","output_glb_stencil$ctrl__U159$d_4_next_value.sel"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$clrMux.in1","output_glb_stencil$ctrl__U159$d_4_reg$c0.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$enMux.out","output_glb_stencil$ctrl__U159$d_4_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.in","output_glb_stencil$ctrl__U159$d_4_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U159$d_4_reg$reg0.out","output_glb_stencil$ctrl__U159$d_4_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_inc.in1","output_glb_stencil$ctrl__U195$_U190.out"],
          ["output_glb_stencil$ctrl__U195$d_1_inc.in1","output_glb_stencil$ctrl__U195$_U1901.out"],
          ["output_glb_stencil$ctrl__U195$d_2_inc.in1","output_glb_stencil$ctrl__U195$_U1902.out"],
          ["output_glb_stencil$ctrl__U195$cmp_time.in1","output_glb_stencil$ctrl__U195$_U191.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d0__U181.out","output_glb_stencil$ctrl__U195$affine_func$add_all__U187.in0"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d1__U183.out","output_glb_stencil$ctrl__U195$affine_func$add_all__U187.in1"],
          ["output_glb_stencil$ctrl__U195$affine_func$add_all__U188.in0","output_glb_stencil$ctrl__U195$affine_func$add_all__U187.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d2__U185.out","output_glb_stencil$ctrl__U195$affine_func$add_all__U188.in1"],
          ["output_glb_stencil$ctrl__U195$affine_func$add_all__U189.in0","output_glb_stencil$ctrl__U195$affine_func$add_all__U188.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$const_term_U186.out","output_glb_stencil$ctrl__U195$affine_func$add_all__U189.in1"],
          ["output_glb_stencil$ctrl__U195$time_diff.in0","output_glb_stencil$ctrl__U195$affine_func$add_all__U189.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d0__U181.in0","output_glb_stencil$ctrl__U195$affine_func$coeff_0_U180.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d1__U183.in0","output_glb_stencil$ctrl__U195$affine_func$coeff_1_U182.out"],
          ["output_glb_stencil$ctrl__U195$affine_func$mul_d2__U185.in0","output_glb_stencil$ctrl__U195$affine_func$coeff_2_U184.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$ctrl__U195$affine_func$mul_d0__U181.in1"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$ctrl__U195$affine_func$mul_d1__U183.in1"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$ctrl__U195$affine_func$mul_d2__U185.in1"],
          ["output_glb_stencil$ctrl__U195$time_diff.out","output_glb_stencil$ctrl__U195$cmp_time.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$enMux.sel","output_glb_stencil$ctrl__U195$cmp_time.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$enMux.sel","output_glb_stencil$ctrl__U195$cmp_time.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$enMux.sel","output_glb_stencil$ctrl__U195$cmp_time.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$reg0.out","output_glb_stencil$ctrl__U195$cycle_time$add.in0"],
          ["output_glb_stencil$ctrl__U195$cycle_time$inc.out","output_glb_stencil$ctrl__U195$cycle_time$add.in1"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$enMux.in1","output_glb_stencil$ctrl__U195$cycle_time$add.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$ult.in1","output_glb_stencil$ctrl__U195$cycle_time$add.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$and$lut$lut.bit.in.2","output_glb_stencil$ctrl__U195$cycle_time$and$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$ult.out","output_glb_stencil$ctrl__U195$cycle_time$and$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U195$true4_lutcnst.bit.out","output_glb_stencil$ctrl__U195$cycle_time$and$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.0","output_glb_stencil$ctrl__U195$cycle_time$and$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$clrMux.in1","output_glb_stencil$ctrl__U195$cycle_time$count$c0.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$enMux.out","output_glb_stencil$ctrl__U195$cycle_time$count$clrMux.in0"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$reg0.in","output_glb_stencil$ctrl__U195$cycle_time$count$clrMux.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$resetOr$lut$lut.bit.out","output_glb_stencil$ctrl__U195$cycle_time$count$clrMux.sel"],
          ["output_glb_stencil$ctrl__U195$cycle_time$count$reg0.out","output_glb_stencil$ctrl__U195$cycle_time$count$enMux.in0"],
          ["output_glb_stencil$ctrl__U195$true3_lutcnst.bit.out","output_glb_stencil$ctrl__U195$cycle_time$count$enMux.sel"],
          ["output_glb_stencil$ctrl__U195$time_diff.in1","output_glb_stencil$ctrl__U195$cycle_time$count$reg0.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$ult.in0","output_glb_stencil$ctrl__U195$cycle_time$max.out"],
          ["output_glb_stencil$ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.2","output_glb_stencil$ctrl__U195$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U195$d_0_am__U192$lut$lut.bit.in.2","output_glb_stencil$ctrl__U195$d_0_am__U192$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U195$true1_lutcnst.bit.out","output_glb_stencil$ctrl__U195$d_0_am__U192$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U195$d_1_at_max.out","output_glb_stencil$ctrl__U195$d_0_am__U192$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U195$d_0_am__U193$lut$lut.bit.in.0","output_glb_stencil$ctrl__U195$d_0_am__U192$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U195$d_0_am__U193$lut$lut.bit.in.2","output_glb_stencil$ctrl__U195$d_0_am__U193$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U195$d_2_at_max.out","output_glb_stencil$ctrl__U195$d_0_am__U193$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U195$d_0_next_value.sel","output_glb_stencil$ctrl__U195$d_0_am__U193$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$ctrl__U195$d_0_at_max.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_max.out","output_glb_stencil$ctrl__U195$d_0_at_max.in1"],
          ["output_glb_stencil$ctrl__U195$d_0_next_value_at_max.sel","output_glb_stencil$ctrl__U195$d_0_at_max.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$ctrl__U195$d_0_inc.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_next_value_at_max.in0","output_glb_stencil$ctrl__U195$d_0_inc.out"],
          ["output_glb_stencil$ctrl__U195$d_0_next_value_at_max.in1","output_glb_stencil$ctrl__U195$d_0_min.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$ctrl__U195$d_0_next_value.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_next_value_at_max.out","output_glb_stencil$ctrl__U195$d_0_next_value.in1"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$enMux.in1","output_glb_stencil$ctrl__U195$d_0_next_value.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$clrMux.in1","output_glb_stencil$ctrl__U195$d_0_reg$c0.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$enMux.out","output_glb_stencil$ctrl__U195$d_0_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.in","output_glb_stencil$ctrl__U195$d_0_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U195$d_0_reg$reg0.out","output_glb_stencil$ctrl__U195$d_0_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_1_am__U194$lut$lut.bit.in.2","output_glb_stencil$ctrl__U195$d_1_am__U194$c0_lutcnst.bit.out"],
          ["output_glb_stencil$ctrl__U195$true2_lutcnst.bit.out","output_glb_stencil$ctrl__U195$d_1_am__U194$lut$lut.bit.in.0"],
          ["output_glb_stencil$ctrl__U195$d_2_at_max.out","output_glb_stencil$ctrl__U195$d_1_am__U194$lut$lut.bit.in.1"],
          ["output_glb_stencil$ctrl__U195$d_1_next_value.sel","output_glb_stencil$ctrl__U195$d_1_am__U194$lut$lut.bit.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$ctrl__U195$d_1_at_max.in0"],
          ["output_glb_stencil$ctrl__U195$d_1_max.out","output_glb_stencil$ctrl__U195$d_1_at_max.in1"],
          ["output_glb_stencil$ctrl__U195$d_1_next_value_at_max.sel","output_glb_stencil$ctrl__U195$d_1_at_max.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$ctrl__U195$d_1_inc.in0"],
          ["output_glb_stencil$ctrl__U195$d_1_next_value_at_max.in0","output_glb_stencil$ctrl__U195$d_1_inc.out"],
          ["output_glb_stencil$ctrl__U195$d_1_next_value_at_max.in1","output_glb_stencil$ctrl__U195$d_1_min.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$ctrl__U195$d_1_next_value.in0"],
          ["output_glb_stencil$ctrl__U195$d_1_next_value_at_max.out","output_glb_stencil$ctrl__U195$d_1_next_value.in1"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$enMux.in1","output_glb_stencil$ctrl__U195$d_1_next_value.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$clrMux.in1","output_glb_stencil$ctrl__U195$d_1_reg$c0.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$enMux.out","output_glb_stencil$ctrl__U195$d_1_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.in","output_glb_stencil$ctrl__U195$d_1_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U195$d_1_reg$reg0.out","output_glb_stencil$ctrl__U195$d_1_reg$enMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$ctrl__U195$d_2_at_max.in0"],
          ["output_glb_stencil$ctrl__U195$d_2_max.out","output_glb_stencil$ctrl__U195$d_2_at_max.in1"],
          ["output_glb_stencil$ctrl__U195$d_2_next_value_at_max.sel","output_glb_stencil$ctrl__U195$d_2_at_max.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$ctrl__U195$d_2_inc.in0"],
          ["output_glb_stencil$ctrl__U195$d_2_next_value_at_max.in0","output_glb_stencil$ctrl__U195$d_2_inc.out"],
          ["output_glb_stencil$ctrl__U195$d_2_next_value_at_max.in1","output_glb_stencil$ctrl__U195$d_2_min.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$ctrl__U195$d_2_next_value.in0"],
          ["output_glb_stencil$ctrl__U195$d_2_next_value_at_max.out","output_glb_stencil$ctrl__U195$d_2_next_value.in1"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$enMux.in1","output_glb_stencil$ctrl__U195$d_2_next_value.out"],
          ["output_glb_stencil$ctrl__U195$true_lutcnst.bit.out","output_glb_stencil$ctrl__U195$d_2_next_value.sel"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$clrMux.in1","output_glb_stencil$ctrl__U195$d_2_reg$c0.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$enMux.out","output_glb_stencil$ctrl__U195$d_2_reg$clrMux.in0"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.in","output_glb_stencil$ctrl__U195$d_2_reg$clrMux.out"],
          ["output_glb_stencil$ctrl__U195$d_2_reg$reg0.out","output_glb_stencil$ctrl__U195$d_2_reg$enMux.in0"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__338.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_361_362$binop.data.in.0"],
          ["add_hw_input_stencil_2_360_361$binop.data.out","add_conv_stencil_1_361_362$binop.data.in.1"],
          ["add_hw_input_stencil_1_362_363$binop.data.in.1","add_conv_stencil_1_361_362$binop.data.out"],
          ["self.in1_hw_input_stencil.0","add_hw_input_stencil_1_362_363$binop.data.in.0"],
          ["self.out_conv_stencil","add_hw_input_stencil_1_362_363$binop.data.out"],
          ["self.in1_hw_input_stencil.1","add_hw_input_stencil_2_360_361$binop.data.in.0"],
          ["add_hw_input_stencil_3_359_360$binop.data.out","add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["self.in1_hw_input_stencil.2","add_hw_input_stencil_3_359_360$binop.data.in.0"],
          ["add_hw_input_stencil_4_358_359$binop.data.out","add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["self.in1_hw_input_stencil.3","add_hw_input_stencil_4_358_359$binop.data.in.0"],
          ["add_hw_input_stencil_5_357_358$binop.data.out","add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["self.in1_hw_input_stencil.4","add_hw_input_stencil_5_357_358$binop.data.in.0"],
          ["add_hw_input_stencil_6_356_357$binop.data.out","add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["self.in1_hw_input_stencil.5","add_hw_input_stencil_6_356_357$binop.data.in.0"],
          ["add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["self.in1_hw_input_stencil.6","add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0"],
          ["self.in1_hw_input_stencil.7","add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_gb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_output_gb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U20":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U26":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[-1],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2302],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2304],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_1_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2301],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2303],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_2_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[1],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2300],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2302],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_3_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[2],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2299],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2301],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_4_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[3],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2298],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2300],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_5_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[4],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2297],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2299],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_6_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[5],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2296],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2298],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_7_cgpl_ctrl_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[6],"cycle_stride":[2816,11264],"dimensionality":2,"extent":[4,4]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,128],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,128],"dimensionality":2,"extent":[16,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[2295],"cycle_stride":[4,16],"dimensionality":2,"extent":[4,16],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[2297],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.0"],
          ["ub_hw_input_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.1"],
          ["ub_hw_input_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.2"],
          ["ub_hw_input_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.3"],
          ["ub_hw_input_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.4"],
          ["ub_hw_input_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.5"],
          ["ub_hw_input_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.6"],
          ["ub_hw_input_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.7"],
          ["ub_hw_input_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.flush","self.reset"],
          ["ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_0_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_0_garnet.flush","ub_hw_input_stencil_BANK_0_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_0_garnet.clk_en","ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_1_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_1_garnet.flush","ub_hw_input_stencil_BANK_1_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_1_garnet.clk_en","ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_2_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_2_garnet.flush","ub_hw_input_stencil_BANK_2_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_2_garnet.clk_en","ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_3_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_3_garnet.flush","ub_hw_input_stencil_BANK_3_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_3_garnet.clk_en","ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_4_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_4_garnet.flush","ub_hw_input_stencil_BANK_4_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_4_garnet.clk_en","ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_5_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_5_garnet.flush","ub_hw_input_stencil_BANK_5_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_5_garnet.clk_en","ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_6_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_6_garnet.flush","ub_hw_input_stencil_BANK_6_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_6_garnet.clk_en","ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.clk_en","ub_hw_input_stencil_BANK_7_cgpl_ctrl_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_7_garnet.flush","ub_hw_input_stencil_BANK_7_cgpl_ctrl_garnet.stencil_valid"],
          ["ub_hw_input_stencil_BANK_7_garnet.clk_en","ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_gb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_gb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_0_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_1_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_2_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_3_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_4_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_5_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_0_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_1_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_2_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_3_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$const_term_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "chain_en_const_U127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U105$_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$affine_func$add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$coeff_0_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$affine_func$coeff_1_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "ctrl__U105$affine_func$coeff_2_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "ctrl__U105$affine_func$coeff_3_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "ctrl__U105$affine_func$coeff_4_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "ctrl__U105$affine_func$coeff_5_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$affine_func$const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007fff"]}
          },
          "ctrl__U105$affine_func$mul_d0__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$mul_d1__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$mul_d2__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$mul_d3__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$mul_d4__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$affine_func$mul_d5__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U105$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "ctrl__U105$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "ctrl__U105$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_am__U90$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_0_am__U90$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_0_am__U91$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_0_am__U91$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_0_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_0_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_0_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_0_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_0_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_0_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_1_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_1_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_1_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_1_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_1_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_1_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_1_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_1_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "ctrl__U105$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_2_am__U100$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_2_am__U100$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_2_am__U101$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_2_am__U101$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_2_am__U99$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_2_am__U99$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "ctrl__U105$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_3_am__U102$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_3_am__U102$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_3_am__U103$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_3_am__U103$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "ctrl__U105$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_4_am__U104$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U105$d_4_am__U104$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U105$d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "ctrl__U105$d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "ctrl__U105$d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U105$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U105$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U105$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$affine_func$add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$coeff_0_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$affine_func$coeff_1_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "ctrl__U51$affine_func$coeff_2_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "ctrl__U51$affine_func$coeff_3_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$affine_func$const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$affine_func$mul_d0__U31":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$mul_d1__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$mul_d2__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$affine_func$mul_d3__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U51$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "ctrl__U51$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "ctrl__U51$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_am__U45$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_0_am__U45$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_0_am__U46$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_0_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_0_am__U47$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_0_am__U47$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_1_am__U48$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_1_am__U48$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_1_am__U49$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_1_am__U49$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "ctrl__U51$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_2_am__U50$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U51$d_2_am__U50$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U51$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "ctrl__U51$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "ctrl__U51$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U51$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U51$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U51$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U120.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U121.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U122.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U123.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U124.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$const_term_U119.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$add_all__U125.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_0_U107.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_1_U109.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_2_U111.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_3_U113.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_4_U115.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$coeff_5_U117.out"],
          ["ctrl__U105$d_0_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d0__U108.in1"],
          ["ctrl__U105$d_1_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d1__U110.in1"],
          ["ctrl__U105$d_2_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d2__U112.in1"],
          ["ctrl__U105$d_3_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d3__U114.in1"],
          ["ctrl__U105$d_4_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d4__U116.in1"],
          ["ctrl__U105$d_5_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U126$mul_d5__U118.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U62.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U63.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U64.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$const_term_U61.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$add_all__U65.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_0_U53.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_1_U55.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_2_U57.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$coeff_3_U59.out"],
          ["ctrl__U51$d_0_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d0__U54.in1"],
          ["ctrl__U51$d_1_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d1__U56.in1"],
          ["ctrl__U51$d_2_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d2__U58.in1"],
          ["ctrl__U51$d_3_reg$reg0.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U66$mul_d3__U60.in1"],
          ["ctrl__U105$d_0_inc.in1","ctrl__U105$_U88.out"],
          ["ctrl__U105$d_1_inc.in1","ctrl__U105$_U881.out"],
          ["ctrl__U105$d_2_inc.in1","ctrl__U105$_U882.out"],
          ["ctrl__U105$d_3_inc.in1","ctrl__U105$_U883.out"],
          ["ctrl__U105$d_4_inc.in1","ctrl__U105$_U884.out"],
          ["ctrl__U105$d_5_inc.in1","ctrl__U105$_U885.out"],
          ["ctrl__U105$cmp_time.in1","ctrl__U105$_U89.out"],
          ["ctrl__U105$affine_func$mul_d0__U70.out","ctrl__U105$affine_func$add_all__U82.in0"],
          ["ctrl__U105$affine_func$mul_d1__U72.out","ctrl__U105$affine_func$add_all__U82.in1"],
          ["ctrl__U105$affine_func$add_all__U83.in0","ctrl__U105$affine_func$add_all__U82.out"],
          ["ctrl__U105$affine_func$mul_d2__U74.out","ctrl__U105$affine_func$add_all__U83.in1"],
          ["ctrl__U105$affine_func$add_all__U84.in0","ctrl__U105$affine_func$add_all__U83.out"],
          ["ctrl__U105$affine_func$mul_d3__U76.out","ctrl__U105$affine_func$add_all__U84.in1"],
          ["ctrl__U105$affine_func$add_all__U85.in0","ctrl__U105$affine_func$add_all__U84.out"],
          ["ctrl__U105$affine_func$mul_d4__U78.out","ctrl__U105$affine_func$add_all__U85.in1"],
          ["ctrl__U105$affine_func$add_all__U86.in0","ctrl__U105$affine_func$add_all__U85.out"],
          ["ctrl__U105$affine_func$mul_d5__U80.out","ctrl__U105$affine_func$add_all__U86.in1"],
          ["ctrl__U105$affine_func$add_all__U87.in0","ctrl__U105$affine_func$add_all__U86.out"],
          ["ctrl__U105$affine_func$const_term_U81.out","ctrl__U105$affine_func$add_all__U87.in1"],
          ["ctrl__U105$time_diff.in0","ctrl__U105$affine_func$add_all__U87.out"],
          ["ctrl__U105$affine_func$mul_d0__U70.in0","ctrl__U105$affine_func$coeff_0_U69.out"],
          ["ctrl__U105$affine_func$mul_d1__U72.in0","ctrl__U105$affine_func$coeff_1_U71.out"],
          ["ctrl__U105$affine_func$mul_d2__U74.in0","ctrl__U105$affine_func$coeff_2_U73.out"],
          ["ctrl__U105$affine_func$mul_d3__U76.in0","ctrl__U105$affine_func$coeff_3_U75.out"],
          ["ctrl__U105$affine_func$mul_d4__U78.in0","ctrl__U105$affine_func$coeff_4_U77.out"],
          ["ctrl__U105$affine_func$mul_d5__U80.in0","ctrl__U105$affine_func$coeff_5_U79.out"],
          ["ctrl__U105$d_0_reg$reg0.out","ctrl__U105$affine_func$mul_d0__U70.in1"],
          ["ctrl__U105$d_1_reg$reg0.out","ctrl__U105$affine_func$mul_d1__U72.in1"],
          ["ctrl__U105$d_2_reg$reg0.out","ctrl__U105$affine_func$mul_d2__U74.in1"],
          ["ctrl__U105$d_3_reg$reg0.out","ctrl__U105$affine_func$mul_d3__U76.in1"],
          ["ctrl__U105$d_4_reg$reg0.out","ctrl__U105$affine_func$mul_d4__U78.in1"],
          ["ctrl__U105$d_5_reg$reg0.out","ctrl__U105$affine_func$mul_d5__U80.in1"],
          ["ctrl__U105$time_diff.out","ctrl__U105$cmp_time.in0"],
          ["ctrl__U105$d_0_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$d_1_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$d_2_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$d_3_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$d_4_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$d_5_reg$enMux.sel","ctrl__U105$cmp_time.out"],
          ["ctrl__U105$cycle_time$count$reg0.out","ctrl__U105$cycle_time$add.in0"],
          ["ctrl__U105$cycle_time$inc.out","ctrl__U105$cycle_time$add.in1"],
          ["ctrl__U105$cycle_time$count$enMux.in1","ctrl__U105$cycle_time$add.out"],
          ["ctrl__U105$cycle_time$ult.in1","ctrl__U105$cycle_time$add.out"],
          ["ctrl__U105$cycle_time$and$lut$lut.bit.in.2","ctrl__U105$cycle_time$and$c0_lutcnst.bit.out"],
          ["ctrl__U105$cycle_time$ult.out","ctrl__U105$cycle_time$and$lut$lut.bit.in.0"],
          ["ctrl__U105$true7_lutcnst.bit.out","ctrl__U105$cycle_time$and$lut$lut.bit.in.1"],
          ["ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.0","ctrl__U105$cycle_time$and$lut$lut.bit.out"],
          ["ctrl__U105$cycle_time$count$clrMux.in1","ctrl__U105$cycle_time$count$c0.out"],
          ["ctrl__U105$cycle_time$count$enMux.out","ctrl__U105$cycle_time$count$clrMux.in0"],
          ["ctrl__U105$cycle_time$count$reg0.in","ctrl__U105$cycle_time$count$clrMux.out"],
          ["ctrl__U105$cycle_time$resetOr$lut$lut.bit.out","ctrl__U105$cycle_time$count$clrMux.sel"],
          ["ctrl__U105$cycle_time$count$reg0.out","ctrl__U105$cycle_time$count$enMux.in0"],
          ["ctrl__U105$true6_lutcnst.bit.out","ctrl__U105$cycle_time$count$enMux.sel"],
          ["ctrl__U105$time_diff.in1","ctrl__U105$cycle_time$count$reg0.out"],
          ["ctrl__U105$cycle_time$ult.in0","ctrl__U105$cycle_time$max.out"],
          ["ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.2","ctrl__U105$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.reset","ctrl__U105$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_am__U90$lut$lut.bit.in.2","ctrl__U105$d_0_am__U90$c0_lutcnst.bit.out"],
          ["ctrl__U105$true1_lutcnst.bit.out","ctrl__U105$d_0_am__U90$lut$lut.bit.in.0"],
          ["ctrl__U105$d_1_at_max.out","ctrl__U105$d_0_am__U90$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_am__U91$lut$lut.bit.in.0","ctrl__U105$d_0_am__U90$lut$lut.bit.out"],
          ["ctrl__U105$d_0_am__U91$lut$lut.bit.in.2","ctrl__U105$d_0_am__U91$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_2_at_max.out","ctrl__U105$d_0_am__U91$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_am__U92$lut$lut.bit.in.0","ctrl__U105$d_0_am__U91$lut$lut.bit.out"],
          ["ctrl__U105$d_0_am__U92$lut$lut.bit.in.2","ctrl__U105$d_0_am__U92$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_3_at_max.out","ctrl__U105$d_0_am__U92$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_am__U93$lut$lut.bit.in.0","ctrl__U105$d_0_am__U92$lut$lut.bit.out"],
          ["ctrl__U105$d_0_am__U93$lut$lut.bit.in.2","ctrl__U105$d_0_am__U93$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_4_at_max.out","ctrl__U105$d_0_am__U93$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_am__U94$lut$lut.bit.in.0","ctrl__U105$d_0_am__U93$lut$lut.bit.out"],
          ["ctrl__U105$d_0_am__U94$lut$lut.bit.in.2","ctrl__U105$d_0_am__U94$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_5_at_max.out","ctrl__U105$d_0_am__U94$lut$lut.bit.in.1"],
          ["ctrl__U105$d_0_next_value.sel","ctrl__U105$d_0_am__U94$lut$lut.bit.out"],
          ["ctrl__U105$d_0_reg$reg0.out","ctrl__U105$d_0_at_max.in0"],
          ["ctrl__U105$d_0_max.out","ctrl__U105$d_0_at_max.in1"],
          ["ctrl__U105$d_0_next_value_at_max.sel","ctrl__U105$d_0_at_max.out"],
          ["ctrl__U105$d_0_reg$reg0.out","ctrl__U105$d_0_inc.in0"],
          ["ctrl__U105$d_0_next_value_at_max.in0","ctrl__U105$d_0_inc.out"],
          ["ctrl__U105$d_0_next_value_at_max.in1","ctrl__U105$d_0_min.out"],
          ["ctrl__U105$d_0_reg$reg0.out","ctrl__U105$d_0_next_value.in0"],
          ["ctrl__U105$d_0_next_value_at_max.out","ctrl__U105$d_0_next_value.in1"],
          ["ctrl__U105$d_0_reg$enMux.in1","ctrl__U105$d_0_next_value.out"],
          ["ctrl__U105$d_0_reg$clrMux.in1","ctrl__U105$d_0_reg$c0.out"],
          ["ctrl__U105$d_0_reg$enMux.out","ctrl__U105$d_0_reg$clrMux.in0"],
          ["ctrl__U105$d_0_reg$reg0.in","ctrl__U105$d_0_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_0_reg$clrMux.sel"],
          ["ctrl__U105$d_0_reg$reg0.out","ctrl__U105$d_0_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_0_reg$reg0.clk"],
          ["ctrl__U105$d_1_am__U95$lut$lut.bit.in.2","ctrl__U105$d_1_am__U95$c0_lutcnst.bit.out"],
          ["ctrl__U105$true2_lutcnst.bit.out","ctrl__U105$d_1_am__U95$lut$lut.bit.in.0"],
          ["ctrl__U105$d_2_at_max.out","ctrl__U105$d_1_am__U95$lut$lut.bit.in.1"],
          ["ctrl__U105$d_1_am__U96$lut$lut.bit.in.0","ctrl__U105$d_1_am__U95$lut$lut.bit.out"],
          ["ctrl__U105$d_1_am__U96$lut$lut.bit.in.2","ctrl__U105$d_1_am__U96$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_3_at_max.out","ctrl__U105$d_1_am__U96$lut$lut.bit.in.1"],
          ["ctrl__U105$d_1_am__U97$lut$lut.bit.in.0","ctrl__U105$d_1_am__U96$lut$lut.bit.out"],
          ["ctrl__U105$d_1_am__U97$lut$lut.bit.in.2","ctrl__U105$d_1_am__U97$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_4_at_max.out","ctrl__U105$d_1_am__U97$lut$lut.bit.in.1"],
          ["ctrl__U105$d_1_am__U98$lut$lut.bit.in.0","ctrl__U105$d_1_am__U97$lut$lut.bit.out"],
          ["ctrl__U105$d_1_am__U98$lut$lut.bit.in.2","ctrl__U105$d_1_am__U98$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_5_at_max.out","ctrl__U105$d_1_am__U98$lut$lut.bit.in.1"],
          ["ctrl__U105$d_1_next_value.sel","ctrl__U105$d_1_am__U98$lut$lut.bit.out"],
          ["ctrl__U105$d_1_reg$reg0.out","ctrl__U105$d_1_at_max.in0"],
          ["ctrl__U105$d_1_max.out","ctrl__U105$d_1_at_max.in1"],
          ["ctrl__U105$d_1_next_value_at_max.sel","ctrl__U105$d_1_at_max.out"],
          ["ctrl__U105$d_1_reg$reg0.out","ctrl__U105$d_1_inc.in0"],
          ["ctrl__U105$d_1_next_value_at_max.in0","ctrl__U105$d_1_inc.out"],
          ["ctrl__U105$d_1_next_value_at_max.in1","ctrl__U105$d_1_min.out"],
          ["ctrl__U105$d_1_reg$reg0.out","ctrl__U105$d_1_next_value.in0"],
          ["ctrl__U105$d_1_next_value_at_max.out","ctrl__U105$d_1_next_value.in1"],
          ["ctrl__U105$d_1_reg$enMux.in1","ctrl__U105$d_1_next_value.out"],
          ["ctrl__U105$d_1_reg$clrMux.in1","ctrl__U105$d_1_reg$c0.out"],
          ["ctrl__U105$d_1_reg$enMux.out","ctrl__U105$d_1_reg$clrMux.in0"],
          ["ctrl__U105$d_1_reg$reg0.in","ctrl__U105$d_1_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_1_reg$clrMux.sel"],
          ["ctrl__U105$d_1_reg$reg0.out","ctrl__U105$d_1_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_1_reg$reg0.clk"],
          ["ctrl__U105$d_2_am__U100$lut$lut.bit.in.2","ctrl__U105$d_2_am__U100$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_2_am__U99$lut$lut.bit.out","ctrl__U105$d_2_am__U100$lut$lut.bit.in.0"],
          ["ctrl__U105$d_4_at_max.out","ctrl__U105$d_2_am__U100$lut$lut.bit.in.1"],
          ["ctrl__U105$d_2_am__U101$lut$lut.bit.in.0","ctrl__U105$d_2_am__U100$lut$lut.bit.out"],
          ["ctrl__U105$d_2_am__U101$lut$lut.bit.in.2","ctrl__U105$d_2_am__U101$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_5_at_max.out","ctrl__U105$d_2_am__U101$lut$lut.bit.in.1"],
          ["ctrl__U105$d_2_next_value.sel","ctrl__U105$d_2_am__U101$lut$lut.bit.out"],
          ["ctrl__U105$d_2_am__U99$lut$lut.bit.in.2","ctrl__U105$d_2_am__U99$c0_lutcnst.bit.out"],
          ["ctrl__U105$true3_lutcnst.bit.out","ctrl__U105$d_2_am__U99$lut$lut.bit.in.0"],
          ["ctrl__U105$d_3_at_max.out","ctrl__U105$d_2_am__U99$lut$lut.bit.in.1"],
          ["ctrl__U105$d_2_reg$reg0.out","ctrl__U105$d_2_at_max.in0"],
          ["ctrl__U105$d_2_max.out","ctrl__U105$d_2_at_max.in1"],
          ["ctrl__U105$d_2_next_value_at_max.sel","ctrl__U105$d_2_at_max.out"],
          ["ctrl__U105$d_2_reg$reg0.out","ctrl__U105$d_2_inc.in0"],
          ["ctrl__U105$d_2_next_value_at_max.in0","ctrl__U105$d_2_inc.out"],
          ["ctrl__U105$d_2_next_value_at_max.in1","ctrl__U105$d_2_min.out"],
          ["ctrl__U105$d_2_reg$reg0.out","ctrl__U105$d_2_next_value.in0"],
          ["ctrl__U105$d_2_next_value_at_max.out","ctrl__U105$d_2_next_value.in1"],
          ["ctrl__U105$d_2_reg$enMux.in1","ctrl__U105$d_2_next_value.out"],
          ["ctrl__U105$d_2_reg$clrMux.in1","ctrl__U105$d_2_reg$c0.out"],
          ["ctrl__U105$d_2_reg$enMux.out","ctrl__U105$d_2_reg$clrMux.in0"],
          ["ctrl__U105$d_2_reg$reg0.in","ctrl__U105$d_2_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_2_reg$clrMux.sel"],
          ["ctrl__U105$d_2_reg$reg0.out","ctrl__U105$d_2_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_2_reg$reg0.clk"],
          ["ctrl__U105$d_3_am__U102$lut$lut.bit.in.2","ctrl__U105$d_3_am__U102$c0_lutcnst.bit.out"],
          ["ctrl__U105$true4_lutcnst.bit.out","ctrl__U105$d_3_am__U102$lut$lut.bit.in.0"],
          ["ctrl__U105$d_4_at_max.out","ctrl__U105$d_3_am__U102$lut$lut.bit.in.1"],
          ["ctrl__U105$d_3_am__U103$lut$lut.bit.in.0","ctrl__U105$d_3_am__U102$lut$lut.bit.out"],
          ["ctrl__U105$d_3_am__U103$lut$lut.bit.in.2","ctrl__U105$d_3_am__U103$c0_lutcnst.bit.out"],
          ["ctrl__U105$d_5_at_max.out","ctrl__U105$d_3_am__U103$lut$lut.bit.in.1"],
          ["ctrl__U105$d_3_next_value.sel","ctrl__U105$d_3_am__U103$lut$lut.bit.out"],
          ["ctrl__U105$d_3_reg$reg0.out","ctrl__U105$d_3_at_max.in0"],
          ["ctrl__U105$d_3_max.out","ctrl__U105$d_3_at_max.in1"],
          ["ctrl__U105$d_3_next_value_at_max.sel","ctrl__U105$d_3_at_max.out"],
          ["ctrl__U105$d_3_reg$reg0.out","ctrl__U105$d_3_inc.in0"],
          ["ctrl__U105$d_3_next_value_at_max.in0","ctrl__U105$d_3_inc.out"],
          ["ctrl__U105$d_3_next_value_at_max.in1","ctrl__U105$d_3_min.out"],
          ["ctrl__U105$d_3_reg$reg0.out","ctrl__U105$d_3_next_value.in0"],
          ["ctrl__U105$d_3_next_value_at_max.out","ctrl__U105$d_3_next_value.in1"],
          ["ctrl__U105$d_3_reg$enMux.in1","ctrl__U105$d_3_next_value.out"],
          ["ctrl__U105$d_3_reg$clrMux.in1","ctrl__U105$d_3_reg$c0.out"],
          ["ctrl__U105$d_3_reg$enMux.out","ctrl__U105$d_3_reg$clrMux.in0"],
          ["ctrl__U105$d_3_reg$reg0.in","ctrl__U105$d_3_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_3_reg$clrMux.sel"],
          ["ctrl__U105$d_3_reg$reg0.out","ctrl__U105$d_3_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_3_reg$reg0.clk"],
          ["ctrl__U105$d_4_am__U104$lut$lut.bit.in.2","ctrl__U105$d_4_am__U104$c0_lutcnst.bit.out"],
          ["ctrl__U105$true5_lutcnst.bit.out","ctrl__U105$d_4_am__U104$lut$lut.bit.in.0"],
          ["ctrl__U105$d_5_at_max.out","ctrl__U105$d_4_am__U104$lut$lut.bit.in.1"],
          ["ctrl__U105$d_4_next_value.sel","ctrl__U105$d_4_am__U104$lut$lut.bit.out"],
          ["ctrl__U105$d_4_reg$reg0.out","ctrl__U105$d_4_at_max.in0"],
          ["ctrl__U105$d_4_max.out","ctrl__U105$d_4_at_max.in1"],
          ["ctrl__U105$d_4_next_value_at_max.sel","ctrl__U105$d_4_at_max.out"],
          ["ctrl__U105$d_4_reg$reg0.out","ctrl__U105$d_4_inc.in0"],
          ["ctrl__U105$d_4_next_value_at_max.in0","ctrl__U105$d_4_inc.out"],
          ["ctrl__U105$d_4_next_value_at_max.in1","ctrl__U105$d_4_min.out"],
          ["ctrl__U105$d_4_reg$reg0.out","ctrl__U105$d_4_next_value.in0"],
          ["ctrl__U105$d_4_next_value_at_max.out","ctrl__U105$d_4_next_value.in1"],
          ["ctrl__U105$d_4_reg$enMux.in1","ctrl__U105$d_4_next_value.out"],
          ["ctrl__U105$d_4_reg$clrMux.in1","ctrl__U105$d_4_reg$c0.out"],
          ["ctrl__U105$d_4_reg$enMux.out","ctrl__U105$d_4_reg$clrMux.in0"],
          ["ctrl__U105$d_4_reg$reg0.in","ctrl__U105$d_4_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_4_reg$clrMux.sel"],
          ["ctrl__U105$d_4_reg$reg0.out","ctrl__U105$d_4_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_4_reg$reg0.clk"],
          ["ctrl__U105$d_5_reg$reg0.out","ctrl__U105$d_5_at_max.in0"],
          ["ctrl__U105$d_5_max.out","ctrl__U105$d_5_at_max.in1"],
          ["ctrl__U105$d_5_next_value_at_max.sel","ctrl__U105$d_5_at_max.out"],
          ["ctrl__U105$d_5_reg$reg0.out","ctrl__U105$d_5_inc.in0"],
          ["ctrl__U105$d_5_next_value_at_max.in0","ctrl__U105$d_5_inc.out"],
          ["ctrl__U105$d_5_next_value_at_max.in1","ctrl__U105$d_5_min.out"],
          ["ctrl__U105$d_5_reg$reg0.out","ctrl__U105$d_5_next_value.in0"],
          ["ctrl__U105$d_5_next_value_at_max.out","ctrl__U105$d_5_next_value.in1"],
          ["ctrl__U105$d_5_reg$enMux.in1","ctrl__U105$d_5_next_value.out"],
          ["ctrl__U105$true_lutcnst.bit.out","ctrl__U105$d_5_next_value.sel"],
          ["ctrl__U105$d_5_reg$clrMux.in1","ctrl__U105$d_5_reg$c0.out"],
          ["ctrl__U105$d_5_reg$enMux.out","ctrl__U105$d_5_reg$clrMux.in0"],
          ["ctrl__U105$d_5_reg$reg0.in","ctrl__U105$d_5_reg$clrMux.out"],
          ["self.reset","ctrl__U105$d_5_reg$clrMux.sel"],
          ["ctrl__U105$d_5_reg$reg0.out","ctrl__U105$d_5_reg$enMux.in0"],
          ["self.clk","ctrl__U105$d_5_reg$reg0.clk"],
          ["ctrl__U51$d_0_inc.in1","ctrl__U51$_U43.out"],
          ["ctrl__U51$d_1_inc.in1","ctrl__U51$_U431.out"],
          ["ctrl__U51$d_2_inc.in1","ctrl__U51$_U432.out"],
          ["ctrl__U51$d_3_inc.in1","ctrl__U51$_U433.out"],
          ["ctrl__U51$cmp_time.in1","ctrl__U51$_U44.out"],
          ["ctrl__U51$affine_func$mul_d0__U31.out","ctrl__U51$affine_func$add_all__U39.in0"],
          ["ctrl__U51$affine_func$mul_d1__U33.out","ctrl__U51$affine_func$add_all__U39.in1"],
          ["ctrl__U51$affine_func$add_all__U40.in0","ctrl__U51$affine_func$add_all__U39.out"],
          ["ctrl__U51$affine_func$mul_d2__U35.out","ctrl__U51$affine_func$add_all__U40.in1"],
          ["ctrl__U51$affine_func$add_all__U41.in0","ctrl__U51$affine_func$add_all__U40.out"],
          ["ctrl__U51$affine_func$mul_d3__U37.out","ctrl__U51$affine_func$add_all__U41.in1"],
          ["ctrl__U51$affine_func$add_all__U42.in0","ctrl__U51$affine_func$add_all__U41.out"],
          ["ctrl__U51$affine_func$const_term_U38.out","ctrl__U51$affine_func$add_all__U42.in1"],
          ["ctrl__U51$time_diff.in0","ctrl__U51$affine_func$add_all__U42.out"],
          ["ctrl__U51$affine_func$mul_d0__U31.in0","ctrl__U51$affine_func$coeff_0_U30.out"],
          ["ctrl__U51$affine_func$mul_d1__U33.in0","ctrl__U51$affine_func$coeff_1_U32.out"],
          ["ctrl__U51$affine_func$mul_d2__U35.in0","ctrl__U51$affine_func$coeff_2_U34.out"],
          ["ctrl__U51$affine_func$mul_d3__U37.in0","ctrl__U51$affine_func$coeff_3_U36.out"],
          ["ctrl__U51$d_0_reg$reg0.out","ctrl__U51$affine_func$mul_d0__U31.in1"],
          ["ctrl__U51$d_1_reg$reg0.out","ctrl__U51$affine_func$mul_d1__U33.in1"],
          ["ctrl__U51$d_2_reg$reg0.out","ctrl__U51$affine_func$mul_d2__U35.in1"],
          ["ctrl__U51$d_3_reg$reg0.out","ctrl__U51$affine_func$mul_d3__U37.in1"],
          ["ctrl__U51$time_diff.out","ctrl__U51$cmp_time.in0"],
          ["ctrl__U51$d_0_reg$enMux.sel","ctrl__U51$cmp_time.out"],
          ["ctrl__U51$d_1_reg$enMux.sel","ctrl__U51$cmp_time.out"],
          ["ctrl__U51$d_2_reg$enMux.sel","ctrl__U51$cmp_time.out"],
          ["ctrl__U51$d_3_reg$enMux.sel","ctrl__U51$cmp_time.out"],
          ["ctrl__U51$cycle_time$count$reg0.out","ctrl__U51$cycle_time$add.in0"],
          ["ctrl__U51$cycle_time$inc.out","ctrl__U51$cycle_time$add.in1"],
          ["ctrl__U51$cycle_time$count$enMux.in1","ctrl__U51$cycle_time$add.out"],
          ["ctrl__U51$cycle_time$ult.in1","ctrl__U51$cycle_time$add.out"],
          ["ctrl__U51$cycle_time$and$lut$lut.bit.in.2","ctrl__U51$cycle_time$and$c0_lutcnst.bit.out"],
          ["ctrl__U51$cycle_time$ult.out","ctrl__U51$cycle_time$and$lut$lut.bit.in.0"],
          ["ctrl__U51$true5_lutcnst.bit.out","ctrl__U51$cycle_time$and$lut$lut.bit.in.1"],
          ["ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.0","ctrl__U51$cycle_time$and$lut$lut.bit.out"],
          ["ctrl__U51$cycle_time$count$clrMux.in1","ctrl__U51$cycle_time$count$c0.out"],
          ["ctrl__U51$cycle_time$count$enMux.out","ctrl__U51$cycle_time$count$clrMux.in0"],
          ["ctrl__U51$cycle_time$count$reg0.in","ctrl__U51$cycle_time$count$clrMux.out"],
          ["ctrl__U51$cycle_time$resetOr$lut$lut.bit.out","ctrl__U51$cycle_time$count$clrMux.sel"],
          ["ctrl__U51$cycle_time$count$reg0.out","ctrl__U51$cycle_time$count$enMux.in0"],
          ["ctrl__U51$true4_lutcnst.bit.out","ctrl__U51$cycle_time$count$enMux.sel"],
          ["ctrl__U51$time_diff.in1","ctrl__U51$cycle_time$count$reg0.out"],
          ["ctrl__U51$cycle_time$ult.in0","ctrl__U51$cycle_time$max.out"],
          ["ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.2","ctrl__U51$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.reset","ctrl__U51$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["ctrl__U51$d_0_am__U45$lut$lut.bit.in.2","ctrl__U51$d_0_am__U45$c0_lutcnst.bit.out"],
          ["ctrl__U51$true1_lutcnst.bit.out","ctrl__U51$d_0_am__U45$lut$lut.bit.in.0"],
          ["ctrl__U51$d_1_at_max.out","ctrl__U51$d_0_am__U45$lut$lut.bit.in.1"],
          ["ctrl__U51$d_0_am__U46$lut$lut.bit.in.0","ctrl__U51$d_0_am__U45$lut$lut.bit.out"],
          ["ctrl__U51$d_0_am__U46$lut$lut.bit.in.2","ctrl__U51$d_0_am__U46$c0_lutcnst.bit.out"],
          ["ctrl__U51$d_2_at_max.out","ctrl__U51$d_0_am__U46$lut$lut.bit.in.1"],
          ["ctrl__U51$d_0_am__U47$lut$lut.bit.in.0","ctrl__U51$d_0_am__U46$lut$lut.bit.out"],
          ["ctrl__U51$d_0_am__U47$lut$lut.bit.in.2","ctrl__U51$d_0_am__U47$c0_lutcnst.bit.out"],
          ["ctrl__U51$d_3_at_max.out","ctrl__U51$d_0_am__U47$lut$lut.bit.in.1"],
          ["ctrl__U51$d_0_next_value.sel","ctrl__U51$d_0_am__U47$lut$lut.bit.out"],
          ["ctrl__U51$d_0_reg$reg0.out","ctrl__U51$d_0_at_max.in0"],
          ["ctrl__U51$d_0_max.out","ctrl__U51$d_0_at_max.in1"],
          ["ctrl__U51$d_0_next_value_at_max.sel","ctrl__U51$d_0_at_max.out"],
          ["ctrl__U51$d_0_reg$reg0.out","ctrl__U51$d_0_inc.in0"],
          ["ctrl__U51$d_0_next_value_at_max.in0","ctrl__U51$d_0_inc.out"],
          ["ctrl__U51$d_0_next_value_at_max.in1","ctrl__U51$d_0_min.out"],
          ["ctrl__U51$d_0_reg$reg0.out","ctrl__U51$d_0_next_value.in0"],
          ["ctrl__U51$d_0_next_value_at_max.out","ctrl__U51$d_0_next_value.in1"],
          ["ctrl__U51$d_0_reg$enMux.in1","ctrl__U51$d_0_next_value.out"],
          ["ctrl__U51$d_0_reg$clrMux.in1","ctrl__U51$d_0_reg$c0.out"],
          ["ctrl__U51$d_0_reg$enMux.out","ctrl__U51$d_0_reg$clrMux.in0"],
          ["ctrl__U51$d_0_reg$reg0.in","ctrl__U51$d_0_reg$clrMux.out"],
          ["self.reset","ctrl__U51$d_0_reg$clrMux.sel"],
          ["ctrl__U51$d_0_reg$reg0.out","ctrl__U51$d_0_reg$enMux.in0"],
          ["self.clk","ctrl__U51$d_0_reg$reg0.clk"],
          ["ctrl__U51$d_1_am__U48$lut$lut.bit.in.2","ctrl__U51$d_1_am__U48$c0_lutcnst.bit.out"],
          ["ctrl__U51$true2_lutcnst.bit.out","ctrl__U51$d_1_am__U48$lut$lut.bit.in.0"],
          ["ctrl__U51$d_2_at_max.out","ctrl__U51$d_1_am__U48$lut$lut.bit.in.1"],
          ["ctrl__U51$d_1_am__U49$lut$lut.bit.in.0","ctrl__U51$d_1_am__U48$lut$lut.bit.out"],
          ["ctrl__U51$d_1_am__U49$lut$lut.bit.in.2","ctrl__U51$d_1_am__U49$c0_lutcnst.bit.out"],
          ["ctrl__U51$d_3_at_max.out","ctrl__U51$d_1_am__U49$lut$lut.bit.in.1"],
          ["ctrl__U51$d_1_next_value.sel","ctrl__U51$d_1_am__U49$lut$lut.bit.out"],
          ["ctrl__U51$d_1_reg$reg0.out","ctrl__U51$d_1_at_max.in0"],
          ["ctrl__U51$d_1_max.out","ctrl__U51$d_1_at_max.in1"],
          ["ctrl__U51$d_1_next_value_at_max.sel","ctrl__U51$d_1_at_max.out"],
          ["ctrl__U51$d_1_reg$reg0.out","ctrl__U51$d_1_inc.in0"],
          ["ctrl__U51$d_1_next_value_at_max.in0","ctrl__U51$d_1_inc.out"],
          ["ctrl__U51$d_1_next_value_at_max.in1","ctrl__U51$d_1_min.out"],
          ["ctrl__U51$d_1_reg$reg0.out","ctrl__U51$d_1_next_value.in0"],
          ["ctrl__U51$d_1_next_value_at_max.out","ctrl__U51$d_1_next_value.in1"],
          ["ctrl__U51$d_1_reg$enMux.in1","ctrl__U51$d_1_next_value.out"],
          ["ctrl__U51$d_1_reg$clrMux.in1","ctrl__U51$d_1_reg$c0.out"],
          ["ctrl__U51$d_1_reg$enMux.out","ctrl__U51$d_1_reg$clrMux.in0"],
          ["ctrl__U51$d_1_reg$reg0.in","ctrl__U51$d_1_reg$clrMux.out"],
          ["self.reset","ctrl__U51$d_1_reg$clrMux.sel"],
          ["ctrl__U51$d_1_reg$reg0.out","ctrl__U51$d_1_reg$enMux.in0"],
          ["self.clk","ctrl__U51$d_1_reg$reg0.clk"],
          ["ctrl__U51$d_2_am__U50$lut$lut.bit.in.2","ctrl__U51$d_2_am__U50$c0_lutcnst.bit.out"],
          ["ctrl__U51$true3_lutcnst.bit.out","ctrl__U51$d_2_am__U50$lut$lut.bit.in.0"],
          ["ctrl__U51$d_3_at_max.out","ctrl__U51$d_2_am__U50$lut$lut.bit.in.1"],
          ["ctrl__U51$d_2_next_value.sel","ctrl__U51$d_2_am__U50$lut$lut.bit.out"],
          ["ctrl__U51$d_2_reg$reg0.out","ctrl__U51$d_2_at_max.in0"],
          ["ctrl__U51$d_2_max.out","ctrl__U51$d_2_at_max.in1"],
          ["ctrl__U51$d_2_next_value_at_max.sel","ctrl__U51$d_2_at_max.out"],
          ["ctrl__U51$d_2_reg$reg0.out","ctrl__U51$d_2_inc.in0"],
          ["ctrl__U51$d_2_next_value_at_max.in0","ctrl__U51$d_2_inc.out"],
          ["ctrl__U51$d_2_next_value_at_max.in1","ctrl__U51$d_2_min.out"],
          ["ctrl__U51$d_2_reg$reg0.out","ctrl__U51$d_2_next_value.in0"],
          ["ctrl__U51$d_2_next_value_at_max.out","ctrl__U51$d_2_next_value.in1"],
          ["ctrl__U51$d_2_reg$enMux.in1","ctrl__U51$d_2_next_value.out"],
          ["ctrl__U51$d_2_reg$clrMux.in1","ctrl__U51$d_2_reg$c0.out"],
          ["ctrl__U51$d_2_reg$enMux.out","ctrl__U51$d_2_reg$clrMux.in0"],
          ["ctrl__U51$d_2_reg$reg0.in","ctrl__U51$d_2_reg$clrMux.out"],
          ["self.reset","ctrl__U51$d_2_reg$clrMux.sel"],
          ["ctrl__U51$d_2_reg$reg0.out","ctrl__U51$d_2_reg$enMux.in0"],
          ["self.clk","ctrl__U51$d_2_reg$reg0.clk"],
          ["ctrl__U51$d_3_reg$reg0.out","ctrl__U51$d_3_at_max.in0"],
          ["ctrl__U51$d_3_max.out","ctrl__U51$d_3_at_max.in1"],
          ["ctrl__U51$d_3_next_value_at_max.sel","ctrl__U51$d_3_at_max.out"],
          ["ctrl__U51$d_3_reg$reg0.out","ctrl__U51$d_3_inc.in0"],
          ["ctrl__U51$d_3_next_value_at_max.in0","ctrl__U51$d_3_inc.out"],
          ["ctrl__U51$d_3_next_value_at_max.in1","ctrl__U51$d_3_min.out"],
          ["ctrl__U51$d_3_reg$reg0.out","ctrl__U51$d_3_next_value.in0"],
          ["ctrl__U51$d_3_next_value_at_max.out","ctrl__U51$d_3_next_value.in1"],
          ["ctrl__U51$d_3_reg$enMux.in1","ctrl__U51$d_3_next_value.out"],
          ["ctrl__U51$true_lutcnst.bit.out","ctrl__U51$d_3_next_value.sel"],
          ["ctrl__U51$d_3_reg$clrMux.in1","ctrl__U51$d_3_reg$c0.out"],
          ["ctrl__U51$d_3_reg$enMux.out","ctrl__U51$d_3_reg$clrMux.in0"],
          ["ctrl__U51$d_3_reg$reg0.in","ctrl__U51$d_3_reg$clrMux.out"],
          ["self.reset","ctrl__U51$d_3_reg$clrMux.sel"],
          ["ctrl__U51$d_3_reg$reg0.out","ctrl__U51$d_3_reg$enMux.in0"],
          ["self.clk","ctrl__U51$d_3_reg$reg0.clk"],
          ["self.op_hcompute_input_gb_stencil_write.0","self.op_hcompute_hw_input_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U229":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U228":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U227":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U226":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U231":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U230":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_exe_start_pt__U234":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_read_start_pt__U233":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_write_start_pt__U235":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_gb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_gb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_0_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_1_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_2_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$const_term_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_0_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_1_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_2_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_3_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_4_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$const_term_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "chain_en_const_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U159$_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$_U1471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$_U1473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$affine_func$add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$affine_func$coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002c00"]}
          },
          "ctrl__U159$affine_func$coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b00"]}
          },
          "ctrl__U159$affine_func$coeff_3_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "ctrl__U159$affine_func$coeff_4_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$affine_func$const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008a00"]}
          },
          "ctrl__U159$affine_func$mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$affine_func$mul_d4__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U159$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "ctrl__U159$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "ctrl__U159$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_am__U149$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_0_am__U149$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_0_am__U150$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_0_am__U150$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_0_am__U151$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_0_am__U151$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_0_am__U152$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_0_am__U152$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_1_am__U153$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_1_am__U153$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_1_am__U154$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_1_am__U154$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_1_am__U155$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_1_am__U155$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "ctrl__U159$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_2_am__U156$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_2_am__U156$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_2_am__U157$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_2_am__U157$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "ctrl__U159$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_3_am__U158$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U159$d_3_am__U158$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U159$d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "ctrl__U159$d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "ctrl__U159$d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U159$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U159$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U159$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U195$_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U195$_U1901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U195$_U1902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U195$_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$affine_func$add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$affine_func$add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$affine_func$add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$affine_func$coeff_0_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$affine_func$coeff_1_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "ctrl__U195$affine_func$coeff_2_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U195$affine_func$const_term_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012fff"]}
          },
          "ctrl__U195$affine_func$mul_d0__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$affine_func$mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$affine_func$mul_d2__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U195$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U195$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "ctrl__U195$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "ctrl__U195$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U195$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "ctrl__U195$cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_am__U192$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U195$d_0_am__U192$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U195$d_0_am__U193$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U195$d_0_am__U193$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U195$d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_1_am__U194$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ctrl__U195$d_1_am__U194$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "ctrl__U195$d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "ctrl__U195$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "ctrl__U195$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "ctrl__U195$time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "ctrl__U195$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U195$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U195$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U195$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ctrl__U195$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U204.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U205.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$const_term_U203.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$add_all__U206.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_0_U197.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_1_U199.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$coeff_2_U201.out"],
          ["ctrl__U195$d_0_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d0__U198.in1"],
          ["ctrl__U195$d_1_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d1__U200.in1"],
          ["ctrl__U195$d_2_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U207$mul_d2__U202.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U172.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U173.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U174.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U175.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$const_term_U171.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$add_all__U176.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_0_U161.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_1_U163.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_2_U165.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_3_U167.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$coeff_4_U169.out"],
          ["ctrl__U159$d_0_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d0__U162.in1"],
          ["ctrl__U159$d_1_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d1__U164.in1"],
          ["ctrl__U159$d_2_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d2__U166.in1"],
          ["ctrl__U159$d_3_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d3__U168.in1"],
          ["ctrl__U159$d_4_reg$reg0.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U177$mul_d4__U170.in1"],
          ["ctrl__U159$d_0_inc.in1","ctrl__U159$_U147.out"],
          ["ctrl__U159$d_1_inc.in1","ctrl__U159$_U1471.out"],
          ["ctrl__U159$d_2_inc.in1","ctrl__U159$_U1472.out"],
          ["ctrl__U159$d_3_inc.in1","ctrl__U159$_U1473.out"],
          ["ctrl__U159$d_4_inc.in1","ctrl__U159$_U1474.out"],
          ["ctrl__U159$cmp_time.in1","ctrl__U159$_U148.out"],
          ["ctrl__U159$affine_func$mul_d0__U132.out","ctrl__U159$affine_func$add_all__U142.in0"],
          ["ctrl__U159$affine_func$mul_d1__U134.out","ctrl__U159$affine_func$add_all__U142.in1"],
          ["ctrl__U159$affine_func$add_all__U143.in0","ctrl__U159$affine_func$add_all__U142.out"],
          ["ctrl__U159$affine_func$mul_d2__U136.out","ctrl__U159$affine_func$add_all__U143.in1"],
          ["ctrl__U159$affine_func$add_all__U144.in0","ctrl__U159$affine_func$add_all__U143.out"],
          ["ctrl__U159$affine_func$mul_d3__U138.out","ctrl__U159$affine_func$add_all__U144.in1"],
          ["ctrl__U159$affine_func$add_all__U145.in0","ctrl__U159$affine_func$add_all__U144.out"],
          ["ctrl__U159$affine_func$mul_d4__U140.out","ctrl__U159$affine_func$add_all__U145.in1"],
          ["ctrl__U159$affine_func$add_all__U146.in0","ctrl__U159$affine_func$add_all__U145.out"],
          ["ctrl__U159$affine_func$const_term_U141.out","ctrl__U159$affine_func$add_all__U146.in1"],
          ["ctrl__U159$time_diff.in0","ctrl__U159$affine_func$add_all__U146.out"],
          ["ctrl__U159$affine_func$mul_d0__U132.in0","ctrl__U159$affine_func$coeff_0_U131.out"],
          ["ctrl__U159$affine_func$mul_d1__U134.in0","ctrl__U159$affine_func$coeff_1_U133.out"],
          ["ctrl__U159$affine_func$mul_d2__U136.in0","ctrl__U159$affine_func$coeff_2_U135.out"],
          ["ctrl__U159$affine_func$mul_d3__U138.in0","ctrl__U159$affine_func$coeff_3_U137.out"],
          ["ctrl__U159$affine_func$mul_d4__U140.in0","ctrl__U159$affine_func$coeff_4_U139.out"],
          ["ctrl__U159$d_0_reg$reg0.out","ctrl__U159$affine_func$mul_d0__U132.in1"],
          ["ctrl__U159$d_1_reg$reg0.out","ctrl__U159$affine_func$mul_d1__U134.in1"],
          ["ctrl__U159$d_2_reg$reg0.out","ctrl__U159$affine_func$mul_d2__U136.in1"],
          ["ctrl__U159$d_3_reg$reg0.out","ctrl__U159$affine_func$mul_d3__U138.in1"],
          ["ctrl__U159$d_4_reg$reg0.out","ctrl__U159$affine_func$mul_d4__U140.in1"],
          ["ctrl__U159$time_diff.out","ctrl__U159$cmp_time.in0"],
          ["ctrl__U159$d_0_reg$enMux.sel","ctrl__U159$cmp_time.out"],
          ["ctrl__U159$d_1_reg$enMux.sel","ctrl__U159$cmp_time.out"],
          ["ctrl__U159$d_2_reg$enMux.sel","ctrl__U159$cmp_time.out"],
          ["ctrl__U159$d_3_reg$enMux.sel","ctrl__U159$cmp_time.out"],
          ["ctrl__U159$d_4_reg$enMux.sel","ctrl__U159$cmp_time.out"],
          ["ctrl__U159$cycle_time$count$reg0.out","ctrl__U159$cycle_time$add.in0"],
          ["ctrl__U159$cycle_time$inc.out","ctrl__U159$cycle_time$add.in1"],
          ["ctrl__U159$cycle_time$count$enMux.in1","ctrl__U159$cycle_time$add.out"],
          ["ctrl__U159$cycle_time$ult.in1","ctrl__U159$cycle_time$add.out"],
          ["ctrl__U159$cycle_time$and$lut$lut.bit.in.2","ctrl__U159$cycle_time$and$c0_lutcnst.bit.out"],
          ["ctrl__U159$cycle_time$ult.out","ctrl__U159$cycle_time$and$lut$lut.bit.in.0"],
          ["ctrl__U159$true6_lutcnst.bit.out","ctrl__U159$cycle_time$and$lut$lut.bit.in.1"],
          ["ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.0","ctrl__U159$cycle_time$and$lut$lut.bit.out"],
          ["ctrl__U159$cycle_time$count$clrMux.in1","ctrl__U159$cycle_time$count$c0.out"],
          ["ctrl__U159$cycle_time$count$enMux.out","ctrl__U159$cycle_time$count$clrMux.in0"],
          ["ctrl__U159$cycle_time$count$reg0.in","ctrl__U159$cycle_time$count$clrMux.out"],
          ["ctrl__U159$cycle_time$resetOr$lut$lut.bit.out","ctrl__U159$cycle_time$count$clrMux.sel"],
          ["ctrl__U159$cycle_time$count$reg0.out","ctrl__U159$cycle_time$count$enMux.in0"],
          ["ctrl__U159$true5_lutcnst.bit.out","ctrl__U159$cycle_time$count$enMux.sel"],
          ["ctrl__U159$time_diff.in1","ctrl__U159$cycle_time$count$reg0.out"],
          ["ctrl__U159$cycle_time$ult.in0","ctrl__U159$cycle_time$max.out"],
          ["ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.2","ctrl__U159$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.reset","ctrl__U159$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["ctrl__U159$d_0_am__U149$lut$lut.bit.in.2","ctrl__U159$d_0_am__U149$c0_lutcnst.bit.out"],
          ["ctrl__U159$true1_lutcnst.bit.out","ctrl__U159$d_0_am__U149$lut$lut.bit.in.0"],
          ["ctrl__U159$d_1_at_max.out","ctrl__U159$d_0_am__U149$lut$lut.bit.in.1"],
          ["ctrl__U159$d_0_am__U150$lut$lut.bit.in.0","ctrl__U159$d_0_am__U149$lut$lut.bit.out"],
          ["ctrl__U159$d_0_am__U150$lut$lut.bit.in.2","ctrl__U159$d_0_am__U150$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_2_at_max.out","ctrl__U159$d_0_am__U150$lut$lut.bit.in.1"],
          ["ctrl__U159$d_0_am__U151$lut$lut.bit.in.0","ctrl__U159$d_0_am__U150$lut$lut.bit.out"],
          ["ctrl__U159$d_0_am__U151$lut$lut.bit.in.2","ctrl__U159$d_0_am__U151$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_3_at_max.out","ctrl__U159$d_0_am__U151$lut$lut.bit.in.1"],
          ["ctrl__U159$d_0_am__U152$lut$lut.bit.in.0","ctrl__U159$d_0_am__U151$lut$lut.bit.out"],
          ["ctrl__U159$d_0_am__U152$lut$lut.bit.in.2","ctrl__U159$d_0_am__U152$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_4_at_max.out","ctrl__U159$d_0_am__U152$lut$lut.bit.in.1"],
          ["ctrl__U159$d_0_next_value.sel","ctrl__U159$d_0_am__U152$lut$lut.bit.out"],
          ["ctrl__U159$d_0_reg$reg0.out","ctrl__U159$d_0_at_max.in0"],
          ["ctrl__U159$d_0_max.out","ctrl__U159$d_0_at_max.in1"],
          ["ctrl__U159$d_0_next_value_at_max.sel","ctrl__U159$d_0_at_max.out"],
          ["ctrl__U159$d_0_reg$reg0.out","ctrl__U159$d_0_inc.in0"],
          ["ctrl__U159$d_0_next_value_at_max.in0","ctrl__U159$d_0_inc.out"],
          ["ctrl__U159$d_0_next_value_at_max.in1","ctrl__U159$d_0_min.out"],
          ["ctrl__U159$d_0_reg$reg0.out","ctrl__U159$d_0_next_value.in0"],
          ["ctrl__U159$d_0_next_value_at_max.out","ctrl__U159$d_0_next_value.in1"],
          ["ctrl__U159$d_0_reg$enMux.in1","ctrl__U159$d_0_next_value.out"],
          ["ctrl__U159$d_0_reg$clrMux.in1","ctrl__U159$d_0_reg$c0.out"],
          ["ctrl__U159$d_0_reg$enMux.out","ctrl__U159$d_0_reg$clrMux.in0"],
          ["ctrl__U159$d_0_reg$reg0.in","ctrl__U159$d_0_reg$clrMux.out"],
          ["self.reset","ctrl__U159$d_0_reg$clrMux.sel"],
          ["ctrl__U159$d_0_reg$reg0.out","ctrl__U159$d_0_reg$enMux.in0"],
          ["self.clk","ctrl__U159$d_0_reg$reg0.clk"],
          ["ctrl__U159$d_1_am__U153$lut$lut.bit.in.2","ctrl__U159$d_1_am__U153$c0_lutcnst.bit.out"],
          ["ctrl__U159$true2_lutcnst.bit.out","ctrl__U159$d_1_am__U153$lut$lut.bit.in.0"],
          ["ctrl__U159$d_2_at_max.out","ctrl__U159$d_1_am__U153$lut$lut.bit.in.1"],
          ["ctrl__U159$d_1_am__U154$lut$lut.bit.in.0","ctrl__U159$d_1_am__U153$lut$lut.bit.out"],
          ["ctrl__U159$d_1_am__U154$lut$lut.bit.in.2","ctrl__U159$d_1_am__U154$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_3_at_max.out","ctrl__U159$d_1_am__U154$lut$lut.bit.in.1"],
          ["ctrl__U159$d_1_am__U155$lut$lut.bit.in.0","ctrl__U159$d_1_am__U154$lut$lut.bit.out"],
          ["ctrl__U159$d_1_am__U155$lut$lut.bit.in.2","ctrl__U159$d_1_am__U155$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_4_at_max.out","ctrl__U159$d_1_am__U155$lut$lut.bit.in.1"],
          ["ctrl__U159$d_1_next_value.sel","ctrl__U159$d_1_am__U155$lut$lut.bit.out"],
          ["ctrl__U159$d_1_reg$reg0.out","ctrl__U159$d_1_at_max.in0"],
          ["ctrl__U159$d_1_max.out","ctrl__U159$d_1_at_max.in1"],
          ["ctrl__U159$d_1_next_value_at_max.sel","ctrl__U159$d_1_at_max.out"],
          ["ctrl__U159$d_1_reg$reg0.out","ctrl__U159$d_1_inc.in0"],
          ["ctrl__U159$d_1_next_value_at_max.in0","ctrl__U159$d_1_inc.out"],
          ["ctrl__U159$d_1_next_value_at_max.in1","ctrl__U159$d_1_min.out"],
          ["ctrl__U159$d_1_reg$reg0.out","ctrl__U159$d_1_next_value.in0"],
          ["ctrl__U159$d_1_next_value_at_max.out","ctrl__U159$d_1_next_value.in1"],
          ["ctrl__U159$d_1_reg$enMux.in1","ctrl__U159$d_1_next_value.out"],
          ["ctrl__U159$d_1_reg$clrMux.in1","ctrl__U159$d_1_reg$c0.out"],
          ["ctrl__U159$d_1_reg$enMux.out","ctrl__U159$d_1_reg$clrMux.in0"],
          ["ctrl__U159$d_1_reg$reg0.in","ctrl__U159$d_1_reg$clrMux.out"],
          ["self.reset","ctrl__U159$d_1_reg$clrMux.sel"],
          ["ctrl__U159$d_1_reg$reg0.out","ctrl__U159$d_1_reg$enMux.in0"],
          ["self.clk","ctrl__U159$d_1_reg$reg0.clk"],
          ["ctrl__U159$d_2_am__U156$lut$lut.bit.in.2","ctrl__U159$d_2_am__U156$c0_lutcnst.bit.out"],
          ["ctrl__U159$true3_lutcnst.bit.out","ctrl__U159$d_2_am__U156$lut$lut.bit.in.0"],
          ["ctrl__U159$d_3_at_max.out","ctrl__U159$d_2_am__U156$lut$lut.bit.in.1"],
          ["ctrl__U159$d_2_am__U157$lut$lut.bit.in.0","ctrl__U159$d_2_am__U156$lut$lut.bit.out"],
          ["ctrl__U159$d_2_am__U157$lut$lut.bit.in.2","ctrl__U159$d_2_am__U157$c0_lutcnst.bit.out"],
          ["ctrl__U159$d_4_at_max.out","ctrl__U159$d_2_am__U157$lut$lut.bit.in.1"],
          ["ctrl__U159$d_2_next_value.sel","ctrl__U159$d_2_am__U157$lut$lut.bit.out"],
          ["ctrl__U159$d_2_reg$reg0.out","ctrl__U159$d_2_at_max.in0"],
          ["ctrl__U159$d_2_max.out","ctrl__U159$d_2_at_max.in1"],
          ["ctrl__U159$d_2_next_value_at_max.sel","ctrl__U159$d_2_at_max.out"],
          ["ctrl__U159$d_2_reg$reg0.out","ctrl__U159$d_2_inc.in0"],
          ["ctrl__U159$d_2_next_value_at_max.in0","ctrl__U159$d_2_inc.out"],
          ["ctrl__U159$d_2_next_value_at_max.in1","ctrl__U159$d_2_min.out"],
          ["ctrl__U159$d_2_reg$reg0.out","ctrl__U159$d_2_next_value.in0"],
          ["ctrl__U159$d_2_next_value_at_max.out","ctrl__U159$d_2_next_value.in1"],
          ["ctrl__U159$d_2_reg$enMux.in1","ctrl__U159$d_2_next_value.out"],
          ["ctrl__U159$d_2_reg$clrMux.in1","ctrl__U159$d_2_reg$c0.out"],
          ["ctrl__U159$d_2_reg$enMux.out","ctrl__U159$d_2_reg$clrMux.in0"],
          ["ctrl__U159$d_2_reg$reg0.in","ctrl__U159$d_2_reg$clrMux.out"],
          ["self.reset","ctrl__U159$d_2_reg$clrMux.sel"],
          ["ctrl__U159$d_2_reg$reg0.out","ctrl__U159$d_2_reg$enMux.in0"],
          ["self.clk","ctrl__U159$d_2_reg$reg0.clk"],
          ["ctrl__U159$d_3_am__U158$lut$lut.bit.in.2","ctrl__U159$d_3_am__U158$c0_lutcnst.bit.out"],
          ["ctrl__U159$true4_lutcnst.bit.out","ctrl__U159$d_3_am__U158$lut$lut.bit.in.0"],
          ["ctrl__U159$d_4_at_max.out","ctrl__U159$d_3_am__U158$lut$lut.bit.in.1"],
          ["ctrl__U159$d_3_next_value.sel","ctrl__U159$d_3_am__U158$lut$lut.bit.out"],
          ["ctrl__U159$d_3_reg$reg0.out","ctrl__U159$d_3_at_max.in0"],
          ["ctrl__U159$d_3_max.out","ctrl__U159$d_3_at_max.in1"],
          ["ctrl__U159$d_3_next_value_at_max.sel","ctrl__U159$d_3_at_max.out"],
          ["ctrl__U159$d_3_reg$reg0.out","ctrl__U159$d_3_inc.in0"],
          ["ctrl__U159$d_3_next_value_at_max.in0","ctrl__U159$d_3_inc.out"],
          ["ctrl__U159$d_3_next_value_at_max.in1","ctrl__U159$d_3_min.out"],
          ["ctrl__U159$d_3_reg$reg0.out","ctrl__U159$d_3_next_value.in0"],
          ["ctrl__U159$d_3_next_value_at_max.out","ctrl__U159$d_3_next_value.in1"],
          ["ctrl__U159$d_3_reg$enMux.in1","ctrl__U159$d_3_next_value.out"],
          ["ctrl__U159$d_3_reg$clrMux.in1","ctrl__U159$d_3_reg$c0.out"],
          ["ctrl__U159$d_3_reg$enMux.out","ctrl__U159$d_3_reg$clrMux.in0"],
          ["ctrl__U159$d_3_reg$reg0.in","ctrl__U159$d_3_reg$clrMux.out"],
          ["self.reset","ctrl__U159$d_3_reg$clrMux.sel"],
          ["ctrl__U159$d_3_reg$reg0.out","ctrl__U159$d_3_reg$enMux.in0"],
          ["self.clk","ctrl__U159$d_3_reg$reg0.clk"],
          ["ctrl__U159$d_4_reg$reg0.out","ctrl__U159$d_4_at_max.in0"],
          ["ctrl__U159$d_4_max.out","ctrl__U159$d_4_at_max.in1"],
          ["ctrl__U159$d_4_next_value_at_max.sel","ctrl__U159$d_4_at_max.out"],
          ["ctrl__U159$d_4_reg$reg0.out","ctrl__U159$d_4_inc.in0"],
          ["ctrl__U159$d_4_next_value_at_max.in0","ctrl__U159$d_4_inc.out"],
          ["ctrl__U159$d_4_next_value_at_max.in1","ctrl__U159$d_4_min.out"],
          ["ctrl__U159$d_4_reg$reg0.out","ctrl__U159$d_4_next_value.in0"],
          ["ctrl__U159$d_4_next_value_at_max.out","ctrl__U159$d_4_next_value.in1"],
          ["ctrl__U159$d_4_reg$enMux.in1","ctrl__U159$d_4_next_value.out"],
          ["ctrl__U159$true_lutcnst.bit.out","ctrl__U159$d_4_next_value.sel"],
          ["ctrl__U159$d_4_reg$clrMux.in1","ctrl__U159$d_4_reg$c0.out"],
          ["ctrl__U159$d_4_reg$enMux.out","ctrl__U159$d_4_reg$clrMux.in0"],
          ["ctrl__U159$d_4_reg$reg0.in","ctrl__U159$d_4_reg$clrMux.out"],
          ["self.reset","ctrl__U159$d_4_reg$clrMux.sel"],
          ["ctrl__U159$d_4_reg$reg0.out","ctrl__U159$d_4_reg$enMux.in0"],
          ["self.clk","ctrl__U159$d_4_reg$reg0.clk"],
          ["ctrl__U195$d_0_inc.in1","ctrl__U195$_U190.out"],
          ["ctrl__U195$d_1_inc.in1","ctrl__U195$_U1901.out"],
          ["ctrl__U195$d_2_inc.in1","ctrl__U195$_U1902.out"],
          ["ctrl__U195$cmp_time.in1","ctrl__U195$_U191.out"],
          ["ctrl__U195$affine_func$mul_d0__U181.out","ctrl__U195$affine_func$add_all__U187.in0"],
          ["ctrl__U195$affine_func$mul_d1__U183.out","ctrl__U195$affine_func$add_all__U187.in1"],
          ["ctrl__U195$affine_func$add_all__U188.in0","ctrl__U195$affine_func$add_all__U187.out"],
          ["ctrl__U195$affine_func$mul_d2__U185.out","ctrl__U195$affine_func$add_all__U188.in1"],
          ["ctrl__U195$affine_func$add_all__U189.in0","ctrl__U195$affine_func$add_all__U188.out"],
          ["ctrl__U195$affine_func$const_term_U186.out","ctrl__U195$affine_func$add_all__U189.in1"],
          ["ctrl__U195$time_diff.in0","ctrl__U195$affine_func$add_all__U189.out"],
          ["ctrl__U195$affine_func$mul_d0__U181.in0","ctrl__U195$affine_func$coeff_0_U180.out"],
          ["ctrl__U195$affine_func$mul_d1__U183.in0","ctrl__U195$affine_func$coeff_1_U182.out"],
          ["ctrl__U195$affine_func$mul_d2__U185.in0","ctrl__U195$affine_func$coeff_2_U184.out"],
          ["ctrl__U195$d_0_reg$reg0.out","ctrl__U195$affine_func$mul_d0__U181.in1"],
          ["ctrl__U195$d_1_reg$reg0.out","ctrl__U195$affine_func$mul_d1__U183.in1"],
          ["ctrl__U195$d_2_reg$reg0.out","ctrl__U195$affine_func$mul_d2__U185.in1"],
          ["ctrl__U195$time_diff.out","ctrl__U195$cmp_time.in0"],
          ["ctrl__U195$d_0_reg$enMux.sel","ctrl__U195$cmp_time.out"],
          ["ctrl__U195$d_1_reg$enMux.sel","ctrl__U195$cmp_time.out"],
          ["ctrl__U195$d_2_reg$enMux.sel","ctrl__U195$cmp_time.out"],
          ["ctrl__U195$cycle_time$count$reg0.out","ctrl__U195$cycle_time$add.in0"],
          ["ctrl__U195$cycle_time$inc.out","ctrl__U195$cycle_time$add.in1"],
          ["ctrl__U195$cycle_time$count$enMux.in1","ctrl__U195$cycle_time$add.out"],
          ["ctrl__U195$cycle_time$ult.in1","ctrl__U195$cycle_time$add.out"],
          ["ctrl__U195$cycle_time$and$lut$lut.bit.in.2","ctrl__U195$cycle_time$and$c0_lutcnst.bit.out"],
          ["ctrl__U195$cycle_time$ult.out","ctrl__U195$cycle_time$and$lut$lut.bit.in.0"],
          ["ctrl__U195$true4_lutcnst.bit.out","ctrl__U195$cycle_time$and$lut$lut.bit.in.1"],
          ["ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.0","ctrl__U195$cycle_time$and$lut$lut.bit.out"],
          ["ctrl__U195$cycle_time$count$clrMux.in1","ctrl__U195$cycle_time$count$c0.out"],
          ["ctrl__U195$cycle_time$count$enMux.out","ctrl__U195$cycle_time$count$clrMux.in0"],
          ["ctrl__U195$cycle_time$count$reg0.in","ctrl__U195$cycle_time$count$clrMux.out"],
          ["ctrl__U195$cycle_time$resetOr$lut$lut.bit.out","ctrl__U195$cycle_time$count$clrMux.sel"],
          ["ctrl__U195$cycle_time$count$reg0.out","ctrl__U195$cycle_time$count$enMux.in0"],
          ["ctrl__U195$true3_lutcnst.bit.out","ctrl__U195$cycle_time$count$enMux.sel"],
          ["ctrl__U195$time_diff.in1","ctrl__U195$cycle_time$count$reg0.out"],
          ["ctrl__U195$cycle_time$ult.in0","ctrl__U195$cycle_time$max.out"],
          ["ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.2","ctrl__U195$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.reset","ctrl__U195$cycle_time$resetOr$lut$lut.bit.in.1"],
          ["ctrl__U195$d_0_am__U192$lut$lut.bit.in.2","ctrl__U195$d_0_am__U192$c0_lutcnst.bit.out"],
          ["ctrl__U195$true1_lutcnst.bit.out","ctrl__U195$d_0_am__U192$lut$lut.bit.in.0"],
          ["ctrl__U195$d_1_at_max.out","ctrl__U195$d_0_am__U192$lut$lut.bit.in.1"],
          ["ctrl__U195$d_0_am__U193$lut$lut.bit.in.0","ctrl__U195$d_0_am__U192$lut$lut.bit.out"],
          ["ctrl__U195$d_0_am__U193$lut$lut.bit.in.2","ctrl__U195$d_0_am__U193$c0_lutcnst.bit.out"],
          ["ctrl__U195$d_2_at_max.out","ctrl__U195$d_0_am__U193$lut$lut.bit.in.1"],
          ["ctrl__U195$d_0_next_value.sel","ctrl__U195$d_0_am__U193$lut$lut.bit.out"],
          ["ctrl__U195$d_0_reg$reg0.out","ctrl__U195$d_0_at_max.in0"],
          ["ctrl__U195$d_0_max.out","ctrl__U195$d_0_at_max.in1"],
          ["ctrl__U195$d_0_next_value_at_max.sel","ctrl__U195$d_0_at_max.out"],
          ["ctrl__U195$d_0_reg$reg0.out","ctrl__U195$d_0_inc.in0"],
          ["ctrl__U195$d_0_next_value_at_max.in0","ctrl__U195$d_0_inc.out"],
          ["ctrl__U195$d_0_next_value_at_max.in1","ctrl__U195$d_0_min.out"],
          ["ctrl__U195$d_0_reg$reg0.out","ctrl__U195$d_0_next_value.in0"],
          ["ctrl__U195$d_0_next_value_at_max.out","ctrl__U195$d_0_next_value.in1"],
          ["ctrl__U195$d_0_reg$enMux.in1","ctrl__U195$d_0_next_value.out"],
          ["ctrl__U195$d_0_reg$clrMux.in1","ctrl__U195$d_0_reg$c0.out"],
          ["ctrl__U195$d_0_reg$enMux.out","ctrl__U195$d_0_reg$clrMux.in0"],
          ["ctrl__U195$d_0_reg$reg0.in","ctrl__U195$d_0_reg$clrMux.out"],
          ["self.reset","ctrl__U195$d_0_reg$clrMux.sel"],
          ["ctrl__U195$d_0_reg$reg0.out","ctrl__U195$d_0_reg$enMux.in0"],
          ["self.clk","ctrl__U195$d_0_reg$reg0.clk"],
          ["ctrl__U195$d_1_am__U194$lut$lut.bit.in.2","ctrl__U195$d_1_am__U194$c0_lutcnst.bit.out"],
          ["ctrl__U195$true2_lutcnst.bit.out","ctrl__U195$d_1_am__U194$lut$lut.bit.in.0"],
          ["ctrl__U195$d_2_at_max.out","ctrl__U195$d_1_am__U194$lut$lut.bit.in.1"],
          ["ctrl__U195$d_1_next_value.sel","ctrl__U195$d_1_am__U194$lut$lut.bit.out"],
          ["ctrl__U195$d_1_reg$reg0.out","ctrl__U195$d_1_at_max.in0"],
          ["ctrl__U195$d_1_max.out","ctrl__U195$d_1_at_max.in1"],
          ["ctrl__U195$d_1_next_value_at_max.sel","ctrl__U195$d_1_at_max.out"],
          ["ctrl__U195$d_1_reg$reg0.out","ctrl__U195$d_1_inc.in0"],
          ["ctrl__U195$d_1_next_value_at_max.in0","ctrl__U195$d_1_inc.out"],
          ["ctrl__U195$d_1_next_value_at_max.in1","ctrl__U195$d_1_min.out"],
          ["ctrl__U195$d_1_reg$reg0.out","ctrl__U195$d_1_next_value.in0"],
          ["ctrl__U195$d_1_next_value_at_max.out","ctrl__U195$d_1_next_value.in1"],
          ["ctrl__U195$d_1_reg$enMux.in1","ctrl__U195$d_1_next_value.out"],
          ["ctrl__U195$d_1_reg$clrMux.in1","ctrl__U195$d_1_reg$c0.out"],
          ["ctrl__U195$d_1_reg$enMux.out","ctrl__U195$d_1_reg$clrMux.in0"],
          ["ctrl__U195$d_1_reg$reg0.in","ctrl__U195$d_1_reg$clrMux.out"],
          ["self.reset","ctrl__U195$d_1_reg$clrMux.sel"],
          ["ctrl__U195$d_1_reg$reg0.out","ctrl__U195$d_1_reg$enMux.in0"],
          ["self.clk","ctrl__U195$d_1_reg$reg0.clk"],
          ["ctrl__U195$d_2_reg$reg0.out","ctrl__U195$d_2_at_max.in0"],
          ["ctrl__U195$d_2_max.out","ctrl__U195$d_2_at_max.in1"],
          ["ctrl__U195$d_2_next_value_at_max.sel","ctrl__U195$d_2_at_max.out"],
          ["ctrl__U195$d_2_reg$reg0.out","ctrl__U195$d_2_inc.in0"],
          ["ctrl__U195$d_2_next_value_at_max.in0","ctrl__U195$d_2_inc.out"],
          ["ctrl__U195$d_2_next_value_at_max.in1","ctrl__U195$d_2_min.out"],
          ["ctrl__U195$d_2_reg$reg0.out","ctrl__U195$d_2_next_value.in0"],
          ["ctrl__U195$d_2_next_value_at_max.out","ctrl__U195$d_2_next_value.in1"],
          ["ctrl__U195$d_2_reg$enMux.in1","ctrl__U195$d_2_next_value.out"],
          ["ctrl__U195$true_lutcnst.bit.out","ctrl__U195$d_2_next_value.sel"],
          ["ctrl__U195$d_2_reg$clrMux.in1","ctrl__U195$d_2_reg$c0.out"],
          ["ctrl__U195$d_2_reg$enMux.out","ctrl__U195$d_2_reg$clrMux.in0"],
          ["ctrl__U195$d_2_reg$reg0.in","ctrl__U195$d_2_reg$clrMux.out"],
          ["self.reset","ctrl__U195$d_2_reg$clrMux.sel"],
          ["ctrl__U195$d_2_reg$reg0.out","ctrl__U195$d_2_reg$enMux.in0"],
          ["self.clk","ctrl__U195$d_2_reg$reg0.clk"],
          ["self.op_hcompute_output_gb_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]],
                ["en","BitIn"],
                ["clr","BitIn"]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["clrMux.in1","c0.out"],
                ["enMux.out","clrMux.in0"],
                ["reg0.in","clrMux.out"],
                ["self.clr","clrMux.sel"],
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
