<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>36580</Average-caseLatency>
            <Worst-caseLatency>54605</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.366 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.546 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>54606</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>238</BRAM_18K>
            <DSP>878</DSP>
            <FF>113558</FF>
            <LUT>153405</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bf16_to_float_fu_1311</InstName>
                    <ModuleName>bf16_to_float</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1311</ID>
                    <BindInstances>add_ln69_fu_1177_p2 add_ln71_fu_1191_p2 add_ln69_1_fu_1367_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_1174_3_fu_1445</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_1174_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1445</ID>
                    <BindInstances>add_ln1174_fu_1086_p2 add_ln1174_1_fu_1095_p2 add_ln1175_fu_1196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_gelu2_fu_1580</InstName>
                    <ModuleName>float_gelu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1580</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_s_round_float32_to_bf16_ieee_fu_1960</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1960</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_128_round_float32_to_bf16_ieee_fu_1966</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1966</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_130_round_float32_to_bf16_ieee_fu_1972</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1972</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_132_round_float32_to_bf16_ieee_fu_1978</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1978</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_134_round_float32_to_bf16_ieee_fu_1984</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1984</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_136_round_float32_to_bf16_ieee_fu_1990</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1990</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_138_round_float32_to_bf16_ieee_fu_1996</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1996</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_140_round_float32_to_bf16_ieee_fu_2002</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2002</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_142_round_float32_to_bf16_ieee_fu_2008</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2008</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_144_round_float32_to_bf16_ieee_fu_2014</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2014</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_146_round_float32_to_bf16_ieee_fu_2020</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2020</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_148_round_float32_to_bf16_ieee_fu_2026</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2026</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_150_round_float32_to_bf16_ieee_fu_2032</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2032</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_152_round_float32_to_bf16_ieee_fu_2038</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2038</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_154_round_float32_to_bf16_ieee_fu_2044</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2044</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_156_round_float32_to_bf16_ieee_fu_2050</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2050</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_158_round_float32_to_bf16_ieee_fu_2056</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2056</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_160_round_float32_to_bf16_ieee_fu_2062</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2062</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_162_round_float32_to_bf16_ieee_fu_2068</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2068</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_164_round_float32_to_bf16_ieee_fu_2074</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2074</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_166_round_float32_to_bf16_ieee_fu_2080</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2080</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_168_round_float32_to_bf16_ieee_fu_2086</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2086</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_170_round_float32_to_bf16_ieee_fu_2092</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2092</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_172_round_float32_to_bf16_ieee_fu_2098</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2098</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_174_round_float32_to_bf16_ieee_fu_2104</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2104</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_176_round_float32_to_bf16_ieee_fu_2110</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2110</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_178_round_float32_to_bf16_ieee_fu_2116</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2116</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_180_round_float32_to_bf16_ieee_fu_2122</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2122</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_182_round_float32_to_bf16_ieee_fu_2128</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2128</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_184_round_float32_to_bf16_ieee_fu_2134</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2134</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_186_round_float32_to_bf16_ieee_fu_2140</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2140</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_188_round_float32_to_bf16_ieee_fu_2146</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2146</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_190_round_float32_to_bf16_ieee_fu_2152</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2152</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_192_round_float32_to_bf16_ieee_fu_2158</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2158</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_194_round_float32_to_bf16_ieee_fu_2164</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2164</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_196_round_float32_to_bf16_ieee_fu_2170</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2170</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_198_round_float32_to_bf16_ieee_fu_2176</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2176</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_200_round_float32_to_bf16_ieee_fu_2182</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2182</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_202_round_float32_to_bf16_ieee_fu_2188</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2188</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_204_round_float32_to_bf16_ieee_fu_2194</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2194</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_206_round_float32_to_bf16_ieee_fu_2200</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2200</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_208_round_float32_to_bf16_ieee_fu_2206</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2206</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_210_round_float32_to_bf16_ieee_fu_2212</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2212</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_212_round_float32_to_bf16_ieee_fu_2218</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2218</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_214_round_float32_to_bf16_ieee_fu_2224</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2224</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_216_round_float32_to_bf16_ieee_fu_2230</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2230</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_218_round_float32_to_bf16_ieee_fu_2236</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2236</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_220_round_float32_to_bf16_ieee_fu_2242</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2242</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_222_round_float32_to_bf16_ieee_fu_2248</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2248</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_224_round_float32_to_bf16_ieee_fu_2254</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2254</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_226_round_float32_to_bf16_ieee_fu_2260</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2260</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_228_round_float32_to_bf16_ieee_fu_2266</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2266</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_230_round_float32_to_bf16_ieee_fu_2272</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2272</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_232_round_float32_to_bf16_ieee_fu_2278</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2278</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_234_round_float32_to_bf16_ieee_fu_2284</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2284</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_236_round_float32_to_bf16_ieee_fu_2290</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2290</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_238_round_float32_to_bf16_ieee_fu_2296</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2296</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_240_round_float32_to_bf16_ieee_fu_2302</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2302</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_242_round_float32_to_bf16_ieee_fu_2308</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2308</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_244_round_float32_to_bf16_ieee_fu_2314</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2314</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_246_round_float32_to_bf16_ieee_fu_2320</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2320</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_248_round_float32_to_bf16_ieee_fu_2326</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2326</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_250_round_float32_to_bf16_ieee_fu_2332</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2332</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_252_round_float32_to_bf16_ieee_fu_2338</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2338</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln842_fu_3574_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_square_fu_1776</InstName>
                    <ModuleName>square</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1776</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_square_Pipeline_sum_square_fu_392</InstName>
                            <ModuleName>square_Pipeline_sum_square</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>392</ID>
                            <BindInstances>add_ln49_fu_2336_p2 fmul_32ns_32ns_32_3_max_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U522 fmul_32ns_32ns_32_3_max_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U523 fmul_32ns_32ns_32_3_max_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U524 fmul_32ns_32ns_32_3_max_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U525 fmul_32ns_32ns_32_3_max_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U526 fmul_32ns_32ns_32_3_max_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U527 fmul_32ns_32ns_32_3_max_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U528 fmul_32ns_32ns_32_3_max_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U529 fmul_32ns_32ns_32_3_max_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U530 fmul_32ns_32ns_32_3_max_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U531 fmul_32ns_32ns_32_3_max_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U532 fmul_32ns_32ns_32_3_max_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U533 fmul_32ns_32ns_32_3_max_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U534 fmul_32ns_32ns_32_3_max_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U535 fmul_32ns_32ns_32_3_max_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U536 fmul_32ns_32ns_32_3_max_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U537 fmul_32ns_32ns_32_3_max_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U538 fmul_32ns_32ns_32_3_max_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U539 fmul_32ns_32ns_32_3_max_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U540 fmul_32ns_32ns_32_3_max_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U522 fmul_32ns_32ns_32_3_max_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U523 fmul_32ns_32ns_32_3_max_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U524 fmul_32ns_32ns_32_3_max_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U525 fmul_32ns_32ns_32_3_max_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U526 fmul_32ns_32ns_32_3_max_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U527 fmul_32ns_32ns_32_3_max_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U528 fmul_32ns_32ns_32_3_max_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U529 fmul_32ns_32ns_32_3_max_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U530 fmul_32ns_32ns_32_3_max_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U531 fmul_32ns_32ns_32_3_max_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U532 fmul_32ns_32ns_32_3_max_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U533 fmul_32ns_32ns_32_3_max_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U534 fmul_32ns_32ns_32_3_max_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U535 fmul_32ns_32ns_32_3_max_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U536 fmul_32ns_32ns_32_3_max_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U537 fmul_32ns_32ns_32_3_max_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U538 fmul_32ns_32ns_32_3_max_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U539 fmul_32ns_32ns_32_3_max_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U540 fmul_32ns_32ns_32_3_max_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U522 fmul_32ns_32ns_32_3_max_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U523 fmul_32ns_32ns_32_3_max_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U524 fmul_32ns_32ns_32_3_max_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U525 fmul_32ns_32ns_32_3_max_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U526 fmul_32ns_32ns_32_3_max_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U527 fmul_32ns_32ns_32_3_max_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U528 fmul_32ns_32ns_32_3_max_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U529 fmul_32ns_32ns_32_3_max_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U530 fmul_32ns_32ns_32_3_max_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U531 fmul_32ns_32ns_32_3_max_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U532 fmul_32ns_32ns_32_3_max_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U533 fmul_32ns_32ns_32_3_max_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U534 fmul_32ns_32ns_32_3_max_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U535 fmul_32ns_32ns_32_3_max_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U536 fmul_32ns_32ns_32_3_max_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U537 fmul_32ns_32ns_32_3_max_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U538</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U692 fdiv_32ns_32ns_32_9_no_dsp_1_U693 fdiv_32ns_32ns_32_9_no_dsp_1_U694 fdiv_32ns_32ns_32_9_no_dsp_1_U695 fdiv_32ns_32ns_32_9_no_dsp_1_U696 fdiv_32ns_32ns_32_9_no_dsp_1_U697 fdiv_32ns_32ns_32_9_no_dsp_1_U698 fdiv_32ns_32ns_32_9_no_dsp_1_U699 fdiv_32ns_32ns_32_9_no_dsp_1_U700 fdiv_32ns_32ns_32_9_no_dsp_1_U701 fdiv_32ns_32ns_32_9_no_dsp_1_U702 fdiv_32ns_32ns_32_9_no_dsp_1_U703 fdiv_32ns_32ns_32_9_no_dsp_1_U704 fdiv_32ns_32ns_32_9_no_dsp_1_U705 fdiv_32ns_32ns_32_9_no_dsp_1_U706 fdiv_32ns_32ns_32_9_no_dsp_1_U707 fdiv_32ns_32ns_32_9_no_dsp_1_U708 fdiv_32ns_32ns_32_9_no_dsp_1_U709 fdiv_32ns_32ns_32_9_no_dsp_1_U710 fdiv_32ns_32ns_32_9_no_dsp_1_U711 fdiv_32ns_32ns_32_9_no_dsp_1_U712 fdiv_32ns_32ns_32_9_no_dsp_1_U713 fdiv_32ns_32ns_32_9_no_dsp_1_U714 fdiv_32ns_32ns_32_9_no_dsp_1_U715 fdiv_32ns_32ns_32_9_no_dsp_1_U716 fdiv_32ns_32ns_32_9_no_dsp_1_U717 fdiv_32ns_32ns_32_9_no_dsp_1_U718 fdiv_32ns_32ns_32_9_no_dsp_1_U719 fdiv_32ns_32ns_32_9_no_dsp_1_U720 fdiv_32ns_32ns_32_9_no_dsp_1_U721 fdiv_32ns_32ns_32_9_no_dsp_1_U722 fdiv_32ns_32ns_32_9_no_dsp_1_U723 fdiv_32ns_32ns_32_9_no_dsp_1_U724 fdiv_32ns_32ns_32_9_no_dsp_1_U725 fdiv_32ns_32ns_32_9_no_dsp_1_U726 fdiv_32ns_32ns_32_9_no_dsp_1_U727 fdiv_32ns_32ns_32_9_no_dsp_1_U728 fdiv_32ns_32ns_32_9_no_dsp_1_U729 fdiv_32ns_32ns_32_9_no_dsp_1_U730 fdiv_32ns_32ns_32_9_no_dsp_1_U731 fdiv_32ns_32ns_32_9_no_dsp_1_U732 fdiv_32ns_32ns_32_9_no_dsp_1_U733 fdiv_32ns_32ns_32_9_no_dsp_1_U734 fdiv_32ns_32ns_32_9_no_dsp_1_U735 fdiv_32ns_32ns_32_9_no_dsp_1_U736 fdiv_32ns_32ns_32_9_no_dsp_1_U737 fdiv_32ns_32ns_32_9_no_dsp_1_U738 fdiv_32ns_32ns_32_9_no_dsp_1_U739 fdiv_32ns_32ns_32_9_no_dsp_1_U740 fdiv_32ns_32ns_32_9_no_dsp_1_U741 fdiv_32ns_32ns_32_9_no_dsp_1_U742 fdiv_32ns_32ns_32_9_no_dsp_1_U743 fdiv_32ns_32ns_32_9_no_dsp_1_U744 fdiv_32ns_32ns_32_9_no_dsp_1_U745 fdiv_32ns_32ns_32_9_no_dsp_1_U746 fdiv_32ns_32ns_32_9_no_dsp_1_U747 fdiv_32ns_32ns_32_9_no_dsp_1_U748 fdiv_32ns_32ns_32_9_no_dsp_1_U749 fdiv_32ns_32ns_32_9_no_dsp_1_U750 fdiv_32ns_32ns_32_9_no_dsp_1_U751 fdiv_32ns_32ns_32_9_no_dsp_1_U752 fdiv_32ns_32ns_32_9_no_dsp_1_U753 fdiv_32ns_32ns_32_9_no_dsp_1_U754 fdiv_32ns_32ns_32_9_no_dsp_1_U755</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_1844</InstName>
                    <ModuleName>activation_accelerator_Pipeline_mean_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1844</ID>
                    <BindInstances>add_ln674_fu_2248_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_1976</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1976</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_s_round_float32_to_bf16_ieee_fu_2978</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2978</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_316_round_float32_to_bf16_ieee_fu_2984</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2984</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_317_round_float32_to_bf16_ieee_fu_2990</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2990</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_318_round_float32_to_bf16_ieee_fu_2996</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2996</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_319_round_float32_to_bf16_ieee_fu_3002</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3002</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_320_round_float32_to_bf16_ieee_fu_3008</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3008</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_321_round_float32_to_bf16_ieee_fu_3014</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3014</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_322_round_float32_to_bf16_ieee_fu_3020</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3020</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_323_round_float32_to_bf16_ieee_fu_3026</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3026</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_324_round_float32_to_bf16_ieee_fu_3032</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3032</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_325_round_float32_to_bf16_ieee_fu_3038</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3038</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_326_round_float32_to_bf16_ieee_fu_3044</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3044</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_327_round_float32_to_bf16_ieee_fu_3050</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3050</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_328_round_float32_to_bf16_ieee_fu_3056</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3056</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_329_round_float32_to_bf16_ieee_fu_3062</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3062</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_330_round_float32_to_bf16_ieee_fu_3068</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3068</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_331_round_float32_to_bf16_ieee_fu_3074</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3074</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_332_round_float32_to_bf16_ieee_fu_3080</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3080</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_333_round_float32_to_bf16_ieee_fu_3086</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3086</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_334_round_float32_to_bf16_ieee_fu_3092</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3092</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_335_round_float32_to_bf16_ieee_fu_3098</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3098</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_336_round_float32_to_bf16_ieee_fu_3104</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3104</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_337_round_float32_to_bf16_ieee_fu_3110</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3110</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_338_round_float32_to_bf16_ieee_fu_3116</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3116</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_339_round_float32_to_bf16_ieee_fu_3122</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3122</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_340_round_float32_to_bf16_ieee_fu_3128</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3128</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_341_round_float32_to_bf16_ieee_fu_3134</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3134</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_342_round_float32_to_bf16_ieee_fu_3140</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3140</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_343_round_float32_to_bf16_ieee_fu_3146</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3146</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_344_round_float32_to_bf16_ieee_fu_3152</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3152</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_345_round_float32_to_bf16_ieee_fu_3158</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3158</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_346_round_float32_to_bf16_ieee_fu_3164</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3164</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_347_round_float32_to_bf16_ieee_fu_3170</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3170</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_348_round_float32_to_bf16_ieee_fu_3176</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3176</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_349_round_float32_to_bf16_ieee_fu_3182</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3182</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_350_round_float32_to_bf16_ieee_fu_3188</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3188</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_351_round_float32_to_bf16_ieee_fu_3194</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3194</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_352_round_float32_to_bf16_ieee_fu_3200</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3200</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_353_round_float32_to_bf16_ieee_fu_3206</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3206</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_354_round_float32_to_bf16_ieee_fu_3212</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3212</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_355_round_float32_to_bf16_ieee_fu_3218</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3218</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_356_round_float32_to_bf16_ieee_fu_3224</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3224</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_357_round_float32_to_bf16_ieee_fu_3230</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3230</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_358_round_float32_to_bf16_ieee_fu_3236</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3236</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_359_round_float32_to_bf16_ieee_fu_3242</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3242</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_360_round_float32_to_bf16_ieee_fu_3248</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3248</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_361_round_float32_to_bf16_ieee_fu_3254</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3254</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_362_round_float32_to_bf16_ieee_fu_3260</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3260</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_363_round_float32_to_bf16_ieee_fu_3266</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3266</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_364_round_float32_to_bf16_ieee_fu_3272</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3272</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_365_round_float32_to_bf16_ieee_fu_3278</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3278</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_366_round_float32_to_bf16_ieee_fu_3284</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3284</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_367_round_float32_to_bf16_ieee_fu_3290</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3290</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_368_round_float32_to_bf16_ieee_fu_3296</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3296</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_369_round_float32_to_bf16_ieee_fu_3302</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3302</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_370_round_float32_to_bf16_ieee_fu_3308</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3308</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_371_round_float32_to_bf16_ieee_fu_3314</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3314</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_372_round_float32_to_bf16_ieee_fu_3320</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3320</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_373_round_float32_to_bf16_ieee_fu_3326</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3326</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_374_round_float32_to_bf16_ieee_fu_3332</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3332</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_375_round_float32_to_bf16_ieee_fu_3338</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3338</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_376_round_float32_to_bf16_ieee_fu_3344</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3344</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_377_round_float32_to_bf16_ieee_fu_3350</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3350</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_378_round_float32_to_bf16_ieee_fu_3356</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3356</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln698_fu_3888_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_2300</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2300</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_s_round_float32_to_bf16_ieee_fu_2466</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2466</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_253_round_float32_to_bf16_ieee_fu_2472</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2472</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_254_round_float32_to_bf16_ieee_fu_2478</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2478</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_255_round_float32_to_bf16_ieee_fu_2484</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2484</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_256_round_float32_to_bf16_ieee_fu_2490</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2490</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_257_round_float32_to_bf16_ieee_fu_2496</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2496</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_258_round_float32_to_bf16_ieee_fu_2502</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2502</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_259_round_float32_to_bf16_ieee_fu_2508</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2508</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_260_round_float32_to_bf16_ieee_fu_2514</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2514</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_261_round_float32_to_bf16_ieee_fu_2520</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2520</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_262_round_float32_to_bf16_ieee_fu_2526</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2526</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_263_round_float32_to_bf16_ieee_fu_2532</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2532</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_264_round_float32_to_bf16_ieee_fu_2538</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2538</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_265_round_float32_to_bf16_ieee_fu_2544</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2544</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_266_round_float32_to_bf16_ieee_fu_2550</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2550</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_267_round_float32_to_bf16_ieee_fu_2556</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2556</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_268_round_float32_to_bf16_ieee_fu_2562</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2562</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_269_round_float32_to_bf16_ieee_fu_2568</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2568</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_270_round_float32_to_bf16_ieee_fu_2574</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2574</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_271_round_float32_to_bf16_ieee_fu_2580</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2580</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_272_round_float32_to_bf16_ieee_fu_2586</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2586</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_273_round_float32_to_bf16_ieee_fu_2592</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2592</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_274_round_float32_to_bf16_ieee_fu_2598</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2598</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_275_round_float32_to_bf16_ieee_fu_2604</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2604</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_276_round_float32_to_bf16_ieee_fu_2610</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2610</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_277_round_float32_to_bf16_ieee_fu_2616</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2616</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_278_round_float32_to_bf16_ieee_fu_2622</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2622</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_279_round_float32_to_bf16_ieee_fu_2628</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2628</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_280_round_float32_to_bf16_ieee_fu_2634</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2634</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_281_round_float32_to_bf16_ieee_fu_2640</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2640</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_282_round_float32_to_bf16_ieee_fu_2646</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2646</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_283_round_float32_to_bf16_ieee_fu_2652</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2652</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_284_round_float32_to_bf16_ieee_fu_2658</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2658</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_285_round_float32_to_bf16_ieee_fu_2664</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2664</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_286_round_float32_to_bf16_ieee_fu_2670</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2670</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_287_round_float32_to_bf16_ieee_fu_2676</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2676</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_288_round_float32_to_bf16_ieee_fu_2682</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2682</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_289_round_float32_to_bf16_ieee_fu_2688</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2688</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_290_round_float32_to_bf16_ieee_fu_2694</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2694</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_291_round_float32_to_bf16_ieee_fu_2700</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2700</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_292_round_float32_to_bf16_ieee_fu_2706</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2706</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_293_round_float32_to_bf16_ieee_fu_2712</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2712</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_294_round_float32_to_bf16_ieee_fu_2718</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2718</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_295_round_float32_to_bf16_ieee_fu_2724</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2724</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_296_round_float32_to_bf16_ieee_fu_2730</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2730</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_297_round_float32_to_bf16_ieee_fu_2736</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2736</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_298_round_float32_to_bf16_ieee_fu_2742</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2742</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_299_round_float32_to_bf16_ieee_fu_2748</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2748</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_300_round_float32_to_bf16_ieee_fu_2754</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2754</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_301_round_float32_to_bf16_ieee_fu_2760</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2760</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_302_round_float32_to_bf16_ieee_fu_2766</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2766</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_303_round_float32_to_bf16_ieee_fu_2772</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2772</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_304_round_float32_to_bf16_ieee_fu_2778</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2778</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_305_round_float32_to_bf16_ieee_fu_2784</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2784</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_306_round_float32_to_bf16_ieee_fu_2790</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2790</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_307_round_float32_to_bf16_ieee_fu_2796</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2796</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_308_round_float32_to_bf16_ieee_fu_2802</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2802</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_309_round_float32_to_bf16_ieee_fu_2808</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2808</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_310_round_float32_to_bf16_ieee_fu_2814</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2814</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_311_round_float32_to_bf16_ieee_fu_2820</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2820</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_312_round_float32_to_bf16_ieee_fu_2826</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2826</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_313_round_float32_to_bf16_ieee_fu_2832</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2832</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_314_round_float32_to_bf16_ieee_fu_2838</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2838</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_315_round_float32_to_bf16_ieee_fu_2844</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2844</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln488_fu_3120_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_silu2_fu_2560</InstName>
                    <ModuleName>float_silu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2560</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_1_round_float32_to_bf16_ieee_fu_1958</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_3_round_float32_to_bf16_ieee_fu_1964</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1964</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_5_round_float32_to_bf16_ieee_fu_1970</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1970</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_7_round_float32_to_bf16_ieee_fu_1976</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_9_round_float32_to_bf16_ieee_fu_1982</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1982</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_10_round_float32_to_bf16_ieee_fu_1988</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1988</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_12_round_float32_to_bf16_ieee_fu_1994</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1994</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_14_round_float32_to_bf16_ieee_fu_2000</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2000</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_16_round_float32_to_bf16_ieee_fu_2006</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2006</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_18_round_float32_to_bf16_ieee_fu_2012</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2012</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_20_round_float32_to_bf16_ieee_fu_2018</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2018</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_22_round_float32_to_bf16_ieee_fu_2024</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_24_round_float32_to_bf16_ieee_fu_2030</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2030</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_26_round_float32_to_bf16_ieee_fu_2036</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2036</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_28_round_float32_to_bf16_ieee_fu_2042</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2042</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_30_round_float32_to_bf16_ieee_fu_2048</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2048</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_32_round_float32_to_bf16_ieee_fu_2054</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2054</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_34_round_float32_to_bf16_ieee_fu_2060</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2060</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_36_round_float32_to_bf16_ieee_fu_2066</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2066</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_38_round_float32_to_bf16_ieee_fu_2072</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2072</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_40_round_float32_to_bf16_ieee_fu_2078</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2078</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_42_round_float32_to_bf16_ieee_fu_2084</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2084</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_44_round_float32_to_bf16_ieee_fu_2090</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2090</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_46_round_float32_to_bf16_ieee_fu_2096</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2096</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_48_round_float32_to_bf16_ieee_fu_2102</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2102</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_50_round_float32_to_bf16_ieee_fu_2108</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2108</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_52_round_float32_to_bf16_ieee_fu_2114</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2114</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_54_round_float32_to_bf16_ieee_fu_2120</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2120</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_56_round_float32_to_bf16_ieee_fu_2126</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2126</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_58_round_float32_to_bf16_ieee_fu_2132</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2132</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_60_round_float32_to_bf16_ieee_fu_2138</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2138</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_62_round_float32_to_bf16_ieee_fu_2144</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2144</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_64_round_float32_to_bf16_ieee_fu_2150</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2150</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_66_round_float32_to_bf16_ieee_fu_2156</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2156</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_68_round_float32_to_bf16_ieee_fu_2162</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2162</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_70_round_float32_to_bf16_ieee_fu_2168</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2168</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_72_round_float32_to_bf16_ieee_fu_2174</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2174</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_74_round_float32_to_bf16_ieee_fu_2180</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2180</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_76_round_float32_to_bf16_ieee_fu_2186</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2186</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_78_round_float32_to_bf16_ieee_fu_2192</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2192</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_80_round_float32_to_bf16_ieee_fu_2198</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2198</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_82_round_float32_to_bf16_ieee_fu_2204</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2204</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_84_round_float32_to_bf16_ieee_fu_2210</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2210</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_86_round_float32_to_bf16_ieee_fu_2216</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2216</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_88_round_float32_to_bf16_ieee_fu_2222</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2222</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_90_round_float32_to_bf16_ieee_fu_2228</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2228</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_92_round_float32_to_bf16_ieee_fu_2234</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2234</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_94_round_float32_to_bf16_ieee_fu_2240</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2240</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_96_round_float32_to_bf16_ieee_fu_2246</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2246</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_98_round_float32_to_bf16_ieee_fu_2252</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2252</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_100_round_float32_to_bf16_ieee_fu_2258</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2258</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_102_round_float32_to_bf16_ieee_fu_2264</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2264</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_104_round_float32_to_bf16_ieee_fu_2270</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2270</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_106_round_float32_to_bf16_ieee_fu_2276</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2276</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_108_round_float32_to_bf16_ieee_fu_2282</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2282</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_110_round_float32_to_bf16_ieee_fu_2288</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2288</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_112_round_float32_to_bf16_ieee_fu_2294</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2294</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_114_round_float32_to_bf16_ieee_fu_2300</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2300</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_116_round_float32_to_bf16_ieee_fu_2306</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2306</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_118_round_float32_to_bf16_ieee_fu_2312</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2312</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_120_round_float32_to_bf16_ieee_fu_2318</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2318</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_122_round_float32_to_bf16_ieee_fu_2324</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2324</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_124_round_float32_to_bf16_ieee_fu_2330</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2330</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_126_round_float32_to_bf16_ieee_fu_2336</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2336</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln120_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln353_fu_3252_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_VITIS_LOOP_1118_1_fu_2756</InstName>
                    <ModuleName>activation_accelerator_Pipeline_VITIS_LOOP_1118_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2756</ID>
                    <BindInstances>add_ln1118_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fexp_32ns_32ns_32_8_full_dsp_1_U2202 faddfsub_32ns_32ns_32_4_full_dsp_1_U1946 fexp_32ns_32ns_32_8_full_dsp_1_U2201 faddfsub_32ns_32ns_32_4_full_dsp_1_U1945 fdiv_32ns_32ns_32_9_no_dsp_1_U2073 tmp_150_round_float32_to_bf16_ieee_fu_9471 fdiv_32ns_32ns_32_9_no_dsp_1_U2065 x_7_U x_8_U x_9_U fmul_32ns_32ns_32_3_max_dsp_1_U2010 fexp_32ns_32ns_32_8_full_dsp_1_U2203 fdiv_32ns_32ns_32_9_no_dsp_1_U2066 fdiv_32ns_32ns_32_9_no_dsp_1_U2075 fexp_32ns_32ns_32_8_full_dsp_1_U2202 faddfsub_32ns_32ns_32_4_full_dsp_1_U1946 fdiv_32ns_32ns_32_9_no_dsp_1_U2074 tmp_152_round_float32_to_bf16_ieee_fu_9475 fdiv_32ns_32ns_32_9_no_dsp_1_U2067 x_19_U x_20_U x_21_U fexp_32ns_32ns_32_8_full_dsp_1_U2204 faddfsub_32ns_32ns_32_4_full_dsp_1_U1948 fdiv_32ns_32ns_32_9_no_dsp_1_U2076 x_25_U fexp_32ns_32ns_32_8_full_dsp_1_U2203 faddfsub_32ns_32ns_32_4_full_dsp_1_U1947 fdiv_32ns_32ns_32_9_no_dsp_1_U2075 tmp_154_round_float32_to_bf16_ieee_fu_9479 fdiv_32ns_32ns_32_9_no_dsp_1_U2069 x_31_U x_32_U fexp_32ns_32ns_32_8_full_dsp_1_U2205 fmul_32ns_32ns_32_3_max_dsp_1_U2012 fdiv_32ns_32ns_32_9_no_dsp_1_U2077 fdiv_32ns_32ns_32_9_no_dsp_1_U2070 x_37_U fexp_32ns_32ns_32_8_full_dsp_1_U2204 faddfsub_32ns_32ns_32_4_full_dsp_1_U1948 fdiv_32ns_32ns_32_9_no_dsp_1_U2076 tmp_156_round_float32_to_bf16_ieee_fu_9483 fdiv_32ns_32ns_32_9_no_dsp_1_U2071 x_43_U fexp_32ns_32ns_32_8_full_dsp_1_U2206 faddfsub_32ns_32ns_32_4_full_dsp_1_U1950 fdiv_32ns_32ns_32_9_no_dsp_1_U2078 x_47_U fdiv_32ns_32ns_32_9_no_dsp_1_U2072 faddfsub_32ns_32ns_32_4_full_dsp_1_U1934 fexp_32ns_32ns_32_8_full_dsp_1_U2205 faddfsub_32ns_32ns_32_4_full_dsp_1_U1949 fdiv_32ns_32ns_32_9_no_dsp_1_U2077 tmp_158_round_float32_to_bf16_ieee_fu_9487 fdiv_32ns_32ns_32_9_no_dsp_1_U2073 fexp_32ns_32ns_32_8_full_dsp_1_U2207 faddfsub_32ns_32ns_32_4_full_dsp_1_U1951 fdiv_32ns_32ns_32_9_no_dsp_1_U2079 fmul_32ns_32ns_32_3_max_dsp_1_U2014 x_59_U fdiv_32ns_32ns_32_9_no_dsp_1_U2074 faddfsub_32ns_32ns_32_4_full_dsp_1_U1938 fexp_32ns_32ns_32_8_full_dsp_1_U2206 faddfsub_32ns_32ns_32_4_full_dsp_1_U1950 fdiv_32ns_32ns_32_9_no_dsp_1_U2110 fdiv_32ns_32ns_32_9_no_dsp_1_U2099 fexp_32ns_32ns_32_8_full_dsp_1_U2224 fdiv_32ns_32ns_32_9_no_dsp_1_U2085 fdiv_32ns_32ns_32_9_no_dsp_1_U2096 fdiv_32ns_32ns_32_9_no_dsp_1_U2066 fdiv_32ns_32ns_32_9_no_dsp_1_U2111 fdiv_32ns_32ns_32_9_no_dsp_1_U2068 fdiv_32ns_32ns_32_9_no_dsp_1_U2069 fdiv_32ns_32ns_32_9_no_dsp_1_U2070 fexp_32ns_32ns_32_8_full_dsp_1_U2228 fdiv_32ns_32ns_32_9_no_dsp_1_U2072 fdiv_32ns_32ns_32_9_no_dsp_1_U2112 fdiv_32ns_32ns_32_9_no_dsp_1_U2074 fexp_32ns_32ns_32_8_full_dsp_1_U2225 fdiv_32ns_32ns_32_9_no_dsp_1_U2076 fdiv_32ns_32ns_32_9_no_dsp_1_U2097 fdiv_32ns_32ns_32_9_no_dsp_1_U2087 fdiv_32ns_32ns_32_9_no_dsp_1_U2113 fdiv_32ns_32ns_32_9_no_dsp_1_U2080 fdiv_32ns_32ns_32_9_no_dsp_1_U2081 fexp_32ns_32ns_32_8_full_dsp_1_U2229 fdiv_32ns_32ns_32_9_no_dsp_1_U2083 fdiv_32ns_32ns_32_9_no_dsp_1_U2101 fdiv_32ns_32ns_32_9_no_dsp_1_U2114 fdiv_32ns_32ns_32_9_no_dsp_1_U2086 fexp_32ns_32ns_32_8_full_dsp_1_U2226 fdiv_32ns_32ns_32_9_no_dsp_1_U2088 fdiv_32ns_32ns_32_9_no_dsp_1_U2098 fdiv_32ns_32ns_32_9_no_dsp_1_U2090 fdiv_32ns_32ns_32_9_no_dsp_1_U2115 fdiv_32ns_32ns_32_9_no_dsp_1_U2092 fexp_32ns_32ns_32_8_full_dsp_1_U2230 fdiv_32ns_32ns_32_9_no_dsp_1_U2094 fdiv_32ns_32ns_32_9_no_dsp_1_U2102 fdiv_32ns_32ns_32_9_no_dsp_1_U2096 fdiv_32ns_32ns_32_9_no_dsp_1_U2116 fdiv_32ns_32ns_32_9_no_dsp_1_U2098 fexp_32ns_32ns_32_8_full_dsp_1_U2227 fdiv_32ns_32ns_32_9_no_dsp_1_U2100 fdiv_32ns_32ns_32_9_no_dsp_1_U2101 fdiv_32ns_32ns_32_9_no_dsp_1_U2102 fdiv_32ns_32ns_32_9_no_dsp_1_U2117 fexp_32ns_32ns_32_8_full_dsp_1_U2231 fdiv_32ns_32ns_32_9_no_dsp_1_U2105 fdiv_32ns_32ns_32_9_no_dsp_1_U2106 fdiv_32ns_32ns_32_9_no_dsp_1_U2107 fdiv_32ns_32ns_32_9_no_dsp_1_U2108 fdiv_32ns_32ns_32_9_no_dsp_1_U2118 fdiv_32ns_32ns_32_9_no_dsp_1_U2110 fexp_32ns_32ns_32_8_full_dsp_1_U2228 fdiv_32ns_32ns_32_9_no_dsp_1_U2112 fdiv_32ns_32ns_32_9_no_dsp_1_U2113 fdiv_32ns_32ns_32_9_no_dsp_1_U2114 fexp_32ns_32ns_32_8_full_dsp_1_U2232 fdiv_32ns_32ns_32_9_no_dsp_1_U2116 fdiv_32ns_32ns_32_9_no_dsp_1_U2117 fdiv_32ns_32ns_32_9_no_dsp_1_U2118 fdiv_32ns_32ns_32_9_no_dsp_1_U2119 fdiv_32ns_32ns_32_9_no_dsp_1_U2120 fdiv_32ns_32ns_32_9_no_dsp_1_U2121 fdiv_32ns_32ns_32_9_no_dsp_1_U2122 fexp_32ns_32ns_32_8_full_dsp_1_U2229 fdiv_32ns_32ns_32_9_no_dsp_1_U2124 fdiv_32ns_32ns_32_9_no_dsp_1_U2101 fexp_32ns_32ns_32_8_full_dsp_1_U2233 fdiv_32ns_32ns_32_9_no_dsp_1_U2121 fsqrt_32ns_32ns_32_8_no_dsp_1_U2125 fmul_32ns_32ns_32_3_max_dsp_1_U1998 fmul_32ns_32ns_32_3_max_dsp_1_U2038 faddfsub_32ns_32ns_32_4_full_dsp_1_U1934 fsqrt_32ns_32ns_32_8_no_dsp_1_U2126 fexp_32ns_32ns_32_8_full_dsp_1_U2230 faddfsub_32ns_32ns_32_4_full_dsp_1_U1974 fexp_32ns_32ns_32_8_full_dsp_1_U2234 fsqrt_32ns_32ns_32_8_no_dsp_1_U2127 fmul_32ns_32ns_32_3_max_dsp_1_U2000 fdiv_32ns_32ns_32_9_no_dsp_1_U2096 faddfsub_32ns_32ns_32_4_full_dsp_1_U1936 fsqrt_32ns_32ns_32_8_no_dsp_1_U2128 fdiv_32ns_32ns_32_9_no_dsp_1_U2124 faddfsub_32ns_32ns_32_4_full_dsp_1_U1937 fexp_32ns_32ns_32_8_full_dsp_1_U2231 fexp_32ns_32ns_32_8_full_dsp_1_U2235 fdiv_32ns_32ns_32_9_no_dsp_1_U2107 faddfsub_32ns_32ns_32_4_full_dsp_1_U1938 faddfsub_32ns_32ns_32_4_full_dsp_1_U1938 fsqrt_32ns_32ns_32_8_no_dsp_1_U2130 fdiv_32ns_32ns_32_9_no_dsp_1_U2098 faddfsub_32ns_32ns_32_4_full_dsp_1_U1939 faddfsub_32ns_32ns_32_4_full_dsp_1_U1939 fsqrt_32ns_32ns_32_8_no_dsp_1_U2131 fmul_32ns_32ns_32_3_max_dsp_1_U2004 fdiv_32ns_32ns_32_9_no_dsp_1_U2108 fdiv_32ns_32ns_32_9_no_dsp_1_U2099 fsqrt_32ns_32ns_32_8_no_dsp_1_U2132 fmul_32ns_32ns_32_3_max_dsp_1_U2005 faddfsub_32ns_32ns_32_4_full_dsp_1_U1941 fmul_32ns_32ns_32_3_max_dsp_1_U2041 fsqrt_32ns_32ns_32_8_no_dsp_1_U2133 fexp_32ns_32ns_32_8_full_dsp_1_U2237 fexp_32ns_32ns_32_8_full_dsp_1_U2233 fdiv_32ns_32ns_32_9_no_dsp_1_U2109 fsqrt_32ns_32ns_32_8_no_dsp_1_U2134 fmul_32ns_32ns_32_3_max_dsp_1_U2007 fdiv_32ns_32ns_32_9_no_dsp_1_U2101 faddfsub_32ns_32ns_32_4_full_dsp_1_U1943 fsqrt_32ns_32ns_32_8_no_dsp_1_U2135 fmul_32ns_32ns_32_3_max_dsp_1_U2008 fexp_32ns_32ns_32_8_full_dsp_1_U2238 faddfsub_32ns_32ns_32_4_full_dsp_1_U1982 fexp_32ns_32ns_32_8_full_dsp_1_U2234 fdiv_32ns_32ns_32_9_no_dsp_1_U2106 faddfsub_32ns_32ns_32_4_full_dsp_1_U1945 faddfsub_32ns_32ns_32_4_full_dsp_1_U1945 fsqrt_32ns_32ns_32_8_no_dsp_1_U2137 fdiv_32ns_32ns_32_9_no_dsp_1_U2103 fmul_32ns_32ns_32_3_max_dsp_1_U2043 fexp_32ns_32ns_32_8_full_dsp_1_U2239 fsqrt_32ns_32ns_32_8_no_dsp_1_U2138 fexp_32ns_32ns_32_8_full_dsp_1_U2235 faddfsub_32ns_32ns_32_4_full_dsp_1_U1979 fdiv_32ns_32ns_32_9_no_dsp_1_U2107 fsqrt_32ns_32ns_32_8_no_dsp_1_U2139 fmul_32ns_32ns_32_3_max_dsp_1_U2012 faddfsub_32ns_32ns_32_4_full_dsp_1_U1948 faddfsub_32ns_32ns_32_4_full_dsp_1_U1948 fexp_32ns_32ns_32_8_full_dsp_1_U2240 fdiv_32ns_32ns_32_9_no_dsp_1_U2112 faddfsub_32ns_32ns_32_4_full_dsp_1_U1949 fexp_32ns_32ns_32_8_full_dsp_1_U2236 fsqrt_32ns_32ns_32_8_no_dsp_1_U2141 fmul_32ns_32ns_32_3_max_dsp_1_U2014 fdiv_32ns_32ns_32_9_no_dsp_1_U2106 faddfsub_32ns_32ns_32_4_full_dsp_1_U1950 fsqrt_32ns_32ns_32_8_no_dsp_1_U2142 fmul_32ns_32ns_32_3_max_dsp_1_U2045 fdiv_32ns_32ns_32_9_no_dsp_1_U2113 faddfsub_32ns_32ns_32_4_full_dsp_1_U1979 fsqrt_32ns_32ns_32_8_no_dsp_1_U2143 fmul_32ns_32ns_32_3_max_dsp_1_U2016 fdiv_32ns_32ns_32_9_no_dsp_1_U2109 faddfsub_32ns_32ns_32_4_full_dsp_1_U1952 fsqrt_32ns_32ns_32_8_no_dsp_1_U2144 fexp_32ns_32ns_32_8_full_dsp_1_U2242 faddfsub_32ns_32ns_32_4_full_dsp_1_U1986 fdiv_32ns_32ns_32_9_no_dsp_1_U2114 fsqrt_32ns_32ns_32_8_no_dsp_1_U2145 fmul_32ns_32ns_32_3_max_dsp_1_U2018 fexp_32ns_32ns_32_8_full_dsp_1_U2238 fdiv_32ns_32ns_32_9_no_dsp_1_U2109 fsqrt_32ns_32ns_32_8_no_dsp_1_U2146 fmul_32ns_32ns_32_3_max_dsp_1_U2019 fexp_32ns_32ns_32_8_full_dsp_1_U2243 faddfsub_32ns_32ns_32_4_full_dsp_1_U1987 fsqrt_32ns_32ns_32_8_no_dsp_1_U2147 fmul_32ns_32ns_32_3_max_dsp_1_U2020 faddfsub_32ns_32ns_32_4_full_dsp_1_U1956 faddfsub_32ns_32ns_32_4_full_dsp_1_U1956 fexp_32ns_32ns_32_8_full_dsp_1_U2239 fdiv_32ns_32ns_32_9_no_dsp_1_U2111 fdiv_32ns_32ns_32_9_no_dsp_1_U2111 fexp_32ns_32ns_32_8_full_dsp_1_U2244 fsqrt_32ns_32ns_32_8_no_dsp_1_U2149 fmul_32ns_32ns_32_3_max_dsp_1_U2022 fmul_32ns_32ns_32_3_max_dsp_1_U2048 faddfsub_32ns_32ns_32_4_full_dsp_1_U1984 fsqrt_32ns_32ns_32_8_no_dsp_1_U2150 fexp_32ns_32ns_32_8_full_dsp_1_U2240 faddfsub_32ns_32ns_32_4_full_dsp_1_U1984 fdiv_32ns_32ns_32_9_no_dsp_1_U2112 fexp_32ns_32ns_32_8_full_dsp_1_U2245 fdiv_32ns_32ns_32_9_no_dsp_1_U2117 faddfsub_32ns_32ns_32_4_full_dsp_1_U1960 faddfsub_32ns_32ns_32_4_full_dsp_1_U1960 fsqrt_32ns_32ns_32_8_no_dsp_1_U2152 fmul_32ns_32ns_32_3_max_dsp_1_U2025 faddfsub_32ns_32ns_32_4_full_dsp_1_U1986 fexp_32ns_32ns_32_8_full_dsp_1_U2241 fsqrt_32ns_32ns_32_8_no_dsp_1_U2153 fmul_32ns_32ns_32_3_max_dsp_1_U2026 fdiv_32ns_32ns_32_9_no_dsp_1_U2118 faddfsub_32ns_32ns_32_4_full_dsp_1_U1962 fsqrt_32ns_32ns_32_8_no_dsp_1_U2154 fmul_32ns_32ns_32_3_max_dsp_1_U2050 faddfsub_32ns_32ns_32_4_full_dsp_1_U1963 faddfsub_32ns_32ns_32_4_full_dsp_1_U1963 fsqrt_32ns_32ns_32_8_no_dsp_1_U2155 fexp_32ns_32ns_32_8_full_dsp_1_U2247 fdiv_32ns_32ns_32_9_no_dsp_1_U2116 fdiv_32ns_32ns_32_9_no_dsp_1_U2119 fsqrt_32ns_32ns_32_8_no_dsp_1_U2156 fmul_32ns_32ns_32_3_max_dsp_1_U2029 faddfsub_32ns_32ns_32_4_full_dsp_1_U1965 fmul_32ns_32ns_32_3_max_dsp_1_U2051 fsqrt_32ns_32ns_32_8_no_dsp_1_U2157 fmul_32ns_32ns_32_3_max_dsp_1_U2030 fexp_32ns_32ns_32_8_full_dsp_1_U2248 faddfsub_32ns_32ns_32_4_full_dsp_1_U1992 fsqrt_32ns_32ns_32_8_no_dsp_1_U2158 fdiv_32ns_32ns_32_9_no_dsp_1_U2118 faddfsub_32ns_32ns_32_4_full_dsp_1_U1967 faddfsub_32ns_32ns_32_4_full_dsp_1_U1967 fsqrt_32ns_32ns_32_8_no_dsp_1_U2159 fmul_32ns_32ns_32_3_max_dsp_1_U2032 faddfsub_32ns_32ns_32_4_full_dsp_1_U1991 fexp_32ns_32ns_32_8_full_dsp_1_U2249 fexp_32ns_32ns_32_8_full_dsp_1_U2244 fdiv_32ns_32ns_32_9_no_dsp_1_U2116 faddfsub_32ns_32ns_32_4_full_dsp_1_U1969 faddfsub_32ns_32ns_32_4_full_dsp_1_U1969 fsqrt_32ns_32ns_32_8_no_dsp_1_U2161 fmul_32ns_32ns_32_3_max_dsp_1_U2034 fmul_32ns_32ns_32_3_max_dsp_1_U2053 faddfsub_32ns_32ns_32_4_full_dsp_1_U1970 fexp_32ns_32ns_32_8_full_dsp_1_U2250 fexp_32ns_32ns_32_8_full_dsp_1_U2245 fdiv_32ns_32ns_32_9_no_dsp_1_U2121 fdiv_32ns_32ns_32_9_no_dsp_1_U2117 fsqrt_32ns_32ns_32_8_no_dsp_1_U2163 fmul_32ns_32ns_32_3_max_dsp_1_U2036 faddfsub_32ns_32ns_32_4_full_dsp_1_U1972 faddfsub_32ns_32ns_32_4_full_dsp_1_U1994 fsqrt_32ns_32ns_32_8_no_dsp_1_U2164 fmul_32ns_32ns_32_3_max_dsp_1_U2037 fdiv_32ns_32ns_32_9_no_dsp_1_U2123 fexp_32ns_32ns_32_8_full_dsp_1_U2246 fsqrt_32ns_32ns_32_8_no_dsp_1_U2165 fdiv_32ns_32ns_32_9_no_dsp_1_U2123 faddfsub_32ns_32ns_32_4_full_dsp_1_U1974 faddfsub_32ns_32ns_32_4_full_dsp_1_U1974 fsqrt_32ns_32ns_32_8_no_dsp_1_U2166 fexp_32ns_32ns_32_8_full_dsp_1_U2252 faddfsub_32ns_32ns_32_4_full_dsp_1_U1996 fdiv_32ns_32ns_32_9_no_dsp_1_U2124 fsqrt_32ns_32ns_32_8_no_dsp_1_U2167 fmul_32ns_32ns_32_3_max_dsp_1_U2040 fdiv_32ns_32ns_32_9_no_dsp_1_U2119 faddfsub_32ns_32ns_32_4_full_dsp_1_U1976 fsqrt_32ns_32ns_32_8_no_dsp_1_U2168 fmul_32ns_32ns_32_3_max_dsp_1_U2041 faddfsub_32ns_32ns_32_4_full_dsp_1_U1977 fmul_32ns_32ns_32_3_max_dsp_1_U2056 fsqrt_32ns_32ns_32_8_no_dsp_1_U2169 fmul_32ns_32ns_32_3_max_dsp_1_U2042 fexp_32ns_32ns_32_8_full_dsp_1_U2248 faddfsub_32ns_32ns_32_4_full_dsp_1_U1992 fsqrt_32ns_32ns_32_8_no_dsp_1_U2170 fmul_32ns_32ns_32_3_max_dsp_1_U2043 faddfsub_32ns_32ns_32_4_full_dsp_1_U1979 faddfsub_32ns_32ns_32_4_full_dsp_1_U1979 fsqrt_32ns_32ns_32_8_no_dsp_1_U2171 fmul_32ns_32ns_32_3_max_dsp_1_U2044 faddfsub_32ns_32ns_32_4_full_dsp_1_U1980 faddfsub_32ns_32ns_32_4_full_dsp_1_U1980 fexp_32ns_32ns_32_8_full_dsp_1_U2249 fdiv_32ns_32ns_32_9_no_dsp_1_U2121 faddfsub_32ns_32ns_32_4_full_dsp_1_U1981 faddfsub_32ns_32ns_32_4_full_dsp_1_U1981 fsqrt_32ns_32ns_32_8_no_dsp_1_U2173 fmul_32ns_32ns_32_3_max_dsp_1_U2046 fmul_32ns_32ns_32_3_max_dsp_1_U2058 faddfsub_32ns_32ns_32_4_full_dsp_1_U1982 fsqrt_32ns_32ns_32_8_no_dsp_1_U2174 fexp_32ns_32ns_32_8_full_dsp_1_U2250 faddfsub_32ns_32ns_32_4_full_dsp_1_U1994 fdiv_32ns_32ns_32_9_no_dsp_1_U2122 fsqrt_32ns_32ns_32_8_no_dsp_1_U2175 fmul_32ns_32ns_32_3_max_dsp_1_U2048 faddfsub_32ns_32ns_32_4_full_dsp_1_U1984 faddfsub_32ns_32ns_32_4_full_dsp_1_U1984 fsqrt_32ns_32ns_32_8_no_dsp_1_U2176 fmul_32ns_32ns_32_3_max_dsp_1_U2049 faddfsub_32ns_32ns_32_4_full_dsp_1_U1985 fexp_32ns_32ns_32_8_full_dsp_1_U2251 fsqrt_32ns_32ns_32_8_no_dsp_1_U2177 fmul_32ns_32ns_32_3_max_dsp_1_U2050 faddfsub_32ns_32ns_32_4_full_dsp_1_U1986 faddfsub_32ns_32ns_32_4_full_dsp_1_U1986 fsqrt_32ns_32ns_32_8_no_dsp_1_U2178 fmul_32ns_32ns_32_3_max_dsp_1_U2060 faddfsub_32ns_32ns_32_4_full_dsp_1_U1987 faddfsub_32ns_32ns_32_4_full_dsp_1_U1987 fsqrt_32ns_32ns_32_8_no_dsp_1_U2179 fmul_32ns_32ns_32_3_max_dsp_1_U2052 fdiv_32ns_32ns_32_9_no_dsp_1_U2124 faddfsub_32ns_32ns_32_4_full_dsp_1_U1988 fsqrt_32ns_32ns_32_8_no_dsp_1_U2180 fmul_32ns_32ns_32_3_max_dsp_1_U2053 faddfsub_32ns_32ns_32_4_full_dsp_1_U1989 faddfsub_32ns_32ns_32_4_full_dsp_1_U1989 fsqrt_32ns_32ns_32_8_no_dsp_1_U2181 fmul_32ns_32ns_32_3_max_dsp_1_U2054 faddfsub_32ns_32ns_32_4_full_dsp_1_U1990 faddfsub_32ns_32ns_32_4_full_dsp_1_U1990 fsqrt_32ns_32ns_32_8_no_dsp_1_U2182 fmul_32ns_32ns_32_3_max_dsp_1_U2055 faddfsub_32ns_32ns_32_4_full_dsp_1_U1991 faddfsub_32ns_32ns_32_4_full_dsp_1_U1991 fsqrt_32ns_32ns_32_8_no_dsp_1_U2183 fmul_32ns_32ns_32_3_max_dsp_1_U2056 faddfsub_32ns_32ns_32_4_full_dsp_1_U1992 faddfsub_32ns_32ns_32_4_full_dsp_1_U1992 fsqrt_32ns_32ns_32_8_no_dsp_1_U2184 fmul_32ns_32ns_32_3_max_dsp_1_U2057 faddfsub_32ns_32ns_32_4_full_dsp_1_U1993 faddfsub_32ns_32ns_32_4_full_dsp_1_U1993 fsqrt_32ns_32ns_32_8_no_dsp_1_U2185 fmul_32ns_32ns_32_3_max_dsp_1_U2058 faddfsub_32ns_32ns_32_4_full_dsp_1_U1994 faddfsub_32ns_32ns_32_4_full_dsp_1_U1994 fsqrt_32ns_32ns_32_8_no_dsp_1_U2186 fmul_32ns_32ns_32_3_max_dsp_1_U2059 faddfsub_32ns_32ns_32_4_full_dsp_1_U1995 faddfsub_32ns_32ns_32_4_full_dsp_1_U1995 fsqrt_32ns_32ns_32_8_no_dsp_1_U2187 fmul_32ns_32ns_32_3_max_dsp_1_U2060 faddfsub_32ns_32ns_32_4_full_dsp_1_U1996 faddfsub_32ns_32ns_32_4_full_dsp_1_U1996 fsqrt_32ns_32ns_32_8_no_dsp_1_U2188 faddfsub_32ns_32ns_32_4_full_dsp_1_U1933 fsqrt_32ns_32ns_32_8_no_dsp_1_U2125 faddfsub_32ns_32ns_32_4_full_dsp_1_U1934 fsqrt_32ns_32ns_32_8_no_dsp_1_U2126 faddfsub_32ns_32ns_32_4_full_dsp_1_U1935 fsqrt_32ns_32ns_32_8_no_dsp_1_U2127 faddfsub_32ns_32ns_32_4_full_dsp_1_U1936 fsqrt_32ns_32ns_32_8_no_dsp_1_U2128 faddfsub_32ns_32ns_32_4_full_dsp_1_U1937 fsqrt_32ns_32ns_32_8_no_dsp_1_U2129 faddfsub_32ns_32ns_32_4_full_dsp_1_U1938 fsqrt_32ns_32ns_32_8_no_dsp_1_U2130 faddfsub_32ns_32ns_32_4_full_dsp_1_U1939 fsqrt_32ns_32ns_32_8_no_dsp_1_U2131 faddfsub_32ns_32ns_32_4_full_dsp_1_U1940 fsqrt_32ns_32ns_32_8_no_dsp_1_U2132 faddfsub_32ns_32ns_32_4_full_dsp_1_U1941 fsqrt_32ns_32ns_32_8_no_dsp_1_U2133 faddfsub_32ns_32ns_32_4_full_dsp_1_U1942 fsqrt_32ns_32ns_32_8_no_dsp_1_U2134 faddfsub_32ns_32ns_32_4_full_dsp_1_U1943 fsqrt_32ns_32ns_32_8_no_dsp_1_U2135 faddfsub_32ns_32ns_32_4_full_dsp_1_U1944 fsqrt_32ns_32ns_32_8_no_dsp_1_U2136 faddfsub_32ns_32ns_32_4_full_dsp_1_U1945 fsqrt_32ns_32ns_32_8_no_dsp_1_U2137 faddfsub_32ns_32ns_32_4_full_dsp_1_U1946 fsqrt_32ns_32ns_32_8_no_dsp_1_U2138 faddfsub_32ns_32ns_32_4_full_dsp_1_U1947 fsqrt_32ns_32ns_32_8_no_dsp_1_U2139 faddfsub_32ns_32ns_32_4_full_dsp_1_U1948 fsqrt_32ns_32ns_32_8_no_dsp_1_U2140 faddfsub_32ns_32ns_32_4_full_dsp_1_U1949 fsqrt_32ns_32ns_32_8_no_dsp_1_U2141 faddfsub_32ns_32ns_32_4_full_dsp_1_U1950 fsqrt_32ns_32ns_32_8_no_dsp_1_U2142 faddfsub_32ns_32ns_32_4_full_dsp_1_U1951 fsqrt_32ns_32ns_32_8_no_dsp_1_U2143 faddfsub_32ns_32ns_32_4_full_dsp_1_U1952 fsqrt_32ns_32ns_32_8_no_dsp_1_U2144 faddfsub_32ns_32ns_32_4_full_dsp_1_U1953 fsqrt_32ns_32ns_32_8_no_dsp_1_U2145 faddfsub_32ns_32ns_32_4_full_dsp_1_U1954 fsqrt_32ns_32ns_32_8_no_dsp_1_U2146 faddfsub_32ns_32ns_32_4_full_dsp_1_U1955 fsqrt_32ns_32ns_32_8_no_dsp_1_U2147 faddfsub_32ns_32ns_32_4_full_dsp_1_U1956 fsqrt_32ns_32ns_32_8_no_dsp_1_U2148 faddfsub_32ns_32ns_32_4_full_dsp_1_U1957 fsqrt_32ns_32ns_32_8_no_dsp_1_U2149 faddfsub_32ns_32ns_32_4_full_dsp_1_U1958 fsqrt_32ns_32ns_32_8_no_dsp_1_U2150 faddfsub_32ns_32ns_32_4_full_dsp_1_U1959 fsqrt_32ns_32ns_32_8_no_dsp_1_U2151 faddfsub_32ns_32ns_32_4_full_dsp_1_U1960 fsqrt_32ns_32ns_32_8_no_dsp_1_U2152 faddfsub_32ns_32ns_32_4_full_dsp_1_U1961 fsqrt_32ns_32ns_32_8_no_dsp_1_U2153 faddfsub_32ns_32ns_32_4_full_dsp_1_U1962 fsqrt_32ns_32ns_32_8_no_dsp_1_U2154 faddfsub_32ns_32ns_32_4_full_dsp_1_U1963 fsqrt_32ns_32ns_32_8_no_dsp_1_U2155 faddfsub_32ns_32ns_32_4_full_dsp_1_U1964 fsqrt_32ns_32ns_32_8_no_dsp_1_U2156 faddfsub_32ns_32ns_32_4_full_dsp_1_U1965 fsqrt_32ns_32ns_32_8_no_dsp_1_U2157 faddfsub_32ns_32ns_32_4_full_dsp_1_U1966 fsqrt_32ns_32ns_32_8_no_dsp_1_U2158 faddfsub_32ns_32ns_32_4_full_dsp_1_U1967 fsqrt_32ns_32ns_32_8_no_dsp_1_U2159 faddfsub_32ns_32ns_32_4_full_dsp_1_U1968 fsqrt_32ns_32ns_32_8_no_dsp_1_U2160 faddfsub_32ns_32ns_32_4_full_dsp_1_U1969 fsqrt_32ns_32ns_32_8_no_dsp_1_U2161 faddfsub_32ns_32ns_32_4_full_dsp_1_U1970 fsqrt_32ns_32ns_32_8_no_dsp_1_U2162 faddfsub_32ns_32ns_32_4_full_dsp_1_U1971 fsqrt_32ns_32ns_32_8_no_dsp_1_U2163 faddfsub_32ns_32ns_32_4_full_dsp_1_U1972 fsqrt_32ns_32ns_32_8_no_dsp_1_U2164 faddfsub_32ns_32ns_32_4_full_dsp_1_U1973 fsqrt_32ns_32ns_32_8_no_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U1974 fsqrt_32ns_32ns_32_8_no_dsp_1_U2166 faddfsub_32ns_32ns_32_4_full_dsp_1_U1975 fsqrt_32ns_32ns_32_8_no_dsp_1_U2167 faddfsub_32ns_32ns_32_4_full_dsp_1_U1976 fsqrt_32ns_32ns_32_8_no_dsp_1_U2168 faddfsub_32ns_32ns_32_4_full_dsp_1_U1977 fsqrt_32ns_32ns_32_8_no_dsp_1_U2169 faddfsub_32ns_32ns_32_4_full_dsp_1_U1978 fsqrt_32ns_32ns_32_8_no_dsp_1_U2170 faddfsub_32ns_32ns_32_4_full_dsp_1_U1979 fsqrt_32ns_32ns_32_8_no_dsp_1_U2171 faddfsub_32ns_32ns_32_4_full_dsp_1_U1980 fsqrt_32ns_32ns_32_8_no_dsp_1_U2172 faddfsub_32ns_32ns_32_4_full_dsp_1_U1981 fsqrt_32ns_32ns_32_8_no_dsp_1_U2173 faddfsub_32ns_32ns_32_4_full_dsp_1_U1982 fsqrt_32ns_32ns_32_8_no_dsp_1_U2174 faddfsub_32ns_32ns_32_4_full_dsp_1_U1983 fsqrt_32ns_32ns_32_8_no_dsp_1_U2175 faddfsub_32ns_32ns_32_4_full_dsp_1_U1984 fsqrt_32ns_32ns_32_8_no_dsp_1_U2176 faddfsub_32ns_32ns_32_4_full_dsp_1_U1985 fsqrt_32ns_32ns_32_8_no_dsp_1_U2177 faddfsub_32ns_32ns_32_4_full_dsp_1_U1986 fsqrt_32ns_32ns_32_8_no_dsp_1_U2178 faddfsub_32ns_32ns_32_4_full_dsp_1_U1987 fsqrt_32ns_32ns_32_8_no_dsp_1_U2179 faddfsub_32ns_32ns_32_4_full_dsp_1_U1988 fsqrt_32ns_32ns_32_8_no_dsp_1_U2180 faddfsub_32ns_32ns_32_4_full_dsp_1_U1989 fsqrt_32ns_32ns_32_8_no_dsp_1_U2181 faddfsub_32ns_32ns_32_4_full_dsp_1_U1990 fsqrt_32ns_32ns_32_8_no_dsp_1_U2182 faddfsub_32ns_32ns_32_4_full_dsp_1_U1991 fsqrt_32ns_32ns_32_8_no_dsp_1_U2183 faddfsub_32ns_32ns_32_4_full_dsp_1_U1992 fsqrt_32ns_32ns_32_8_no_dsp_1_U2184 faddfsub_32ns_32ns_32_4_full_dsp_1_U1993 fsqrt_32ns_32ns_32_8_no_dsp_1_U2185 faddfsub_32ns_32ns_32_4_full_dsp_1_U1994 fsqrt_32ns_32ns_32_8_no_dsp_1_U2186 faddfsub_32ns_32ns_32_4_full_dsp_1_U1995 fsqrt_32ns_32ns_32_8_no_dsp_1_U2187 faddfsub_32ns_32ns_32_4_full_dsp_1_U1996 fsqrt_32ns_32ns_32_8_no_dsp_1_U2188 buf0_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_1174_3</Name>
            <Loops>
                <VITIS_LOOP_1174_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1174_3>
                        <Name>VITIS_LOOP_1174_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1174_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1174_fu_1086_p2" SOURCE="activation_accelerator.cpp:1174" URAM="0" VARIABLE="add_ln1174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1174_1_fu_1095_p2" SOURCE="activation_accelerator.cpp:1174" URAM="0" VARIABLE="add_ln1174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1175_fu_1196_p2" SOURCE="activation_accelerator.cpp:1175" URAM="0" VARIABLE="add_ln1175"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf16_to_float</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.739</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1177_p2" SOURCE="./bf16_accl.h:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1191_p2" SOURCE="./bf16_accl.h:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_1367_p2" SOURCE="./bf16_accl.h:69" URAM="0" VARIABLE="add_ln69_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="./bf16_accl.h:116" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_226_p2" SOURCE="./bf16_accl.h:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_gelu2</Name>
            <Loops>
                <gelu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>795</Best-caseLatency>
                    <Average-caseLatency>795</Average-caseLatency>
                    <Worst-caseLatency>795</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>795</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <gelu_blocks>
                        <Name>gelu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>793</Latency>
                        <AbsoluteTimeLatency>7.930 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_s_round_float32_to_bf16_ieee_fu_1960</Instance>
                            <Instance>tmp_128_round_float32_to_bf16_ieee_fu_1966</Instance>
                            <Instance>tmp_130_round_float32_to_bf16_ieee_fu_1972</Instance>
                            <Instance>tmp_132_round_float32_to_bf16_ieee_fu_1978</Instance>
                            <Instance>tmp_134_round_float32_to_bf16_ieee_fu_1984</Instance>
                            <Instance>tmp_136_round_float32_to_bf16_ieee_fu_1990</Instance>
                            <Instance>tmp_138_round_float32_to_bf16_ieee_fu_1996</Instance>
                            <Instance>tmp_140_round_float32_to_bf16_ieee_fu_2002</Instance>
                            <Instance>tmp_142_round_float32_to_bf16_ieee_fu_2008</Instance>
                            <Instance>tmp_144_round_float32_to_bf16_ieee_fu_2014</Instance>
                            <Instance>tmp_146_round_float32_to_bf16_ieee_fu_2020</Instance>
                            <Instance>tmp_148_round_float32_to_bf16_ieee_fu_2026</Instance>
                            <Instance>tmp_150_round_float32_to_bf16_ieee_fu_2032</Instance>
                            <Instance>tmp_152_round_float32_to_bf16_ieee_fu_2038</Instance>
                            <Instance>tmp_154_round_float32_to_bf16_ieee_fu_2044</Instance>
                            <Instance>tmp_156_round_float32_to_bf16_ieee_fu_2050</Instance>
                            <Instance>tmp_158_round_float32_to_bf16_ieee_fu_2056</Instance>
                            <Instance>tmp_160_round_float32_to_bf16_ieee_fu_2062</Instance>
                            <Instance>tmp_162_round_float32_to_bf16_ieee_fu_2068</Instance>
                            <Instance>tmp_164_round_float32_to_bf16_ieee_fu_2074</Instance>
                            <Instance>tmp_166_round_float32_to_bf16_ieee_fu_2080</Instance>
                            <Instance>tmp_168_round_float32_to_bf16_ieee_fu_2086</Instance>
                            <Instance>tmp_170_round_float32_to_bf16_ieee_fu_2092</Instance>
                            <Instance>tmp_172_round_float32_to_bf16_ieee_fu_2098</Instance>
                            <Instance>tmp_174_round_float32_to_bf16_ieee_fu_2104</Instance>
                            <Instance>tmp_176_round_float32_to_bf16_ieee_fu_2110</Instance>
                            <Instance>tmp_178_round_float32_to_bf16_ieee_fu_2116</Instance>
                            <Instance>tmp_180_round_float32_to_bf16_ieee_fu_2122</Instance>
                            <Instance>tmp_182_round_float32_to_bf16_ieee_fu_2128</Instance>
                            <Instance>tmp_184_round_float32_to_bf16_ieee_fu_2134</Instance>
                            <Instance>tmp_186_round_float32_to_bf16_ieee_fu_2140</Instance>
                            <Instance>tmp_188_round_float32_to_bf16_ieee_fu_2146</Instance>
                            <Instance>tmp_190_round_float32_to_bf16_ieee_fu_2152</Instance>
                            <Instance>tmp_192_round_float32_to_bf16_ieee_fu_2158</Instance>
                            <Instance>tmp_194_round_float32_to_bf16_ieee_fu_2164</Instance>
                            <Instance>tmp_196_round_float32_to_bf16_ieee_fu_2170</Instance>
                            <Instance>tmp_198_round_float32_to_bf16_ieee_fu_2176</Instance>
                            <Instance>tmp_200_round_float32_to_bf16_ieee_fu_2182</Instance>
                            <Instance>tmp_202_round_float32_to_bf16_ieee_fu_2188</Instance>
                            <Instance>tmp_204_round_float32_to_bf16_ieee_fu_2194</Instance>
                            <Instance>tmp_206_round_float32_to_bf16_ieee_fu_2200</Instance>
                            <Instance>tmp_208_round_float32_to_bf16_ieee_fu_2206</Instance>
                            <Instance>tmp_210_round_float32_to_bf16_ieee_fu_2212</Instance>
                            <Instance>tmp_212_round_float32_to_bf16_ieee_fu_2218</Instance>
                            <Instance>tmp_214_round_float32_to_bf16_ieee_fu_2224</Instance>
                            <Instance>tmp_216_round_float32_to_bf16_ieee_fu_2230</Instance>
                            <Instance>tmp_218_round_float32_to_bf16_ieee_fu_2236</Instance>
                            <Instance>tmp_220_round_float32_to_bf16_ieee_fu_2242</Instance>
                            <Instance>tmp_222_round_float32_to_bf16_ieee_fu_2248</Instance>
                            <Instance>tmp_224_round_float32_to_bf16_ieee_fu_2254</Instance>
                            <Instance>tmp_226_round_float32_to_bf16_ieee_fu_2260</Instance>
                            <Instance>tmp_228_round_float32_to_bf16_ieee_fu_2266</Instance>
                            <Instance>tmp_230_round_float32_to_bf16_ieee_fu_2272</Instance>
                            <Instance>tmp_232_round_float32_to_bf16_ieee_fu_2278</Instance>
                            <Instance>tmp_234_round_float32_to_bf16_ieee_fu_2284</Instance>
                            <Instance>tmp_236_round_float32_to_bf16_ieee_fu_2290</Instance>
                            <Instance>tmp_238_round_float32_to_bf16_ieee_fu_2296</Instance>
                            <Instance>tmp_240_round_float32_to_bf16_ieee_fu_2302</Instance>
                            <Instance>tmp_242_round_float32_to_bf16_ieee_fu_2308</Instance>
                            <Instance>tmp_244_round_float32_to_bf16_ieee_fu_2314</Instance>
                            <Instance>tmp_246_round_float32_to_bf16_ieee_fu_2320</Instance>
                            <Instance>tmp_248_round_float32_to_bf16_ieee_fu_2326</Instance>
                            <Instance>tmp_250_round_float32_to_bf16_ieee_fu_2332</Instance>
                            <Instance>tmp_252_round_float32_to_bf16_ieee_fu_2338</Instance>
                        </InstanceList>
                    </gelu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14473</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>4258</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="gelu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln842_fu_3574_p2" SOURCE="activation_accelerator.cpp:842" URAM="0" VARIABLE="add_ln842"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square_Pipeline_sum_square</Name>
            <Loops>
                <sum_square/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2313</Best-caseLatency>
                    <Average-caseLatency>2313</Average-caseLatency>
                    <Worst-caseLatency>2313</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2313</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_square>
                        <Name>sum_square</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>2311</Latency>
                        <AbsoluteTimeLatency>23.110 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_square>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>110</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>14039</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>10696</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_square" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_2336_p2" SOURCE="./bf16_accl.h:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U541" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U542" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U543" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U544" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U545" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U546" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U547" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U548" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U549" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U550" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U551" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U552" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U553" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U554" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U555" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U556" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U557" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U558" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U559" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U560" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U561" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U562" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U541" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U542" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U543" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U544" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U545" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U546" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U547" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U548" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U549" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U550" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U551" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U552" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U553" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U554" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U555" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U556" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U557" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U558" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U559" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U560" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U561" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U562" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U541" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U542" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U543" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U544" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U545" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U546" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U547" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U548" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U549" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U550" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U551" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U552" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U553" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U554" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U555" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U556" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U557" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U558" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U559" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U560" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="mul7_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="./bf16_accl.h:55" URAM="0" VARIABLE="add10_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2323</Best-caseLatency>
                    <Average-caseLatency>2323</Average-caseLatency>
                    <Worst-caseLatency>2323</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2323</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>110</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>16099</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>11337</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U692" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U693" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U694" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U695" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U696" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U697" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U698" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U699" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U700" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U701" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U702" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U703" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U704" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U705" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U706" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U707" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U708" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U709" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U710" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U711" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U712" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U713" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U714" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U715" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U716" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U717" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U718" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U719" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U720" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U721" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U722" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U723" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U724" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U725" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U726" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U727" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U728" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U729" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U730" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U731" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U732" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U733" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U734" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U735" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U736" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U737" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U738" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U739" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U740" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U741" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U742" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U743" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U744" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U745" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U746" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U747" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U748" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U749" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U750" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U751" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U752" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U753" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U754" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U755" SOURCE="./bf16_accl.h:61" URAM="0" VARIABLE="y_sum_sq_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_mean_blocks_layer_norm3</Name>
            <Loops>
                <mean_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2310</Best-caseLatency>
                    <Average-caseLatency>2310</Average-caseLatency>
                    <Worst-caseLatency>2310</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2310</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mean_blocks_layer_norm3>
                        <Name>mean_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>2308</Latency>
                        <AbsoluteTimeLatency>23.080 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </mean_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4116</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mean_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_2248_p2" SOURCE="activation_accelerator.cpp:674" URAM="0" VARIABLE="add_ln674"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</Name>
            <Loops>
                <normalize_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>784</Best-caseLatency>
                    <Average-caseLatency>784</Average-caseLatency>
                    <Worst-caseLatency>784</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>784</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_layer_norm3>
                        <Name>normalize_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>782</Latency>
                        <AbsoluteTimeLatency>7.820 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_s_round_float32_to_bf16_ieee_fu_2978</Instance>
                            <Instance>tmp_316_round_float32_to_bf16_ieee_fu_2984</Instance>
                            <Instance>tmp_317_round_float32_to_bf16_ieee_fu_2990</Instance>
                            <Instance>tmp_318_round_float32_to_bf16_ieee_fu_2996</Instance>
                            <Instance>tmp_319_round_float32_to_bf16_ieee_fu_3002</Instance>
                            <Instance>tmp_320_round_float32_to_bf16_ieee_fu_3008</Instance>
                            <Instance>tmp_321_round_float32_to_bf16_ieee_fu_3014</Instance>
                            <Instance>tmp_322_round_float32_to_bf16_ieee_fu_3020</Instance>
                            <Instance>tmp_323_round_float32_to_bf16_ieee_fu_3026</Instance>
                            <Instance>tmp_324_round_float32_to_bf16_ieee_fu_3032</Instance>
                            <Instance>tmp_325_round_float32_to_bf16_ieee_fu_3038</Instance>
                            <Instance>tmp_326_round_float32_to_bf16_ieee_fu_3044</Instance>
                            <Instance>tmp_327_round_float32_to_bf16_ieee_fu_3050</Instance>
                            <Instance>tmp_328_round_float32_to_bf16_ieee_fu_3056</Instance>
                            <Instance>tmp_329_round_float32_to_bf16_ieee_fu_3062</Instance>
                            <Instance>tmp_330_round_float32_to_bf16_ieee_fu_3068</Instance>
                            <Instance>tmp_331_round_float32_to_bf16_ieee_fu_3074</Instance>
                            <Instance>tmp_332_round_float32_to_bf16_ieee_fu_3080</Instance>
                            <Instance>tmp_333_round_float32_to_bf16_ieee_fu_3086</Instance>
                            <Instance>tmp_334_round_float32_to_bf16_ieee_fu_3092</Instance>
                            <Instance>tmp_335_round_float32_to_bf16_ieee_fu_3098</Instance>
                            <Instance>tmp_336_round_float32_to_bf16_ieee_fu_3104</Instance>
                            <Instance>tmp_337_round_float32_to_bf16_ieee_fu_3110</Instance>
                            <Instance>tmp_338_round_float32_to_bf16_ieee_fu_3116</Instance>
                            <Instance>tmp_339_round_float32_to_bf16_ieee_fu_3122</Instance>
                            <Instance>tmp_340_round_float32_to_bf16_ieee_fu_3128</Instance>
                            <Instance>tmp_341_round_float32_to_bf16_ieee_fu_3134</Instance>
                            <Instance>tmp_342_round_float32_to_bf16_ieee_fu_3140</Instance>
                            <Instance>tmp_343_round_float32_to_bf16_ieee_fu_3146</Instance>
                            <Instance>tmp_344_round_float32_to_bf16_ieee_fu_3152</Instance>
                            <Instance>tmp_345_round_float32_to_bf16_ieee_fu_3158</Instance>
                            <Instance>tmp_346_round_float32_to_bf16_ieee_fu_3164</Instance>
                            <Instance>tmp_347_round_float32_to_bf16_ieee_fu_3170</Instance>
                            <Instance>tmp_348_round_float32_to_bf16_ieee_fu_3176</Instance>
                            <Instance>tmp_349_round_float32_to_bf16_ieee_fu_3182</Instance>
                            <Instance>tmp_350_round_float32_to_bf16_ieee_fu_3188</Instance>
                            <Instance>tmp_351_round_float32_to_bf16_ieee_fu_3194</Instance>
                            <Instance>tmp_352_round_float32_to_bf16_ieee_fu_3200</Instance>
                            <Instance>tmp_353_round_float32_to_bf16_ieee_fu_3206</Instance>
                            <Instance>tmp_354_round_float32_to_bf16_ieee_fu_3212</Instance>
                            <Instance>tmp_355_round_float32_to_bf16_ieee_fu_3218</Instance>
                            <Instance>tmp_356_round_float32_to_bf16_ieee_fu_3224</Instance>
                            <Instance>tmp_357_round_float32_to_bf16_ieee_fu_3230</Instance>
                            <Instance>tmp_358_round_float32_to_bf16_ieee_fu_3236</Instance>
                            <Instance>tmp_359_round_float32_to_bf16_ieee_fu_3242</Instance>
                            <Instance>tmp_360_round_float32_to_bf16_ieee_fu_3248</Instance>
                            <Instance>tmp_361_round_float32_to_bf16_ieee_fu_3254</Instance>
                            <Instance>tmp_362_round_float32_to_bf16_ieee_fu_3260</Instance>
                            <Instance>tmp_363_round_float32_to_bf16_ieee_fu_3266</Instance>
                            <Instance>tmp_364_round_float32_to_bf16_ieee_fu_3272</Instance>
                            <Instance>tmp_365_round_float32_to_bf16_ieee_fu_3278</Instance>
                            <Instance>tmp_366_round_float32_to_bf16_ieee_fu_3284</Instance>
                            <Instance>tmp_367_round_float32_to_bf16_ieee_fu_3290</Instance>
                            <Instance>tmp_368_round_float32_to_bf16_ieee_fu_3296</Instance>
                            <Instance>tmp_369_round_float32_to_bf16_ieee_fu_3302</Instance>
                            <Instance>tmp_370_round_float32_to_bf16_ieee_fu_3308</Instance>
                            <Instance>tmp_371_round_float32_to_bf16_ieee_fu_3314</Instance>
                            <Instance>tmp_372_round_float32_to_bf16_ieee_fu_3320</Instance>
                            <Instance>tmp_373_round_float32_to_bf16_ieee_fu_3326</Instance>
                            <Instance>tmp_374_round_float32_to_bf16_ieee_fu_3332</Instance>
                            <Instance>tmp_375_round_float32_to_bf16_ieee_fu_3338</Instance>
                            <Instance>tmp_376_round_float32_to_bf16_ieee_fu_3344</Instance>
                            <Instance>tmp_377_round_float32_to_bf16_ieee_fu_3350</Instance>
                            <Instance>tmp_378_round_float32_to_bf16_ieee_fu_3356</Instance>
                        </InstanceList>
                    </normalize_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6259</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln698_fu_3888_p2" SOURCE="activation_accelerator.cpp:698" URAM="0" VARIABLE="add_ln698"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</Name>
            <Loops>
                <normalize_blocks_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>780</Best-caseLatency>
                    <Average-caseLatency>780</Average-caseLatency>
                    <Worst-caseLatency>780</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>780</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_rms_norm3>
                        <Name>normalize_blocks_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>778</Latency>
                        <AbsoluteTimeLatency>7.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_s_round_float32_to_bf16_ieee_fu_2466</Instance>
                            <Instance>tmp_253_round_float32_to_bf16_ieee_fu_2472</Instance>
                            <Instance>tmp_254_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_255_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_256_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_257_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_258_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_259_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_260_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_261_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_262_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_263_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_264_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_265_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_266_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_267_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_268_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_269_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_270_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_271_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_272_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_273_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_274_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_275_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_276_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_277_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_278_round_float32_to_bf16_ieee_fu_2622</Instance>
                            <Instance>tmp_279_round_float32_to_bf16_ieee_fu_2628</Instance>
                            <Instance>tmp_280_round_float32_to_bf16_ieee_fu_2634</Instance>
                            <Instance>tmp_281_round_float32_to_bf16_ieee_fu_2640</Instance>
                            <Instance>tmp_282_round_float32_to_bf16_ieee_fu_2646</Instance>
                            <Instance>tmp_283_round_float32_to_bf16_ieee_fu_2652</Instance>
                            <Instance>tmp_284_round_float32_to_bf16_ieee_fu_2658</Instance>
                            <Instance>tmp_285_round_float32_to_bf16_ieee_fu_2664</Instance>
                            <Instance>tmp_286_round_float32_to_bf16_ieee_fu_2670</Instance>
                            <Instance>tmp_287_round_float32_to_bf16_ieee_fu_2676</Instance>
                            <Instance>tmp_288_round_float32_to_bf16_ieee_fu_2682</Instance>
                            <Instance>tmp_289_round_float32_to_bf16_ieee_fu_2688</Instance>
                            <Instance>tmp_290_round_float32_to_bf16_ieee_fu_2694</Instance>
                            <Instance>tmp_291_round_float32_to_bf16_ieee_fu_2700</Instance>
                            <Instance>tmp_292_round_float32_to_bf16_ieee_fu_2706</Instance>
                            <Instance>tmp_293_round_float32_to_bf16_ieee_fu_2712</Instance>
                            <Instance>tmp_294_round_float32_to_bf16_ieee_fu_2718</Instance>
                            <Instance>tmp_295_round_float32_to_bf16_ieee_fu_2724</Instance>
                            <Instance>tmp_296_round_float32_to_bf16_ieee_fu_2730</Instance>
                            <Instance>tmp_297_round_float32_to_bf16_ieee_fu_2736</Instance>
                            <Instance>tmp_298_round_float32_to_bf16_ieee_fu_2742</Instance>
                            <Instance>tmp_299_round_float32_to_bf16_ieee_fu_2748</Instance>
                            <Instance>tmp_300_round_float32_to_bf16_ieee_fu_2754</Instance>
                            <Instance>tmp_301_round_float32_to_bf16_ieee_fu_2760</Instance>
                            <Instance>tmp_302_round_float32_to_bf16_ieee_fu_2766</Instance>
                            <Instance>tmp_303_round_float32_to_bf16_ieee_fu_2772</Instance>
                            <Instance>tmp_304_round_float32_to_bf16_ieee_fu_2778</Instance>
                            <Instance>tmp_305_round_float32_to_bf16_ieee_fu_2784</Instance>
                            <Instance>tmp_306_round_float32_to_bf16_ieee_fu_2790</Instance>
                            <Instance>tmp_307_round_float32_to_bf16_ieee_fu_2796</Instance>
                            <Instance>tmp_308_round_float32_to_bf16_ieee_fu_2802</Instance>
                            <Instance>tmp_309_round_float32_to_bf16_ieee_fu_2808</Instance>
                            <Instance>tmp_310_round_float32_to_bf16_ieee_fu_2814</Instance>
                            <Instance>tmp_311_round_float32_to_bf16_ieee_fu_2820</Instance>
                            <Instance>tmp_312_round_float32_to_bf16_ieee_fu_2826</Instance>
                            <Instance>tmp_313_round_float32_to_bf16_ieee_fu_2832</Instance>
                            <Instance>tmp_314_round_float32_to_bf16_ieee_fu_2838</Instance>
                            <Instance>tmp_315_round_float32_to_bf16_ieee_fu_2844</Instance>
                        </InstanceList>
                    </normalize_blocks_rms_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4203</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln488_fu_3120_p2" SOURCE="activation_accelerator.cpp:488" URAM="0" VARIABLE="add_ln488"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_silu2</Name>
            <Loops>
                <silu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>791</Best-caseLatency>
                    <Average-caseLatency>791</Average-caseLatency>
                    <Worst-caseLatency>791</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>791</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <silu_blocks>
                        <Name>silu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>789</Latency>
                        <AbsoluteTimeLatency>7.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_1_round_float32_to_bf16_ieee_fu_1958</Instance>
                            <Instance>tmp_3_round_float32_to_bf16_ieee_fu_1964</Instance>
                            <Instance>tmp_5_round_float32_to_bf16_ieee_fu_1970</Instance>
                            <Instance>tmp_7_round_float32_to_bf16_ieee_fu_1976</Instance>
                            <Instance>tmp_9_round_float32_to_bf16_ieee_fu_1982</Instance>
                            <Instance>tmp_10_round_float32_to_bf16_ieee_fu_1988</Instance>
                            <Instance>tmp_12_round_float32_to_bf16_ieee_fu_1994</Instance>
                            <Instance>tmp_14_round_float32_to_bf16_ieee_fu_2000</Instance>
                            <Instance>tmp_16_round_float32_to_bf16_ieee_fu_2006</Instance>
                            <Instance>tmp_18_round_float32_to_bf16_ieee_fu_2012</Instance>
                            <Instance>tmp_20_round_float32_to_bf16_ieee_fu_2018</Instance>
                            <Instance>tmp_22_round_float32_to_bf16_ieee_fu_2024</Instance>
                            <Instance>tmp_24_round_float32_to_bf16_ieee_fu_2030</Instance>
                            <Instance>tmp_26_round_float32_to_bf16_ieee_fu_2036</Instance>
                            <Instance>tmp_28_round_float32_to_bf16_ieee_fu_2042</Instance>
                            <Instance>tmp_30_round_float32_to_bf16_ieee_fu_2048</Instance>
                            <Instance>tmp_32_round_float32_to_bf16_ieee_fu_2054</Instance>
                            <Instance>tmp_34_round_float32_to_bf16_ieee_fu_2060</Instance>
                            <Instance>tmp_36_round_float32_to_bf16_ieee_fu_2066</Instance>
                            <Instance>tmp_38_round_float32_to_bf16_ieee_fu_2072</Instance>
                            <Instance>tmp_40_round_float32_to_bf16_ieee_fu_2078</Instance>
                            <Instance>tmp_42_round_float32_to_bf16_ieee_fu_2084</Instance>
                            <Instance>tmp_44_round_float32_to_bf16_ieee_fu_2090</Instance>
                            <Instance>tmp_46_round_float32_to_bf16_ieee_fu_2096</Instance>
                            <Instance>tmp_48_round_float32_to_bf16_ieee_fu_2102</Instance>
                            <Instance>tmp_50_round_float32_to_bf16_ieee_fu_2108</Instance>
                            <Instance>tmp_52_round_float32_to_bf16_ieee_fu_2114</Instance>
                            <Instance>tmp_54_round_float32_to_bf16_ieee_fu_2120</Instance>
                            <Instance>tmp_56_round_float32_to_bf16_ieee_fu_2126</Instance>
                            <Instance>tmp_58_round_float32_to_bf16_ieee_fu_2132</Instance>
                            <Instance>tmp_60_round_float32_to_bf16_ieee_fu_2138</Instance>
                            <Instance>tmp_62_round_float32_to_bf16_ieee_fu_2144</Instance>
                            <Instance>tmp_64_round_float32_to_bf16_ieee_fu_2150</Instance>
                            <Instance>tmp_66_round_float32_to_bf16_ieee_fu_2156</Instance>
                            <Instance>tmp_68_round_float32_to_bf16_ieee_fu_2162</Instance>
                            <Instance>tmp_70_round_float32_to_bf16_ieee_fu_2168</Instance>
                            <Instance>tmp_72_round_float32_to_bf16_ieee_fu_2174</Instance>
                            <Instance>tmp_74_round_float32_to_bf16_ieee_fu_2180</Instance>
                            <Instance>tmp_76_round_float32_to_bf16_ieee_fu_2186</Instance>
                            <Instance>tmp_78_round_float32_to_bf16_ieee_fu_2192</Instance>
                            <Instance>tmp_80_round_float32_to_bf16_ieee_fu_2198</Instance>
                            <Instance>tmp_82_round_float32_to_bf16_ieee_fu_2204</Instance>
                            <Instance>tmp_84_round_float32_to_bf16_ieee_fu_2210</Instance>
                            <Instance>tmp_86_round_float32_to_bf16_ieee_fu_2216</Instance>
                            <Instance>tmp_88_round_float32_to_bf16_ieee_fu_2222</Instance>
                            <Instance>tmp_90_round_float32_to_bf16_ieee_fu_2228</Instance>
                            <Instance>tmp_92_round_float32_to_bf16_ieee_fu_2234</Instance>
                            <Instance>tmp_94_round_float32_to_bf16_ieee_fu_2240</Instance>
                            <Instance>tmp_96_round_float32_to_bf16_ieee_fu_2246</Instance>
                            <Instance>tmp_98_round_float32_to_bf16_ieee_fu_2252</Instance>
                            <Instance>tmp_100_round_float32_to_bf16_ieee_fu_2258</Instance>
                            <Instance>tmp_102_round_float32_to_bf16_ieee_fu_2264</Instance>
                            <Instance>tmp_104_round_float32_to_bf16_ieee_fu_2270</Instance>
                            <Instance>tmp_106_round_float32_to_bf16_ieee_fu_2276</Instance>
                            <Instance>tmp_108_round_float32_to_bf16_ieee_fu_2282</Instance>
                            <Instance>tmp_110_round_float32_to_bf16_ieee_fu_2288</Instance>
                            <Instance>tmp_112_round_float32_to_bf16_ieee_fu_2294</Instance>
                            <Instance>tmp_114_round_float32_to_bf16_ieee_fu_2300</Instance>
                            <Instance>tmp_116_round_float32_to_bf16_ieee_fu_2306</Instance>
                            <Instance>tmp_118_round_float32_to_bf16_ieee_fu_2312</Instance>
                            <Instance>tmp_120_round_float32_to_bf16_ieee_fu_2318</Instance>
                            <Instance>tmp_122_round_float32_to_bf16_ieee_fu_2324</Instance>
                            <Instance>tmp_124_round_float32_to_bf16_ieee_fu_2330</Instance>
                            <Instance>tmp_126_round_float32_to_bf16_ieee_fu_2336</Instance>
                        </InstanceList>
                    </silu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12417</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4258</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="silu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_3252_p2" SOURCE="activation_accelerator.cpp:353" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_VITIS_LOOP_1118_1</Name>
            <Loops>
                <VITIS_LOOP_1118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1118_1>
                        <Name>VITIS_LOOP_1118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1118_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1118_fu_104_p2" SOURCE="activation_accelerator.cpp:1118" URAM="0" VARIABLE="add_ln1118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>36580</Average-caseLatency>
                    <Worst-caseLatency>54605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.366 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.546 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 54606</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>238</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>82</UTIL_BRAM>
                    <DSP>878</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>70</UTIL_DSP>
                    <FF>113558</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>48</UTIL_FF>
                    <LUT>153405</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>130</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2202" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1946" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2201" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1945" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2073" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_150_round_float32_to_bf16_ieee_fu_9471" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2065" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_8_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_9_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2010" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2203" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2066" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2075" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2202" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1946" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2074" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_152_round_float32_to_bf16_ieee_fu_9475" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2067" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_19_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_20_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_21_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2204" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2076" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_25_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2203" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2075" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_154_round_float32_to_bf16_ieee_fu_9479" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2069" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_31_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_32_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2205" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2012" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2077" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2070" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_37_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2204" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2076" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_156_round_float32_to_bf16_ieee_fu_9483" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2071" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_43_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2206" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1950" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2078" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_47_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2072" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1934" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2205" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2077" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_158_round_float32_to_bf16_ieee_fu_9487" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2073" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2207" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1951" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2079" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2014" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_59_U" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2074" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1938" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2206" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1950" SOURCE="activation_accelerator.cpp:1107" URAM="0" VARIABLE="x_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2110" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2099" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2224" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2085" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2096" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2066" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2111" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2068" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2069" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2070" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2228" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2072" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2112" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2074" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2225" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2076" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2097" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2087" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2113" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2080" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2081" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2229" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2083" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2101" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2114" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2086" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2226" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2088" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2098" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2090" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2115" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2092" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2230" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2094" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2102" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2096" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2116" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2098" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2227" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2100" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2101" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2102" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2117" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2231" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2105" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2106" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2107" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2108" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2118" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2110" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2228" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2112" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2113" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2114" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2232" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2116" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2117" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2118" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2119" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2120" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2121" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2122" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2229" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2124" SOURCE="activation_accelerator.cpp:685" URAM="0" VARIABLE="div29_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2101" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2233" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2121" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2125" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1998" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2038" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1934" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2126" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2230" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1974" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2234" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2127" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2000" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2096" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1936" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2128" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2124" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1937" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2231" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2235" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2107" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1938" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1938" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2130" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2098" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1939" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1939" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2131" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2004" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2108" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2099" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2132" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2005" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1941" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2041" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2133" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2237" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2233" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2109" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2134" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2007" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2101" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1943" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2135" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2008" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2238" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1982" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2234" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2106" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1945" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1945" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2137" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2103" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2043" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2239" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2138" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2235" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1979" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2107" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2139" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2012" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2240" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2112" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2236" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2141" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2014" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2106" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1950" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2142" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2045" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2113" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1979" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2143" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2016" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2109" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1952" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2144" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2242" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1986" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2114" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2145" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2018" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2238" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2109" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2146" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2019" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2243" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1987" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2147" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2020" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1956" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1956" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2239" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2111" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2111" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2244" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2149" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2022" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2048" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1984" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2150" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2240" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1984" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2112" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2245" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2117" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1960" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1960" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2152" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2025" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1986" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2241" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2153" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2026" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2118" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1962" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2154" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2050" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1963" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1963" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2155" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2247" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2116" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2119" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2156" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2029" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1965" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2051" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2157" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2030" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2248" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1992" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2158" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2118" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1967" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1967" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2159" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2032" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1991" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2249" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2244" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2116" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1969" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1969" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2161" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2034" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2053" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1970" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2250" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2245" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2121" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2117" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2163" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2036" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1972" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1994" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2164" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2037" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2123" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2246" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2165" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2123" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1974" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1974" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2166" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2252" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1996" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2124" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2167" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2040" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2119" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1976" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2168" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2041" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1977" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2056" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2169" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2042" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2248" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1992" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2170" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2043" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1979" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1979" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2171" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2044" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1980" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1980" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2249" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2121" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1981" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1981" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2173" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2046" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2058" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1982" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2174" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2250" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1994" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2122" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2175" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2048" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1984" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1984" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2176" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2049" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1985" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2251" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2177" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2050" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1986" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1986" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2178" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2060" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1987" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1987" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2179" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2052" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2124" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1988" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2180" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2053" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1989" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1989" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2181" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2054" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1990" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1990" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2182" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2055" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1991" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1991" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2183" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2056" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1992" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1992" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2184" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2057" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1993" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1993" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2185" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2058" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1994" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1994" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2186" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2059" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1995" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1995" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2187" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2060" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="mul46_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1996" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="sub_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1996" SOURCE="activation_accelerator.cpp:693" URAM="0" VARIABLE="x_assign_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2188" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1933" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2125" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1934" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2126" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1935" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2127" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1936" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2128" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1937" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2129" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1938" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2130" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1939" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2131" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1940" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2132" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1941" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2133" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1942" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2134" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1943" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2135" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1944" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2136" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1945" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2137" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1946" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2138" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1947" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2139" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1948" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2140" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1949" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2141" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1950" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2142" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1951" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2143" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1952" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2144" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1953" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2145" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1954" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2146" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1955" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2147" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1956" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2148" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1957" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2149" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1958" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2150" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1959" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2151" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1960" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2152" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1961" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2153" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1962" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2154" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1963" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2155" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1964" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2156" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1965" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2157" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1966" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2158" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1967" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2159" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1968" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2160" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1969" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2161" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1970" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2162" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1971" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2163" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1972" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2164" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1973" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2165" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1974" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2166" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1975" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2167" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1976" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2168" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1977" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2169" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1978" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2170" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1979" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2171" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1980" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2172" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1981" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2173" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1982" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2174" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1983" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2175" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1984" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2176" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1985" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2177" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1986" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2178" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1987" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2179" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1988" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2180" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1989" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2181" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1990" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2182" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1991" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2183" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1992" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2184" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1993" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2185" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1994" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2186" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1995" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2187" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1996" SOURCE="activation_accelerator.cpp:483" URAM="0" VARIABLE="x_assign_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U2188" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="tmp_i63"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf0_U" SOURCE="" URAM="0" VARIABLE="buf0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">unused, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">VITIS_LOOP_1118_1, read, 49152, 16, activation_accelerator.cpp:1118:28</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_1174_3, write, 49152, 16, activation_accelerator.cpp:1174:28</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">in0, VITIS_LOOP_1118_1, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1118:28</column>
                    <column name="m_axi_gmem2">out, VITIS_LOOP_1174_3, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1174:28</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:39" status="valid" parentFunction="f32_to_bf16_rne" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:45" status="valid" parentFunction="square" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:53" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bf16_accl.h:60" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bf16_accl.h:67" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:76" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:134" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:345" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:357" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:455" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:465" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:466" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:467" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:468" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:473" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:482" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:492" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:645" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:654" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:655" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:657" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:658" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:664" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:677" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:684" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:692" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:701" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:835" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:847" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:882" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:888" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:891" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:906" status="valid" parentFunction="float_safe_softmax" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:926" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="activation_accelerator.cpp:932" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x type=ram_1p impl=bram"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:933" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:934" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x cyclic factor=UF dim=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:939" status="valid" parentFunction="float_safe_softmax2" variable="partial_max" isDirective="0" options="variable=partial_max complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:940" status="valid" parentFunction="float_safe_softmax2" variable="partial_max" isDirective="0" options="variable=partial_max inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:944" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:951" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:953" status="valid" parentFunction="float_safe_softmax2" variable="blk" isDirective="0" options="variable=blk complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:957" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:966" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:980" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:986" status="valid" parentFunction="float_safe_softmax2" variable="partial" isDirective="0" options="variable=partial complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:989" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:995" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:997" status="valid" parentFunction="float_safe_softmax2" variable="e" isDirective="0" options="variable=e complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1001" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1009" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1019" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1026" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1029" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:1043" status="valid" parentFunction="float_multiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1046" status="valid" parentFunction="float_multiply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="activation_accelerator.cpp:1053" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1059" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1062" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:1097" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1098" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1099" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1100" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1101" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1102" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1109" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1110" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1111" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1112" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:1115" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 64"/>
    </PragmaReport>
</profile>

