// Seed: 2822529566
module module_0 #(
    parameter id_27 = 32'd51,
    parameter id_28 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_23(
      .id_0(1'b0), .id_1(1'b0), .id_2(-1), .id_3($realtime && 1), .id_4()
  );
  wire id_24;
  id_25(
      .id_0(1'b0),
      .id_1(id_17),
      .id_2($realtime),
      .id_3(id_6),
      .id_4(id_12),
      .id_5(id_10),
      .id_6(),
      .id_7(id_12 == id_5),
      .id_8((-1)),
      .id_9(1'b0),
      .id_10(1),
      .id_11()
  );
  uwire id_26 = -1;
  defparam id_27.id_28 = !1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  id_16(
      .id_0($realtime), .id_1(id_13[1]), .id_2(id_10)
  );
  integer id_17 (
      .id_0(1),
      .id_1(-1)
  );
  module_0 modCall_1 (
      id_6,
      id_12,
      id_3,
      id_1,
      id_10,
      id_15,
      id_14,
      id_10,
      id_2,
      id_7,
      id_9,
      id_9,
      id_11,
      id_1,
      id_10,
      id_2,
      id_2,
      id_2,
      id_5,
      id_9,
      id_15,
      id_7
  );
  wire \id_18 ;
endmodule
