[{"DBLP title": "Efficient Auto-Tuning of Parallel Programs with Interdependent Tuning Parameters via Auto-Tuning Framework (ATF).", "DBLP authors": ["Ari Rasch", "Richard Schulze", "Michel Steuwer", "Sergei Gorlatch"], "year": 2021, "MAG papers": [{"PaperId": 3122888791, "PaperTitle": "efficient auto tuning of parallel programs with interdependent tuning parameters via auto tuning framework atf", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of edinburgh": 1.0, "university of munster": 3.0}}], "source": "ES"}, {"DBLP title": "Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators.", "DBLP authors": ["Syed Mohammad Asad Hassan Jafri", "Hasan Hassan", "Ahmed Hemani", "Onur Mutlu"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Performance-Energy Trade-off in Modern CMPs.", "DBLP authors": ["Solomon Abera", "M. Balakrishnan", "Anshul Kumar"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Bayesian Optimization for Efficient Accelerator Synthesis.", "DBLP authors": ["Atefeh Mehrabi", "Aninda Manocha", "Benjamin C. Lee", "Daniel J. Sorin"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Irregular Register Allocation for Translation of Test-pattern Programs.", "DBLP authors": ["Minsu Kim", "Jeong-Keun Park", "Soo-Mook Moon"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Nearest-Neighbor Data Sharing in GPUs.", "DBLP authors": ["Negin Nematollahi", "Mohammad Sadrosadati", "Hajar Falahati", "Marzieh Barkhordar", "Mario Paulo Drumond", "Hamid Sarbazi-Azad", "Babak Falsafi"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "A Simple Model for Portable and Fast Prediction of Execution Time and Power Consumption of GPU Kernels.", "DBLP authors": ["Lorenz Braun", "Sotirios Nikas", "Chen Song", "Vincent Heuveline", "Holger Fr\u00f6ning"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "A Distributed Hardware Monitoring System for Runtime Verification on Multi-Tile MPSoCs.", "DBLP authors": ["Marcel Mettler", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Exploiting Parallelism Opportunities with Deep Learning Frameworks.", "DBLP authors": ["Yu Emma Wang", "Carole-Jean Wu", "Xiaodong Wang", "Kim M. Hazelwood", "David Brooks"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Reliability-aware Garbage Collection for Hybrid HBM-DRAM Memories.", "DBLP authors": ["Wenjie Liu", "Shoaib Akram", "Jennifer B. Sartor", "Lieven Eeckhout"], "year": 2021, "MAG papers": [{"PaperId": 3125828735, "PaperTitle": "reliability aware garbage collection for hybrid hbm dram memories", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 3.0, "australian national university": 1.0}}], "source": "ES"}, {"DBLP title": "PolyDL: Polyhedral Optimizations for Creation of High-performance DL Primitives.", "DBLP authors": ["Sanket Tavarageri", "Alexander Heinecke", "Sasikanth Avancha", "Bharat Kaul", "Gagandeep Goyal", "Ramakrishna Upadrasta"], "year": 2021, "MAG papers": [{"PaperId": 3119880013, "PaperTitle": "polydl polyhedral optimizations for creation of high performance dl primitives", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 4.0, "indian institute of technology hyderabad": 2.0}}], "source": "ES"}, {"DBLP title": "SGXL: Security and Performance for Enclaves Using Large Pages.", "DBLP authors": ["Sujay Yadalam", "Vinod Ganapathy", "Arkaprava Basu"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Leveraging Value Equality Prediction for Value Speculation.", "DBLP authors": ["Kleovoulos Kalaitzidis", "Andr\u00e9 Seznec"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "SPX64: A Scratchpad Memory for General-purpose Microprocessors.", "DBLP authors": ["Abhishek Singh", "Shail Dave", "Pantea Zardoshti", "Robert Brotzman", "Chao Zhang", "Xiaochen Guo", "Aviral Shrivastava", "Gang Tan", "Michael F. Spear"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Systems-on-Chip with Strong Ordering.", "DBLP authors": ["Sooraj Puthoor", "Mikko H. Lipasti"], "year": 2021, "MAG papers": [{"PaperId": 3124482667, "PaperTitle": "systems on chip with strong ordering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "On the Anatomy of Predictive Models for Accelerating GPU Convolution Kernels and Beyond.", "DBLP authors": ["Paolo Sylos Labini", "Marco Cianfriglia", "Damiano Perri", "Osvaldo Gervasi", "Grigori Fursin", "Anton Lokhmotov", "Cedric Nugteren", "Bruno Carpentieri", "Fabiana Zollo", "Flavio Vella"], "year": 2021, "MAG papers": [{"PaperId": 3120016685, "PaperTitle": "on the anatomy of predictive models for accelerating gpu convolution kernels and beyond", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of perugia": 2.0, "free university of bozen bolzano": 3.0, "national research council": 1.0, "tomtom netherlands": 1.0, "ca foscari university of venice": 1.0}}], "source": "ES"}, {"DBLP title": "On Predictable Reconfigurable System Design.", "DBLP authors": ["Nils Voss", "Bastiaan Kwaadgras", "Oskar Mencer", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2021, "MAG papers": [{"PaperId": 3127745999, "PaperTitle": "on predictable reconfigurable system design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Gretch: A Hardware Prefetcher for Graph Analytics.", "DBLP authors": ["Anirudh Mohan Kaushik", "Gennady Pekhimenko", "Hiren D. Patel"], "year": 2021, "MAG papers": [{"PaperId": 3126960560, "PaperTitle": "gretch a hardware prefetcher for graph analytics", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 1.0, "university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "GRAM: A Framework for Dynamically Mixing Precisions in GPU Applications.", "DBLP authors": ["Nhut-Minh Ho", "Himeshi De Silva", "Weng-Fai Wong"], "year": 2021, "MAG papers": [{"PaperId": 3126212707, "PaperTitle": "gram a framework for dynamically mixing precisions in gpu applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Cryptographic Software IP Protection without Compromising Performance or Timing Side-channel Leakage.", "DBLP authors": ["Arnab Kumar Biswas"], "year": 2021, "MAG papers": [{"PaperId": 3128977233, "PaperTitle": "cryptographic software ip protection without compromising performance or timing side channel leakage", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "A Non-Intrusive Tool Chain to Optimize MPSoC End-to-End Systems.", "DBLP authors": ["Maxime France-Pillois", "J\u00e9r\u00f4me Martin", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2021, "MAG papers": [{"PaperId": 3128786894, "PaperTitle": "a non intrusive tool chain to optimize mpsoc end to end systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "Grus: Toward Unified-memory-efficient High-performance Graph Processing on GPU.", "DBLP authors": ["Pengyu Wang", "Jing Wang", "Chao Li", "Jianzong Wang", "Haojin Zhu", "Minyi Guo"], "year": 2021, "MAG papers": [{"PaperId": 3126386565, "PaperTitle": "grus toward unified memory efficient high performance graph processing on gpu", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "PETRA: Persistent Transactional Non-blocking Linked Data Structures.", "DBLP authors": ["Ramin Izadpanah", "Christina L. Peterson", "Yan Solihin", "Damian Dechev"], "year": 2021, "MAG papers": [{"PaperId": 3134062784, "PaperTitle": "petra persistent transactional non blocking linked data structures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "A Reusable Characterization of the Memory System Behavior of SPEC2017 and SPEC2006.", "DBLP authors": ["Muhammad Hassan", "Chang Hyun Park", "David Black-Schaffer"], "year": 2021, "MAG papers": [{"PaperId": 3134718172, "PaperTitle": "a reusable characterization of the memory system behavior of spec2017 and spec2006", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "PERI: A Configurable Posit Enabled RISC-V Core.", "DBLP authors": ["Sugandha Tiwari", "Neel Gala", "Chester Rebeiro", "V. Kamakoti"], "year": 2021, "MAG papers": [{"PaperId": 3152828401, "PaperTitle": "peri a configurable posit enabled risc v core", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology madras": 3.0}}], "source": "ES"}, {"DBLP title": "MC-DeF: Creating Customized CGRAs for Dataflow Applications.", "DBLP authors": ["George Charitopoulos", "Dionisios N. Pnevmatikatos", "Georgi Gaydadjiev"], "year": 2021, "MAG papers": [{"PaperId": 3152726680, "PaperTitle": "mc def creating customized cgras for dataflow applications", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national technical university of athens": 1.0, "imperial college london": 1.0, "technical university of crete": 1.0}}], "source": "ES"}, {"DBLP title": "Acceleration of Parallel-Blocked QR Decomposition of Tall-and-Skinny Matrices on FPGAs.", "DBLP authors": ["Jose M. Rodriguez Borbon", "Junjie Huang", "Bryan M. Wong", "Walid A. Najjar"], "year": 2021, "MAG papers": [{"PaperId": 3161672423, "PaperTitle": "acceleration of parallel blocked qr decomposition of tall and skinny matrices on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Decreasing the Miss Rate and Eliminating the Performance Penalty of a Data Filter Cache.", "DBLP authors": ["Michael Stokes", "David B. Whalley", "Soner \u00d6nder"], "year": 2021, "MAG papers": [{"PaperId": 3160871404, "PaperTitle": "decreasing the miss rate and eliminating the performance penalty of a data filter cache", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"florida state university": 2.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Evaluation of Intel Optane Memory for Managed Workloads.", "DBLP authors": ["Shoaib Akram"], "year": 2021, "MAG papers": [{"PaperId": 3157154645, "PaperTitle": "performance evaluation of intel optane memory for managed workloads", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"australian national university": 1.0}}], "source": "ES"}, {"DBLP title": "GraphPEG: Accelerating Graph Processing on GPUs.", "DBLP authors": ["Ya-Shuai L\u00fc", "Hui Guo", "Libo Huang", "Qi Yu", "Li Shen", "Nong Xiao", "Zhiying Wang"], "year": 2021, "MAG papers": [{"PaperId": 3160477826, "PaperTitle": "graphpeg accelerating graph processing on gpus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "PRISM: Strong Hardware Isolation-based Soft-Error Resilient Multicore Architecture with High Performance and Availability at Low Hardware Overheads.", "DBLP authors": ["Hamza Omar", "Omer Khan"], "year": 2021, "MAG papers": [{"PaperId": 3171256430, "PaperTitle": "prism strong hardware isolation based soft error resilient multicore architecture with high performance and availability at low hardware overheads", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PAVER: Locality Graph-Based Thread Block Scheduling for GPUs.", "DBLP authors": ["Devashree Tripathy", "AmirAli Abdolrashidi", "Laxmi Narayan Bhuyan", "Liang Zhou", "Daniel Wong"], "year": 2021, "MAG papers": [{"PaperId": 3168173119, "PaperTitle": "paver locality graph based thread block scheduling for gpus", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 5.0}}], "source": "ES"}, {"DBLP title": "Automatic Sublining for Efficient Sparse Memory Accesses.", "DBLP authors": ["Wim Heirman", "Stijn Eyerman", "Kristof Du Bois", "Ibrahim Hur"], "year": 2021, "MAG papers": [{"PaperId": 3163331881, "PaperTitle": "automatic sublining for efficient sparse memory accesses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Key-Value Lookups with Node Tracker.", "DBLP authors": ["Mustafa Cavus", "Mohammed Shatnawi", "Resit Sendag", "Augustus K. Uht"], "year": 2021, "MAG papers": [{"PaperId": 3169543748, "PaperTitle": "fast key value lookups with node tracker", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rhode island": 4.0}}], "source": "ES"}, {"DBLP title": "CacheInspector: Reverse Engineering Cache Resources in Public Clouds.", "DBLP authors": ["Weijia Song", "Christina Delimitrou", "Zhiming Shen", "Robbert van Renesse", "Hakim Weatherspoon", "Lotfi Benmohamed", "Frederic J. de Vaulx", "Charif Mahmoudi"], "year": 2021, "MAG papers": [{"PaperId": 3171289365, "PaperTitle": "cacheinspector reverse engineering cache resources in public clouds", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 4.0, "ithaca college": 1.0, "national institute of standards and technology": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding Cache Compression.", "DBLP authors": ["Daniel Rodrigues Carvalho", "Andr\u00e9 Seznec"], "year": 2021, "MAG papers": [{"PaperId": 3170866278, "PaperTitle": "understanding cache compression", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Flynn's Reconciliation: Automating the Register Cache Idiom for Cross-accelerator Programming.", "DBLP authors": ["Daniel Thuerck", "Nicolas Weber", "Roberto Bifulco"], "year": 2021, "MAG papers": [{"PaperId": 3166489582, "PaperTitle": "flynn s reconciliation automating the register cache idiom for cross accelerator programming", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 1.0}}], "source": "ES"}, {"DBLP title": "KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls.", "DBLP authors": ["Jo\u00e3o P. L. de Carvalho", "Braedy Kuzma", "Ivan Korostelev", "Jos\u00e9 Nelson Amaral", "Christopher Barton", "Jos\u00e9 Moreira", "Guido Araujo"], "year": 2021, "MAG papers": [{"PaperId": 3175004880, "PaperTitle": "kernelfarer replacing native code idioms with high performance library calls", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0, "university of alberta": 3.0, "state university of campinas": 2.0}}], "source": "ES"}, {"DBLP title": "Early Address Prediction: Efficient Pipeline Prefetch and Reuse.", "DBLP authors": ["Ricardo Alves", "Stefanos Kaxiras", "David Black-Schaffer"], "year": 2021, "MAG papers": [{"PaperId": 3173074201, "PaperTitle": "early address prediction efficient pipeline prefetch and reuse", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Enhanced System Efficiency while Mitigating Row Hammer.", "DBLP authors": ["Kaustav Goswami", "Dip Sankar Banerjee", "Shirshendu Das"], "year": 2021, "MAG papers": [{"PaperId": 3186069602, "PaperTitle": "towards enhanced system efficiency while mitigating row hammer", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology ropar": 1.0, "indian institute of technology jodhpur": 1.0, "indian institutes of information technology": 1.0}}], "source": "ES"}, {"DBLP title": "All-gather Algorithms Resilient to Imbalanced Process Arrival Patterns.", "DBLP authors": ["Jerzy Proficz"], "year": 2021, "MAG papers": [{"PaperId": 3184165693, "PaperTitle": "all gather algorithms resilient to imbalanced process arrival patterns", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gdansk university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks.", "DBLP authors": ["Rui Xu", "Sheng Ma", "Yaohua Wang", "Xinhai Chen", "Yang Guo"], "year": 2021, "MAG papers": [{"PaperId": 3184376546, "PaperTitle": "configurable multi directional systolic array architecture for convolutional neural networks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "SLO-Aware Inference Scheduler for Heterogeneous Processors in Edge Platforms.", "DBLP authors": ["Wonik Seo", "Sanghoon Cha", "Yeonjae Kim", "Jaehyuk Huh", "Jongse Park"], "year": 2021, "MAG papers": [{"PaperId": 3186289964, "PaperTitle": "slo aware inference scheduler for heterogeneous processors in edge platforms", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Gem5-X: A Many-core Heterogeneous Simulation Platform for Architectural Exploration and Optimization.", "DBLP authors": ["Yasir Mahmood Qureshi", "William Andrew Simon", "Marina Zapater", "Katzalin Olcoz", "David Atienza"], "year": 2021, "MAG papers": [{"PaperId": 3161571687, "PaperTitle": "gem5 x a many core heterogeneous simulation platform for architectural exploration and optimization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "PICO: A Presburger In-bounds Check Optimization for Compiler-based Memory Safety Instrumentations.", "DBLP authors": ["Tina Jung", "Fabian Ritter", "Sebastian Hack"], "year": 2021, "MAG papers": [{"PaperId": 3185662757, "PaperTitle": "pico a presburger in bounds check optimization for compiler based memory safety instrumentations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"saarland university": 3.0}}], "source": "ES"}, {"DBLP title": "Low I/O Intensity-aware Partial GC Scheduling to Reduce Long-tail Latency in SSDs.", "DBLP authors": ["Zhibing Sha", "Jun Li", "Lihao Song", "Jiewen Tang", "Min Huang", "Zhigang Cai", "Lianju Qian", "Jianwei Liao", "Zhiming Liu"], "year": 2021, "MAG papers": [{"PaperId": 3193687774, "PaperTitle": "low i o intensity aware partial gc scheduling to reduce long tail latency in ssds", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southwest university": 8.0}}], "source": "ES"}, {"DBLP title": "Low-precision Logarithmic Number Systems: Beyond Base-2.", "DBLP authors": ["Syed Asad Alam", "James Garland", "David Gregg"], "year": 2021, "MAG papers": [{"PaperId": 3129650016, "PaperTitle": "low precision logarithmic number systems beyond base 2", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"trinity college": 3.0}}, {"PaperId": 3185317953, "PaperTitle": "low precision logarithmic number systems beyond base 2", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"trinity college": 3.0}}], "source": "ES"}, {"DBLP title": "Byte-Select Compression.", "DBLP authors": ["Matthew Tomei", "Shomit Das", "Mohammad Seyedzadeh", "Philip Bedoukian", "Bradford M. Beckmann", "Rakesh Kumar", "David A. Wood"], "year": 2021, "MAG papers": [{"PaperId": 3198221083, "PaperTitle": "byte select compression", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 2.0, "cornell university": 1.0, "advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "CIB-HIER: Centralized Input Buffer Design in Hierarchical High-radix Routers.", "DBLP authors": ["Cunlu Li", "Dezun Dong", "Shazhou Yang", "Xiangke Liao", "Guangyu Sun", "Yongheng Liu"], "year": 2021, "MAG papers": [{"PaperId": 3186815770, "PaperTitle": "cib hier centralized input buffer design in hierarchical high radix routers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 4.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Domain-Specific Multi-Level IR Rewriting for GPU: The Open Earth Compiler for GPU-accelerated Climate Simulation.", "DBLP authors": ["Tobias Gysi", "Christoph M\u00fcller", "Oleksandr Zinenko", "Stephan Herhut", "Eddie Davis", "Tobias Wicky", "Oliver Fuhrer", "Torsten Hoefler", "Tobias Grosser"], "year": 2021, "MAG papers": [{"PaperId": 3196320218, "PaperTitle": "domain specific multi level ir rewriting for gpu the open earth compiler for gpu accelerated climate simulation", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eth zurich": 3.0, "vulcan inc": 3.0, "google": 2.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "System-level Early-stage Modeling and Evaluation of IVR-assisted Processor Power Delivery System.", "DBLP authors": ["An Zou", "Huifeng Zhu", "Jingwen Leng", "Xin He", "Vijay Janapa Reddi", "Christopher D. Gill", "Xuan Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3197339217, "PaperTitle": "system level early stage modeling and evaluation of ivr assisted processor power delivery system", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington university in st louis": 4.0, "shanghai jiao tong university": 1.0, "university of michigan": 1.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures.", "DBLP authors": ["Aninda Manocha", "Tyler Sorensen", "Esin Tureci", "Opeoluwa Matthews", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2021, "MAG papers": [{"PaperId": 3197380272, "PaperTitle": "graphattack optimizing data supply for graph applications on in order multicore architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 4.0, "university of murcia": 1.0, "university of california santa cruz": 1.0}}], "source": "ES"}, {"DBLP title": "Scenario-Aware Program Specialization for Timing Predictability.", "DBLP authors": ["Joscha Benz", "Oliver Bringmann"], "year": 2021, "MAG papers": [{"PaperId": 3197996019, "PaperTitle": "scenario aware program specialization for timing predictability", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tubingen": 2.0}}], "source": "ES"}, {"DBLP title": "WaFFLe: Gated Cache-Ways with Per-Core Fine-Grained DVFS for Reduced On-Chip Temperature and Leakage Consumption.", "DBLP authors": ["Shounak Chakraborty", "Magnus Sj\u00e4lander"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "SortCache: Intelligent Cache Management for Accelerating Sparse Data Workloads.", "DBLP authors": ["Sriseshan Srikanth", "Anirudh Jain", "Thomas M. Conte", "Erik P. DeBenedictis", "Jeanine E. Cook"], "year": 2021, "MAG papers": [{"PaperId": 3197176963, "PaperTitle": "sortcache intelligent cache management for accelerating sparse data workloads", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sandia national laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "Device Hopping: Transparent Mid-Kernel Runtime Switching for Heterogeneous Systems.", "DBLP authors": ["Paul Metzger", "Volker Seeker", "Christian Fensch", "Murray Cole"], "year": 2021, "MAG papers": [{"PaperId": 3195412309, "PaperTitle": "device hopping transparent mid kernel runtime switching for heterogeneous systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 4.0}}], "source": "ES"}, {"DBLP title": "LargeGraph: An Efficient Dependency-Aware GPU-Accelerated Large-Scale Graph Processing.", "DBLP authors": ["Yu Zhang", "Da Peng", "Xiaofei Liao", "Hai Jin", "Haikun Liu", "Lin Gu", "Bingsheng He"], "year": 2021, "MAG papers": [{"PaperId": 3202489111, "PaperTitle": "largegraph an efficient dependency aware gpu accelerated large scale graph processing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 6.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Spiking Neural Networks in Spintronic Computational RAM.", "DBLP authors": ["M. H\u00fcsrev Cilasun", "Salonik Resch", "Zamshed I. Chowdhury", "Erin Olson", "Masoud Zabihi", "Zhengyang Zhao", "Thomas Peterson", "Keshab K. Parhi", "Jianping Wang", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu"], "year": 2021, "MAG papers": [{"PaperId": 3201969852, "PaperTitle": "spiking neural networks in spintronic computational ram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of minnesota": 11.0}}], "source": "ES"}]