

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Sep 13 07:20:32 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |       11|       11|        10|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 14 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 15 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_1_1 = alloca i32 1"   --->   Operation 16 'alloca' 'layer2_output_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_1_2 = alloca i32 1"   --->   Operation 17 'alloca' 'layer2_output_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln55_7_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_7"   --->   Operation 18 'read' 'zext_ln55_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln55_6_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_6"   --->   Operation 19 'read' 'zext_ln55_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln55_5_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_5"   --->   Operation 20 'read' 'zext_ln55_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln55_4_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_4"   --->   Operation 21 'read' 'zext_ln55_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln55_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_3"   --->   Operation 22 'read' 'zext_ln55_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln55_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_2"   --->   Operation 23 'read' 'zext_ln55_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln55_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_1"   --->   Operation 24 'read' 'zext_ln55_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln55_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55"   --->   Operation 25 'read' 'zext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln55_7_cast = zext i15 %zext_ln55_7_read"   --->   Operation 26 'zext' 'zext_ln55_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln55_6_cast = zext i15 %zext_ln55_6_read"   --->   Operation 27 'zext' 'zext_ln55_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln55_5_cast = zext i15 %zext_ln55_5_read"   --->   Operation 28 'zext' 'zext_ln55_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln55_4_cast = zext i15 %zext_ln55_4_read"   --->   Operation 29 'zext' 'zext_ln55_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln55_3_cast = zext i15 %zext_ln55_3_read"   --->   Operation 30 'zext' 'zext_ln55_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln55_2_cast = zext i15 %zext_ln55_2_read"   --->   Operation 31 'zext' 'zext_ln55_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln55_1_cast = zext i15 %zext_ln55_1_read"   --->   Operation 32 'zext' 'zext_ln55_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln55_cast = zext i15 %zext_ln55_read"   --->   Operation 33 'zext' 'zext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:52]   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%icmp_ln52 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:52]   --->   Operation 38 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%add_ln52 = add i2 %i_1, i2 1" [nn.cpp:52]   --->   Operation 39 'add' 'add_ln52' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.64ns)   --->   "%tmp_1 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 7, i9 182, i9 511, i2 %i_1" [nn.cpp:55]   --->   Operation 41 'mux' 'tmp_1' <Predicate = (!icmp_ln52)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i9 %tmp_1" [nn.cpp:55]   --->   Operation 42 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (1.45ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i24 %sext_ln55_1, i24 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 43 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (1.84ns)   --->   "%switch_ln58 = switch i2 %i_1, void %branch5, i2 0, void %for.body31.split.for.body31.split75_crit_edge, i2 1, void %for.body31.split.for.body31.split75_crit_edge17" [nn.cpp:58]   --->   Operation 44 'switch' 'switch_ln58' <Predicate = (!icmp_ln52)> <Delay = 1.84>
ST_1 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln52 = store i2 %add_ln52, i2 %i" [nn.cpp:52]   --->   Operation 45 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body31" [nn.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 47 [1/1] (1.64ns)   --->   "%tmp = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 281, i10 877, i10 947, i2 %i_1" [nn.cpp:55]   --->   Operation 47 'mux' 'tmp' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i10 %tmp" [nn.cpp:55]   --->   Operation 48 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (5.58ns)   --->   "%mul_ln55 = mul i24 %sext_ln55, i24 %zext_ln55_cast" [nn.cpp:55]   --->   Operation 49 'mul' 'mul_ln55' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [2/3] (1.45ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i24 %sext_ln55_1, i24 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 50 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln55, i32 8, i32 23" [nn.cpp:55]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.64ns)   --->   "%tmp_2 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 35, i9 6, i9 378, i2 %i_1" [nn.cpp:55]   --->   Operation 52 'mux' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i9 %tmp_2" [nn.cpp:55]   --->   Operation 53 'sext' 'sext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_2, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 54 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i24 %sext_ln55_1, i24 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 55 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:55]   --->   Operation 56 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i24 %shl_ln1, i24 %mul_ln55_1" [nn.cpp:55]   --->   Operation 57 'add' 'add_ln55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_2, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 58 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (1.64ns)   --->   "%tmp_3 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 112, i9 357, i9 372, i2 %i_1" [nn.cpp:55]   --->   Operation 59 'mux' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i9 %tmp_3" [nn.cpp:55]   --->   Operation 60 'sext' 'sext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_3, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 61 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i24 %shl_ln1, i24 %mul_ln55_1" [nn.cpp:55]   --->   Operation 62 'add' 'add_ln55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_2, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 63 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55, i32 8, i32 23" [nn.cpp:55]   --->   Operation 64 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:55]   --->   Operation 65 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_1 = add i24 %shl_ln55_1, i24 %mul_ln55_2" [nn.cpp:55]   --->   Operation 66 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_3, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 67 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (1.64ns)   --->   "%tmp_4 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 379, i9 142, i9 42, i2 %i_1" [nn.cpp:55]   --->   Operation 68 'mux' 'tmp_4' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i9 %tmp_4" [nn.cpp:55]   --->   Operation 69 'sext' 'sext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_4, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 70 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_1 = add i24 %shl_ln55_1, i24 %mul_ln55_2" [nn.cpp:55]   --->   Operation 71 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_3, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 72 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_1, i32 8, i32 23" [nn.cpp:55]   --->   Operation 73 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:55]   --->   Operation 74 'bitconcatenate' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_2 = add i24 %shl_ln55_2, i24 %mul_ln55_3" [nn.cpp:55]   --->   Operation 75 'add' 'add_ln55_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_4, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 76 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (1.64ns)   --->   "%tmp_5 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 419, i9 43, i9 261, i2 %i_1" [nn.cpp:55]   --->   Operation 77 'mux' 'tmp_5' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i9 %tmp_5" [nn.cpp:55]   --->   Operation 78 'sext' 'sext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i24 %sext_ln55_5, i24 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 79 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 80 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_2 = add i24 %shl_ln55_2, i24 %mul_ln55_3" [nn.cpp:55]   --->   Operation 80 'add' 'add_ln55_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_4, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 81 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_2, i32 8, i32 23" [nn.cpp:55]   --->   Operation 82 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:55]   --->   Operation 83 'bitconcatenate' 'shl_ln55_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_3 = add i24 %shl_ln55_3, i24 %mul_ln55_4" [nn.cpp:55]   --->   Operation 84 'add' 'add_ln55_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i24 %sext_ln55_5, i24 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 85 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (1.64ns)   --->   "%tmp_6 = mux i9 @_ssdm_op_Mux.ap_auto.3i9.i2, i9 20, i9 228, i9 486, i2 %i_1" [nn.cpp:55]   --->   Operation 86 'mux' 'tmp_6' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i9 %tmp_6" [nn.cpp:55]   --->   Operation 87 'sext' 'sext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_6, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 88 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_3 = add i24 %shl_ln55_3, i24 %mul_ln55_4" [nn.cpp:55]   --->   Operation 89 'add' 'add_ln55_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i24 %sext_ln55_5, i24 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 90 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_3, i32 8, i32 23" [nn.cpp:55]   --->   Operation 91 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:55]   --->   Operation 92 'bitconcatenate' 'shl_ln55_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_4 = add i24 %shl_ln55_4, i24 %mul_ln55_5" [nn.cpp:55]   --->   Operation 93 'add' 'add_ln55_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_6, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 94 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (1.64ns)   --->   "%tmp_7 = mux i10 @_ssdm_op_Mux.ap_auto.3i10.i2, i10 707, i10 1022, i10 206, i2 %i_1" [nn.cpp:55]   --->   Operation 95 'mux' 'tmp_7' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i10 %tmp_7" [nn.cpp:55]   --->   Operation 96 'sext' 'sext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_7, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 97 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_4 = add i24 %shl_ln55_4, i24 %mul_ln55_5" [nn.cpp:55]   --->   Operation 98 'add' 'add_ln55_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_6, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 99 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_4, i32 8, i32 23" [nn.cpp:55]   --->   Operation 100 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:55]   --->   Operation 101 'bitconcatenate' 'shl_ln55_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_5 = add i24 %shl_ln55_5, i24 %mul_ln55_6" [nn.cpp:55]   --->   Operation 102 'add' 'add_ln55_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_7, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 103 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_5 = add i24 %shl_ln55_5, i24 %mul_ln55_6" [nn.cpp:55]   --->   Operation 104 'add' 'add_ln55_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_7, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 105 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_5, i32 8, i32 23" [nn.cpp:55]   --->   Operation 106 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln55_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:55]   --->   Operation 107 'bitconcatenate' 'shl_ln55_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_6 = add i24 %shl_ln55_6, i24 %mul_ln55_7" [nn.cpp:55]   --->   Operation 108 'add' 'add_ln55_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 123 'load' 'max_val_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 124 'load' 'layer2_output_1_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%layer2_output_1_1_load = load i16 %layer2_output_1_1"   --->   Operation 125 'load' 'layer2_output_1_1_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%layer2_output_1_2_load = load i16 %layer2_output_1_2"   --->   Operation 126 'load' 'layer2_output_1_2_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_03_out, i16 %layer2_output_1_2_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_02_out, i16 %layer2_output_1_1_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_0_01_out, i16 %layer2_output_1_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:52]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [nn.cpp:52]   --->   Operation 110 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_6 = add i24 %shl_ln55_6, i24 %mul_ln55_7" [nn.cpp:55]   --->   Operation 111 'add' 'add_ln55_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_1_4)   --->   "%trunc_ln55_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_6, i32 8, i32 23" [nn.cpp:55]   --->   Operation 112 'partselect' 'trunc_ln55_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_1_4)   --->   "%tmp_8 = mux i6 @_ssdm_op_Mux.ap_auto.3i6.i2, i6 34, i6 7, i6 11, i2 %i_1" [nn.cpp:57]   --->   Operation 113 'mux' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node layer2_output_1_4)   --->   "%sext_ln57 = sext i6 %tmp_8" [nn.cpp:57]   --->   Operation 114 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (2.14ns) (out node of the LUT)   --->   "%layer2_output_1_4 = add i16 %sext_ln57, i16 %trunc_ln55_7" [nn.cpp:57]   --->   Operation 115 'add' 'layer2_output_1_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln58 = store i16 %layer2_output_1_4, i16 %layer2_output_1_1" [nn.cpp:58]   --->   Operation 116 'store' 'store_ln58' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body31.split75" [nn.cpp:58]   --->   Operation 117 'br' 'br_ln58' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln58 = store i16 %layer2_output_1_4, i16 %layer2_output_1" [nn.cpp:58]   --->   Operation 118 'store' 'store_ln58' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln58 = store i16 %layer2_output_1_4, i16 %max_val" [nn.cpp:58]   --->   Operation 119 'store' 'store_ln58' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body31.split75" [nn.cpp:58]   --->   Operation 120 'br' 'br_ln58' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln58 = store i16 %layer2_output_1_4, i16 %layer2_output_1_2" [nn.cpp:58]   --->   Operation 121 'store' 'store_ln58' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body31.split75" [nn.cpp:58]   --->   Operation 122 'br' 'br_ln58' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000000]
max_val                (alloca           ) [ 01111111111]
layer2_output_1        (alloca           ) [ 01111111111]
layer2_output_1_1      (alloca           ) [ 01111111111]
layer2_output_1_2      (alloca           ) [ 01111111111]
zext_ln55_7_read       (read             ) [ 00000000000]
zext_ln55_6_read       (read             ) [ 00000000000]
zext_ln55_5_read       (read             ) [ 00000000000]
zext_ln55_4_read       (read             ) [ 00000000000]
zext_ln55_3_read       (read             ) [ 00000000000]
zext_ln55_2_read       (read             ) [ 00000000000]
zext_ln55_1_read       (read             ) [ 00000000000]
zext_ln55_read         (read             ) [ 00000000000]
zext_ln55_7_cast       (zext             ) [ 01111111110]
zext_ln55_6_cast       (zext             ) [ 01111111100]
zext_ln55_5_cast       (zext             ) [ 01111111000]
zext_ln55_4_cast       (zext             ) [ 01111110000]
zext_ln55_3_cast       (zext             ) [ 01111100000]
zext_ln55_2_cast       (zext             ) [ 01111000000]
zext_ln55_1_cast       (zext             ) [ 01110000000]
zext_ln55_cast         (zext             ) [ 01100000000]
store_ln0              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
i_1                    (load             ) [ 01111111111]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
icmp_ln52              (icmp             ) [ 01111111110]
add_ln52               (add              ) [ 00000000000]
br_ln52                (br               ) [ 00000000000]
tmp_1                  (mux              ) [ 00000000000]
sext_ln55_1            (sext             ) [ 01110000000]
switch_ln58            (switch           ) [ 00000000000]
store_ln52             (store            ) [ 00000000000]
br_ln52                (br               ) [ 00000000000]
tmp                    (mux              ) [ 00000000000]
sext_ln55              (sext             ) [ 00000000000]
mul_ln55               (mul              ) [ 00000000000]
tmp_s                  (partselect       ) [ 01010000000]
tmp_2                  (mux              ) [ 00000000000]
sext_ln55_2            (sext             ) [ 01011000000]
mul_ln55_1             (mul              ) [ 01001000000]
shl_ln1                (bitconcatenate   ) [ 01001000000]
tmp_3                  (mux              ) [ 00000000000]
sext_ln55_3            (sext             ) [ 01001100000]
add_ln55               (add              ) [ 00000000000]
mul_ln55_2             (mul              ) [ 01000100000]
tmp_9                  (partselect       ) [ 00000000000]
shl_ln55_1             (bitconcatenate   ) [ 01000100000]
tmp_4                  (mux              ) [ 00000000000]
sext_ln55_4            (sext             ) [ 01000110000]
add_ln55_1             (add              ) [ 00000000000]
mul_ln55_3             (mul              ) [ 01000010000]
tmp_10                 (partselect       ) [ 00000000000]
shl_ln55_2             (bitconcatenate   ) [ 01000010000]
tmp_5                  (mux              ) [ 00000000000]
sext_ln55_5            (sext             ) [ 01000011000]
add_ln55_2             (add              ) [ 00000000000]
mul_ln55_4             (mul              ) [ 01000001000]
tmp_11                 (partselect       ) [ 00000000000]
shl_ln55_3             (bitconcatenate   ) [ 01000001000]
tmp_6                  (mux              ) [ 00000000000]
sext_ln55_6            (sext             ) [ 01000001100]
add_ln55_3             (add              ) [ 00000000000]
mul_ln55_5             (mul              ) [ 01000000100]
tmp_12                 (partselect       ) [ 00000000000]
shl_ln55_4             (bitconcatenate   ) [ 01000000100]
tmp_7                  (mux              ) [ 00000000000]
sext_ln55_7            (sext             ) [ 01000000110]
add_ln55_4             (add              ) [ 00000000000]
mul_ln55_6             (mul              ) [ 01000000010]
tmp_13                 (partselect       ) [ 00000000000]
shl_ln55_5             (bitconcatenate   ) [ 01000000010]
add_ln55_5             (add              ) [ 00000000000]
mul_ln55_7             (mul              ) [ 01000000001]
tmp_14                 (partselect       ) [ 00000000000]
shl_ln55_6             (bitconcatenate   ) [ 01000000001]
speclooptripcount_ln52 (speclooptripcount) [ 00000000000]
specloopname_ln52      (specloopname     ) [ 00000000000]
add_ln55_6             (add              ) [ 00000000000]
trunc_ln55_7           (partselect       ) [ 00000000000]
tmp_8                  (mux              ) [ 00000000000]
sext_ln57              (sext             ) [ 00000000000]
layer2_output_1_4      (add              ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
br_ln58                (br               ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
br_ln58                (br               ) [ 00000000000]
store_ln58             (store            ) [ 00000000000]
br_ln58                (br               ) [ 00000000000]
max_val_load           (load             ) [ 00000000000]
layer2_output_1_load   (load             ) [ 00000000000]
layer2_output_1_1_load (load             ) [ 00000000000]
layer2_output_1_2_load (load             ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln55">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln55_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln55_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln55_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln55_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln55_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln55_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln55_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_2_03_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_1_02_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_0_01_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_val_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i9.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i10.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i6.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="max_val_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer2_output_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer2_output_1_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer2_output_1_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln55_7_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_7_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln55_6_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="15" slack="0"/>
<pin id="151" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_6_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln55_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="0"/>
<pin id="157" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_5_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln55_4_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="15" slack="0"/>
<pin id="163" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_4_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln55_3_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="15" slack="0"/>
<pin id="169" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_3_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln55_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="0"/>
<pin id="175" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_2_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln55_1_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="15" slack="0"/>
<pin id="181" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_1_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln55_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="0"/>
<pin id="187" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln0_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln0_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln0_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln55_7_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_7_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln55_6_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_6_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln55_5_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_5_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln55_4_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln55_3_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln55_2_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln55_1_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln55_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_1_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln52_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln52_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="0" index="4" bw="2" slack="0"/>
<pin id="276" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln55_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln52_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="0" index="3" bw="8" slack="0"/>
<pin id="296" dir="0" index="4" bw="2" slack="1"/>
<pin id="297" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln55_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mul_ln55_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="15" slack="1"/>
<pin id="309" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="0" index="3" bw="9" slack="0"/>
<pin id="326" dir="0" index="4" bw="2" slack="1"/>
<pin id="327" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln55_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="1"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="0" index="2" bw="9" slack="0"/>
<pin id="347" dir="0" index="3" bw="9" slack="0"/>
<pin id="348" dir="0" index="4" bw="2" slack="2"/>
<pin id="349" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln55_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="24" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln55_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="0" index="2" bw="9" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="0" index="4" bw="2" slack="3"/>
<pin id="381" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln55_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_4/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln55_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_2/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="9" slack="0"/>
<pin id="412" dir="0" index="4" bw="2" slack="4"/>
<pin id="413" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln55_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_5/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_11_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="24" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln55_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_3/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_6_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="0" index="2" bw="9" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="0" index="4" bw="2" slack="5"/>
<pin id="445" dir="1" index="5" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln55_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_6/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="24" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln55_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_4/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="0" index="2" bw="2" slack="0"/>
<pin id="475" dir="0" index="3" bw="9" slack="0"/>
<pin id="476" dir="0" index="4" bw="2" slack="6"/>
<pin id="477" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln55_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_7/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_13_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln55_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_5/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_14_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="0" index="1" bw="24" slack="0"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln55_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_6/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln55_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="0" index="1" bw="24" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_7/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="0" index="4" bw="2" slack="9"/>
<pin id="535" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln57_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="layer2_output_1_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer2_output_1_4/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln58_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="9"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln58_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="9"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln58_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="9"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln58_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="9"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="max_val_load_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="8"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="layer2_output_1_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="8"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_load/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="layer2_output_1_1_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="8"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_1_load/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="layer2_output_1_2_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="8"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_2_load/9 "/>
</bind>
</comp>

<comp id="586" class="1007" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="15" slack="0"/>
<pin id="589" dir="0" index="2" bw="24" slack="0"/>
<pin id="590" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_1/1 add_ln55/3 "/>
</bind>
</comp>

<comp id="595" class="1007" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="15" slack="1"/>
<pin id="598" dir="0" index="2" bw="24" slack="0"/>
<pin id="599" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_2/2 add_ln55_1/4 "/>
</bind>
</comp>

<comp id="603" class="1007" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="15" slack="2"/>
<pin id="606" dir="0" index="2" bw="24" slack="0"/>
<pin id="607" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_3/3 add_ln55_2/5 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="15" slack="3"/>
<pin id="614" dir="0" index="2" bw="24" slack="0"/>
<pin id="615" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_4/4 add_ln55_3/6 "/>
</bind>
</comp>

<comp id="619" class="1007" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="0" index="1" bw="15" slack="4"/>
<pin id="622" dir="0" index="2" bw="24" slack="0"/>
<pin id="623" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_5/5 add_ln55_4/7 "/>
</bind>
</comp>

<comp id="627" class="1007" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="0" index="1" bw="15" slack="5"/>
<pin id="630" dir="0" index="2" bw="24" slack="0"/>
<pin id="631" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_6/6 add_ln55_5/8 "/>
</bind>
</comp>

<comp id="635" class="1007" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="15" slack="6"/>
<pin id="638" dir="0" index="2" bw="24" slack="0"/>
<pin id="639" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_7/7 add_ln55_6/9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="650" class="1005" name="max_val_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="8"/>
<pin id="652" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="656" class="1005" name="layer2_output_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="8"/>
<pin id="658" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="layer2_output_1_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="8"/>
<pin id="664" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output_1_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="layer2_output_1_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="8"/>
<pin id="670" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer2_output_1_2 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln55_7_cast_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="24" slack="6"/>
<pin id="676" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln55_7_cast "/>
</bind>
</comp>

<comp id="679" class="1005" name="zext_ln55_6_cast_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="5"/>
<pin id="681" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln55_6_cast "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln55_5_cast_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="24" slack="4"/>
<pin id="686" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln55_5_cast "/>
</bind>
</comp>

<comp id="689" class="1005" name="zext_ln55_4_cast_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="24" slack="3"/>
<pin id="691" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln55_4_cast "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln55_3_cast_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="24" slack="2"/>
<pin id="696" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln55_3_cast "/>
</bind>
</comp>

<comp id="699" class="1005" name="zext_ln55_2_cast_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="1"/>
<pin id="701" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_2_cast "/>
</bind>
</comp>

<comp id="704" class="1005" name="zext_ln55_1_cast_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="1"/>
<pin id="706" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1_cast "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln55_cast_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="24" slack="1"/>
<pin id="711" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_cast "/>
</bind>
</comp>

<comp id="714" class="1005" name="i_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="1"/>
<pin id="716" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln52_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="8"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln55_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="24" slack="1"/>
<pin id="732" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_s_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="740" class="1005" name="sext_ln55_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="1"/>
<pin id="742" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="shl_ln1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="1"/>
<pin id="747" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sext_ln55_3_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="1"/>
<pin id="752" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_3 "/>
</bind>
</comp>

<comp id="755" class="1005" name="shl_ln55_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="24" slack="1"/>
<pin id="757" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln55_4_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="24" slack="1"/>
<pin id="762" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_4 "/>
</bind>
</comp>

<comp id="765" class="1005" name="shl_ln55_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="1"/>
<pin id="767" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_2 "/>
</bind>
</comp>

<comp id="770" class="1005" name="sext_ln55_5_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="24" slack="1"/>
<pin id="772" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_5 "/>
</bind>
</comp>

<comp id="775" class="1005" name="shl_ln55_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="24" slack="1"/>
<pin id="777" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="sext_ln55_6_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="24" slack="1"/>
<pin id="782" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_6 "/>
</bind>
</comp>

<comp id="785" class="1005" name="shl_ln55_4_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="24" slack="1"/>
<pin id="787" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_4 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sext_ln55_7_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="24" slack="1"/>
<pin id="792" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_7 "/>
</bind>
</comp>

<comp id="795" class="1005" name="shl_ln55_5_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="24" slack="1"/>
<pin id="797" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_5 "/>
</bind>
</comp>

<comp id="800" class="1005" name="shl_ln55_6_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="1"/>
<pin id="802" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="120" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="120" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="120" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="120" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="142" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="148" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="154" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="160" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="166" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="172" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="178" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="184" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="281"><net_src comp="255" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="285"><net_src comp="270" pin="5"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="264" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="321" pin="5"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="343" pin="5"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="372"><net_src comp="70" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="358" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="80" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="375" pin="5"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="390" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="90" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="407" pin="5"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="422" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="446"><net_src comp="42" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="96" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="439" pin="5"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="454" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="100" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="102" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="471" pin="5"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="486" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="503" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="536"><net_src comp="112" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="114" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="116" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="118" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="543"><net_src comp="529" pin="5"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="520" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="544" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="544" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="544" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="591"><net_src comp="282" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="242" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="336" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="586" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="600"><net_src comp="332" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="367" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="602"><net_src comp="595" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="608"><net_src comp="354" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="399" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="616"><net_src comp="386" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="431" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="618"><net_src comp="611" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="624"><net_src comp="418" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="463" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="626"><net_src comp="619" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="632"><net_src comp="450" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="495" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="634"><net_src comp="627" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="640"><net_src comp="482" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="512" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="642"><net_src comp="635" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="646"><net_src comp="122" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="653"><net_src comp="126" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="659"><net_src comp="130" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="665"><net_src comp="134" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="671"><net_src comp="138" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="677"><net_src comp="218" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="682"><net_src comp="222" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="687"><net_src comp="226" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="692"><net_src comp="230" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="697"><net_src comp="234" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="702"><net_src comp="238" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="707"><net_src comp="242" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="712"><net_src comp="246" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="717"><net_src comp="255" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="375" pin=4"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="529" pin=4"/></net>

<net id="729"><net_src comp="258" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="282" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="738"><net_src comp="311" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="743"><net_src comp="332" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="748"><net_src comp="336" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="753"><net_src comp="354" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="758"><net_src comp="367" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="763"><net_src comp="386" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="768"><net_src comp="399" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="773"><net_src comp="418" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="778"><net_src comp="431" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="783"><net_src comp="450" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="788"><net_src comp="463" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="793"><net_src comp="482" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="798"><net_src comp="495" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="803"><net_src comp="512" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="635" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_output_2_03_out | {9 }
	Port: layer2_output_1_02_out | {9 }
	Port: layer2_output_0_01_out | {9 }
	Port: max_val_out | {9 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_4 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_5 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_6 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_52_3 : zext_ln55_7 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		tmp_1 : 2
		sext_ln55_1 : 3
		mul_ln55_1 : 4
		switch_ln58 : 2
		store_ln52 : 3
	State 2
		sext_ln55 : 1
		mul_ln55 : 2
		tmp_s : 3
		sext_ln55_2 : 1
		mul_ln55_2 : 2
	State 3
		add_ln55 : 1
		sext_ln55_3 : 1
		mul_ln55_3 : 2
	State 4
		tmp_9 : 1
		shl_ln55_1 : 2
		add_ln55_1 : 3
		sext_ln55_4 : 1
		mul_ln55_4 : 2
	State 5
		tmp_10 : 1
		shl_ln55_2 : 2
		add_ln55_2 : 3
		sext_ln55_5 : 1
		mul_ln55_5 : 2
	State 6
		tmp_11 : 1
		shl_ln55_3 : 2
		add_ln55_3 : 3
		sext_ln55_6 : 1
		mul_ln55_6 : 2
	State 7
		tmp_12 : 1
		shl_ln55_4 : 2
		add_ln55_4 : 3
		sext_ln55_7 : 1
		mul_ln55_7 : 2
	State 8
		tmp_13 : 1
		shl_ln55_5 : 2
		add_ln55_5 : 3
	State 9
		tmp_14 : 1
		shl_ln55_6 : 2
		add_ln55_6 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		trunc_ln55_7 : 1
		sext_ln57 : 1
		layer2_output_1_4 : 2
		store_ln58 : 3
		store_ln58 : 3
		store_ln58 : 3
		store_ln58 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_270         |    0    |    0    |    13   |
|          |          tmp_fu_291          |    0    |    0    |    13   |
|          |         tmp_2_fu_321         |    0    |    0    |    13   |
|          |         tmp_3_fu_343         |    0    |    0    |    13   |
|    mux   |         tmp_4_fu_375         |    0    |    0    |    13   |
|          |         tmp_5_fu_407         |    0    |    0    |    13   |
|          |         tmp_6_fu_439         |    0    |    0    |    13   |
|          |         tmp_7_fu_471         |    0    |    0    |    13   |
|          |         tmp_8_fu_529         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln52_fu_264       |    0    |    0    |    10   |
|          |   layer2_output_1_4_fu_544   |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln52_fu_258       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln55_fu_306       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_586          |    1    |    0    |    0    |
|          |          grp_fu_595          |    1    |    0    |    0    |
|          |          grp_fu_603          |    1    |    0    |    0    |
|  muladd  |          grp_fu_611          |    1    |    0    |    0    |
|          |          grp_fu_619          |    1    |    0    |    0    |
|          |          grp_fu_627          |    1    |    0    |    0    |
|          |          grp_fu_635          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | zext_ln55_7_read_read_fu_142 |    0    |    0    |    0    |
|          | zext_ln55_6_read_read_fu_148 |    0    |    0    |    0    |
|          | zext_ln55_5_read_read_fu_154 |    0    |    0    |    0    |
|   read   | zext_ln55_4_read_read_fu_160 |    0    |    0    |    0    |
|          | zext_ln55_3_read_read_fu_166 |    0    |    0    |    0    |
|          | zext_ln55_2_read_read_fu_172 |    0    |    0    |    0    |
|          | zext_ln55_1_read_read_fu_178 |    0    |    0    |    0    |
|          |  zext_ln55_read_read_fu_184  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_190    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_197    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_204    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_211    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln55_7_cast_fu_218   |    0    |    0    |    0    |
|          |    zext_ln55_6_cast_fu_222   |    0    |    0    |    0    |
|          |    zext_ln55_5_cast_fu_226   |    0    |    0    |    0    |
|   zext   |    zext_ln55_4_cast_fu_230   |    0    |    0    |    0    |
|          |    zext_ln55_3_cast_fu_234   |    0    |    0    |    0    |
|          |    zext_ln55_2_cast_fu_238   |    0    |    0    |    0    |
|          |    zext_ln55_1_cast_fu_242   |    0    |    0    |    0    |
|          |     zext_ln55_cast_fu_246    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln55_1_fu_282      |    0    |    0    |    0    |
|          |       sext_ln55_fu_302       |    0    |    0    |    0    |
|          |      sext_ln55_2_fu_332      |    0    |    0    |    0    |
|          |      sext_ln55_3_fu_354      |    0    |    0    |    0    |
|   sext   |      sext_ln55_4_fu_386      |    0    |    0    |    0    |
|          |      sext_ln55_5_fu_418      |    0    |    0    |    0    |
|          |      sext_ln55_6_fu_450      |    0    |    0    |    0    |
|          |      sext_ln55_7_fu_482      |    0    |    0    |    0    |
|          |       sext_ln57_fu_540       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_311         |    0    |    0    |    0    |
|          |         tmp_9_fu_358         |    0    |    0    |    0    |
|          |         tmp_10_fu_390        |    0    |    0    |    0    |
|partselect|         tmp_11_fu_422        |    0    |    0    |    0    |
|          |         tmp_12_fu_454        |    0    |    0    |    0    |
|          |         tmp_13_fu_486        |    0    |    0    |    0    |
|          |         tmp_14_fu_503        |    0    |    0    |    0    |
|          |      trunc_ln55_7_fu_520     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln1_fu_336        |    0    |    0    |    0    |
|          |       shl_ln55_1_fu_367      |    0    |    0    |    0    |
|          |       shl_ln55_2_fu_399      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln55_3_fu_431      |    0    |    0    |    0    |
|          |       shl_ln55_4_fu_463      |    0    |    0    |    0    |
|          |       shl_ln55_5_fu_495      |    0    |    0    |    0    |
|          |       shl_ln55_6_fu_512      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |    0    |   166   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_714       |    2   |
|        i_reg_643        |    2   |
|    icmp_ln52_reg_726    |    1   |
|layer2_output_1_1_reg_662|   16   |
|layer2_output_1_2_reg_668|   16   |
| layer2_output_1_reg_656 |   16   |
|     max_val_reg_650     |   16   |
|   sext_ln55_1_reg_730   |   24   |
|   sext_ln55_2_reg_740   |   24   |
|   sext_ln55_3_reg_750   |   24   |
|   sext_ln55_4_reg_760   |   24   |
|   sext_ln55_5_reg_770   |   24   |
|   sext_ln55_6_reg_780   |   24   |
|   sext_ln55_7_reg_790   |   24   |
|     shl_ln1_reg_745     |   24   |
|    shl_ln55_1_reg_755   |   24   |
|    shl_ln55_2_reg_765   |   24   |
|    shl_ln55_3_reg_775   |   24   |
|    shl_ln55_4_reg_785   |   24   |
|    shl_ln55_5_reg_795   |   24   |
|    shl_ln55_6_reg_800   |   24   |
|      tmp_s_reg_735      |   16   |
| zext_ln55_1_cast_reg_704|   24   |
| zext_ln55_2_cast_reg_699|   24   |
| zext_ln55_3_cast_reg_694|   24   |
| zext_ln55_4_cast_reg_689|   24   |
| zext_ln55_5_cast_reg_684|   24   |
| zext_ln55_6_cast_reg_679|   24   |
| zext_ln55_7_cast_reg_674|   24   |
|  zext_ln55_cast_reg_709 |   24   |
+-------------------------+--------+
|          Total          |   613  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_586 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_586 |  p1  |   2  |  15  |   30   ||    9    |
| grp_fu_595 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_603 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_611 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_619 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_627 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_635 |  p0  |   3  |  10  |   30   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   222  ||  13.107 ||   100   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   100  |
|  Register |    -   |    -   |   613  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   613  |   266  |
+-----------+--------+--------+--------+--------+
