{
  "module_name": "frontend.json",
  "hash_id": "c1cce04b1d7bc1e076981e5efb0b18ee3711a40c6aa8a68b342891be1b202ce0",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/frontend.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x2505e\",\n    \"EventName\": \"PM_BACK_BR_CMPL\",\n    \"BriefDescription\": \"Branch instruction completed with a target address less than current instruction address\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10068\",\n    \"EventName\": \"PM_BRU_FIN\",\n    \"BriefDescription\": \"Branch Instruction Finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20036\",\n    \"EventName\": \"PM_BR_2PATH\",\n    \"BriefDescription\": \"two path branch\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40060\",\n    \"EventName\": \"PM_BR_CMPL\",\n    \"BriefDescription\": \"Branch Instruction completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x400f6\",\n    \"EventName\": \"PM_BR_MPRED_CMPL\",\n    \"BriefDescription\": \"Number of Branch Mispredicts\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200fa\",\n    \"EventName\": \"PM_BR_TAKEN_CMPL\",\n    \"BriefDescription\": \"New event for Branch Taken\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10018\",\n    \"EventName\": \"PM_IC_DEMAND_CYC\",\n    \"BriefDescription\": \"Cycles when a demand ifetch was pending\",\n    \"PublicDescription\": \"Demand ifetch pending\"\n  },\n  {\n    \"EventCode\": \"0x100f6\",\n    \"EventName\": \"PM_IERAT_RELOAD\",\n    \"BriefDescription\": \"Number of I-ERAT reloads\",\n    \"PublicDescription\": \"IERAT Reloaded (Miss)\"\n  },\n  {\n    \"EventCode\": \"0x4006a\",\n    \"EventName\": \"PM_IERAT_RELOAD_16M\",\n    \"BriefDescription\": \"IERAT Reloaded (Miss) for a 16M page\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20064\",\n    \"EventName\": \"PM_IERAT_RELOAD_4K\",\n    \"BriefDescription\": \"IERAT Miss (Not implemented as DI on POWER6)\",\n    \"PublicDescription\": \"IERAT Reloaded (Miss) for a 4k page\"\n  },\n  {\n    \"EventCode\": \"0x3006a\",\n    \"EventName\": \"PM_IERAT_RELOAD_64K\",\n    \"BriefDescription\": \"IERAT Reloaded (Miss) for a 64k page\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x14050\",\n    \"EventName\": \"PM_INST_CHIP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was chip pump (prediction=correct) for an instruction fetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x2\",\n    \"EventName\": \"PM_INST_CMPL\",\n    \"BriefDescription\": \"Number of PowerPC Instructions that completed\",\n    \"PublicDescription\": \"PPC Instructions Finished (completed)\"\n  },\n  {\n    \"EventCode\": \"0x200f2\",\n    \"EventName\": \"PM_INST_DISP\",\n    \"BriefDescription\": \"PPC Dispatched\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x44048\",\n    \"EventName\": \"PM_INST_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x34048\",\n    \"EventName\": \"PM_INST_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x3404c\",\n    \"EventName\": \"PM_INST_FROM_DL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x4404c\",\n    \"EventName\": \"PM_INST_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x14042\",\n    \"EventName\": \"PM_INST_FROM_L2\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x1404e\",\n    \"EventName\": \"PM_INST_FROM_L2MISS\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L2 due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x34040\",\n    \"EventName\": \"PM_INST_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x44040\",\n    \"EventName\": \"PM_INST_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24040\",\n    \"EventName\": \"PM_INST_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x14040\",\n    \"EventName\": \"PM_INST_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 without conflict due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x44042\",\n    \"EventName\": \"PM_INST_FROM_L3\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x300fa\",\n    \"EventName\": \"PM_INST_FROM_L3MISS\",\n    \"BriefDescription\": \"Marked instruction was reloaded from a location beyond the local chiplet\",\n    \"PublicDescription\": \"Inst from L3 miss\"\n  },\n  {\n    \"EventCode\": \"0x4404e\",\n    \"EventName\": \"PM_INST_FROM_L3MISS_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x34042\",\n    \"EventName\": \"PM_INST_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24042\",\n    \"EventName\": \"PM_INST_FROM_L3_MEPF\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x14044\",\n    \"EventName\": \"PM_INST_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without conflict due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x1404c\",\n    \"EventName\": \"PM_INST_FROM_LL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's L4 cache due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from the local chip's L4 cache due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24048\",\n    \"EventName\": \"PM_INST_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from the local chip's Memory due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x2404c\",\n    \"EventName\": \"PM_INST_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x4404a\",\n    \"EventName\": \"PM_INST_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x14048\",\n    \"EventName\": \"PM_INST_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24046\",\n    \"EventName\": \"PM_INST_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x1404a\",\n    \"EventName\": \"PM_INST_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x2404a\",\n    \"EventName\": \"PM_INST_FROM_RL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x3404a\",\n    \"EventName\": \"PM_INST_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24050\",\n    \"EventName\": \"PM_INST_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was group pump (prediction=correct) for an instruction fetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x24052\",\n    \"EventName\": \"PM_INST_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro\"\n  },\n  {\n    \"EventCode\": \"0x14052\",\n    \"EventName\": \"PM_INST_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x1003a\",\n    \"EventName\": \"PM_INST_IMC_MATCH_CMPL\",\n    \"BriefDescription\": \"IMC Match Count ( Not architected in P8)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x14054\",\n    \"EventName\": \"PM_INST_PUMP_CPRED\",\n    \"BriefDescription\": \"Pump prediction correct. Counts across all types of pumps for an instruction fetch\",\n    \"PublicDescription\": \"Pump prediction correct. Counts across all types of pumpsfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x44052\",\n    \"EventName\": \"PM_INST_PUMP_MPRED\",\n    \"BriefDescription\": \"Pump misprediction. Counts across all types of pumps for an instruction fetch\",\n    \"PublicDescription\": \"Pump Mis prediction Counts across all types of pumpsfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x34050\",\n    \"EventName\": \"PM_INST_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump (prediction=correct) for an instruction fetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was system pump for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x34052\",\n    \"EventName\": \"PM_INST_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for an instruction fetch\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or\"\n  },\n  {\n    \"EventCode\": \"0x44050\",\n    \"EventName\": \"PM_INST_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x45048\",\n    \"EventName\": \"PM_IPTEG_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x35048\",\n    \"EventName\": \"PM_IPTEG_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3504c\",\n    \"EventName\": \"PM_IPTEG_FROM_DL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4504c\",\n    \"EventName\": \"PM_IPTEG_FROM_DMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15042\",\n    \"EventName\": \"PM_IPTEG_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1504e\",\n    \"EventName\": \"PM_IPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x25040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x45042\",\n    \"EventName\": \"PM_IPTEG_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4504e\",\n    \"EventName\": \"PM_IPTEG_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x35042\",\n    \"EventName\": \"PM_IPTEG_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x25042\",\n    \"EventName\": \"PM_IPTEG_FROM_L3_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15044\",\n    \"EventName\": \"PM_IPTEG_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1504c\",\n    \"EventName\": \"PM_IPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x25048\",\n    \"EventName\": \"PM_IPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2504c\",\n    \"EventName\": \"PM_IPTEG_FROM_MEMORY\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4504a\",\n    \"EventName\": \"PM_IPTEG_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15048\",\n    \"EventName\": \"PM_IPTEG_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x25046\",\n    \"EventName\": \"PM_IPTEG_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1504a\",\n    \"EventName\": \"PM_IPTEG_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2504a\",\n    \"EventName\": \"PM_IPTEG_FROM_RL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3504a\",\n    \"EventName\": \"PM_IPTEG_FROM_RMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd096\",\n    \"EventName\": \"PM_ISLB_MISS\",\n    \"BriefDescription\": \"I SLB Miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x400fc\",\n    \"EventName\": \"PM_ITLB_MISS\",\n    \"BriefDescription\": \"ITLB Reloaded (always zero on POWER6)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200fd\",\n    \"EventName\": \"PM_L1_ICACHE_MISS\",\n    \"BriefDescription\": \"Demand iCache Miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40012\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_ALL\",\n    \"BriefDescription\": \"Counts all Icache reloads includes demand, prefetchm prefetch turned into demand and demand turned into prefetch\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30068\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_PREF\",\n    \"BriefDescription\": \"Counts all Icache prefetch reloads ( includes demand turned into prefetch)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x300f4\",\n    \"EventName\": \"PM_THRD_CONC_RUN_INST\",\n    \"BriefDescription\": \"PPC Instructions Finished when both threads in run_cycles\",\n    \"PublicDescription\": \"Concurrent Run Instructions\"\n  },\n  {\n    \"EventCode\": \"0x30060\",\n    \"EventName\": \"PM_TM_TRANS_RUN_INST\",\n    \"BriefDescription\": \"Instructions completed in transactional state\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e014\",\n    \"EventName\": \"PM_TM_TX_PASS_RUN_INST\",\n    \"BriefDescription\": \"run instructions spent in successful transactions\",\n    \"PublicDescription\": \"\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}