

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Tue May 10 01:26:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_1                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_43_2                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_3_VITIS_LOOP_56_4                    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_58_5                                   |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_59_6                                 |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_7                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_8                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_90_13                                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_91_14                                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2 : II = 2, D = 11, States = { 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 57 58 59 }
  Pipeline-4 : II = 1, D = 5, States = { 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 53 65 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 30 
17 --> 18 
18 --> 19 29 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 41 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 64 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 53 
65 --> 66 
66 --> 67 
67 --> 68 53 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 79 67 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 78 77 
77 --> 73 
78 --> 79 
79 --> 71 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 80 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 81 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 82 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 83 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 84 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 85 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 86 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %b"   --->   Operation 87 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 88 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 89 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FW_read"   --->   Operation 90 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %W_read"   --->   Operation 91 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 92 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 200, void @empty_11, void @empty_20, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 4294967295"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_25, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %db"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_27, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:32]   --->   Operation 130 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:33]   --->   Operation 131 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %H_read, i32 1" [conv_combined/main.cpp:38]   --->   Operation 132 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln38, i32 %FH_read" [conv_combined/main.cpp:38]   --->   Operation 133 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i10 %empty_35, i10 %empty" [conv_combined/main.cpp:39]   --->   Operation 134 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 135 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outW = add i10 %sub_ln39, i10 1" [conv_combined/main.cpp:39]   --->   Operation 135 'add' 'outW' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %FH_read, i32 0" [conv_combined/main.cpp:42]   --->   Operation 136 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (2.47ns)   --->   "%cmp22348 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 137 'icmp' 'cmp22348' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %FW_read"   --->   Operation 138 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [conv_combined/main.cpp:42]   --->   Operation 139 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln42, void %._crit_edge352, i32 0, void %.lr.ph356" [conv_combined/main.cpp:42]   --->   Operation 140 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %k, i32 1" [conv_combined/main.cpp:42]   --->   Operation 141 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (2.47ns)   --->   "%icmp_ln42_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 142 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split27, void %._crit_edge357.loopexit" [conv_combined/main.cpp:42]   --->   Operation 143 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 144 'trunc' 'empty_37' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 145 'trunc' 'empty_38' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %empty_38, i31 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 146 'mul' 'empty_39' <Predicate = (!icmp_ln42_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %fwprop_read, void %.lr.ph346.preheader, void" [conv_combined/main.cpp:53]   --->   Operation 147 'br' 'br_ln53' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln70 = br void %.lr.ph346" [conv_combined/main.cpp:70]   --->   Operation 148 'br' 'br_ln70' <Predicate = (icmp_ln42_1 & !fwprop_read)> <Delay = 1.58>
ST_2 : Operation 149 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:55]   --->   Operation 149 'icmp' 'icmp_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge305, void %.lr.ph304" [conv_combined/main.cpp:55]   --->   Operation 150 'br' 'br_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i32 %W_read, i32 1" [conv_combined/main.cpp:55]   --->   Operation 151 'add' 'add_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln55 = sub i32 %add_ln55, i32 %FW_read" [conv_combined/main.cpp:55]   --->   Operation 152 'sub' 'sub_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 153 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %empty_38, i31 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 153 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:42]   --->   Operation 154 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %empty_37" [conv_combined/main.cpp:44]   --->   Operation 155 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_37, i2 0" [conv_combined/main.cpp:44]   --->   Operation 156 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %tmp_1, i5 %zext_ln44" [conv_combined/main.cpp:44]   --->   Operation 157 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_39, i1 0" [conv_combined/main.cpp:42]   --->   Operation 158 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.55ns)   --->   "%empty_40 = add i32 %tmp_2, i32 %wt_read" [conv_combined/main.cpp:42]   --->   Operation 159 'add' 'empty_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %cmp22348, void %._crit_edge352, void %.lr.ph351" [conv_combined/main.cpp:43]   --->   Operation 160 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_40, i32 1, i32 31" [conv_combined/main.cpp:43]   --->   Operation 161 'partselect' 'trunc_ln' <Predicate = (cmp22348)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [conv_combined/main.cpp:43]   --->   Operation 162 'sext' 'sext_ln43' <Predicate = (cmp22348)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [conv_combined/main.cpp:43]   --->   Operation 163 'getelementptr' 'gmem_addr' <Predicate = (cmp22348)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 164 [7/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 164 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 165 [6/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 165 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 166 [5/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 166 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 167 [4/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 168 [3/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 169 [2/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 170 [1/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [conv_combined/main.cpp:43]   --->   Operation 171 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln43, void %.split25, i31 0, void %.lr.ph351" [conv_combined/main.cpp:43]   --->   Operation 172 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %l, i31 1" [conv_combined/main.cpp:43]   --->   Operation 173 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:43]   --->   Operation 174 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 175 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 176 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 177 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split25, void %._crit_edge352.loopexit" [conv_combined/main.cpp:43]   --->   Operation 178 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %l" [conv_combined/main.cpp:44]   --->   Operation 179 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (1.78ns)   --->   "%add_ln44_1 = add i5 %add_ln44, i5 %trunc_ln44" [conv_combined/main.cpp:44]   --->   Operation 180 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 181 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:44]   --->   Operation 181 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:43]   --->   Operation 182 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 183 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 184 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i5 %wbuf_V_addr" [conv_combined/main.cpp:44]   --->   Operation 185 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge352"   --->   Operation 187 'br' 'br_ln0' <Predicate = (cmp22348)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 6.91>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln70, void %._crit_edge342, i32 0, void %.lr.ph346.preheader" [conv_combined/main.cpp:70]   --->   Operation 189 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %k_1, i32 1" [conv_combined/main.cpp:70]   --->   Operation 190 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 191 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split23, void %._crit_edge347.loopexit" [conv_combined/main.cpp:70]   --->   Operation 192 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 193 'trunc' 'empty_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 194 'trunc' 'empty_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 195 [2/2] (6.91ns)   --->   "%empty_50 = mul i31 %empty_49, i31 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 195 'mul' 'empty_50' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %FH_read" [conv_combined/main.cpp:76]   --->   Operation 196 'zext' 'zext_ln76' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 197 'zext' 'zext_ln76_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 198 'mul' 'mul_ln76' <Predicate = (icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 199 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 200 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 201 [1/2] (6.91ns)   --->   "%empty_50 = mul i31 %empty_49, i31 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 201 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.55>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:70]   --->   Operation 202 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %empty_48" [conv_combined/main.cpp:72]   --->   Operation 203 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_48, i2 0" [conv_combined/main.cpp:72]   --->   Operation 204 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.78ns)   --->   "%add_ln72 = add i5 %tmp_5, i5 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 205 'add' 'add_ln72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_50, i1 0" [conv_combined/main.cpp:70]   --->   Operation 206 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_6, i32 %dwt_read" [conv_combined/main.cpp:70]   --->   Operation 207 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %cmp22348, void %._crit_edge342, void %.lr.ph341" [conv_combined/main.cpp:71]   --->   Operation 208 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_51, i32 1, i32 31" [conv_combined/main.cpp:71]   --->   Operation 209 'partselect' 'trunc_ln5' <Predicate = (cmp22348)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i31 %trunc_ln5" [conv_combined/main.cpp:71]   --->   Operation 210 'sext' 'sext_ln71' <Predicate = (cmp22348)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln71" [conv_combined/main.cpp:71]   --->   Operation 211 'getelementptr' 'gmem_addr_1' <Predicate = (cmp22348)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 212 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 212 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 213 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 213 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 214 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 214 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 215 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 215 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 216 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 216 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 217 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 217 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 7.30>
ST_25 : Operation 218 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 218 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 219 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 26 <SV = 12> <Delay = 2.52>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln71, void %.split21, i31 0, void %.lr.ph341" [conv_combined/main.cpp:71]   --->   Operation 220 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %l_1, i31 1" [conv_combined/main.cpp:71]   --->   Operation 221 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:71]   --->   Operation 222 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 223 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 224 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 225 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split21, void %._crit_edge342.loopexit" [conv_combined/main.cpp:71]   --->   Operation 226 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %l_1" [conv_combined/main.cpp:72]   --->   Operation 227 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (1.78ns)   --->   "%add_ln72_1 = add i5 %add_ln72, i5 %trunc_ln72" [conv_combined/main.cpp:72]   --->   Operation 228 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 229 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:72]   --->   Operation 229 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 2.32>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:71]   --->   Operation 230 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 231 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 232 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (2.32ns)   --->   "%store_ln72 = store i16 %gmem_addr_1_read, i5 %dwbuf_V_addr" [conv_combined/main.cpp:72]   --->   Operation 233 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge342"   --->   Operation 235 'br' 'br_ln0' <Predicate = (cmp22348)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph346"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 6.91>
ST_30 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i32 %W_read, i32 1" [conv_combined/main.cpp:76]   --->   Operation 237 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 238 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln76 = sub i32 %add_ln76, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 238 'sub' 'sub_ln76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 239 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 239 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 4> <Delay = 6.97>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %sub_ln76" [conv_combined/main.cpp:76]   --->   Operation 240 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i64 %mul_ln76" [conv_combined/main.cpp:76]   --->   Operation 241 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 242 [5/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 242 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 6.97>
ST_32 : Operation 243 [4/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 243 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 7.30>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %wt_read, i32 1, i32 31"   --->   Operation 244 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i31 %tmp_3"   --->   Operation 245 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %tmp_3_cast"   --->   Operation 246 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 247 [3/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 247 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 248 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 7> <Delay = 7.30>
ST_34 : Operation 249 [2/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 249 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 250 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 8> <Delay = 7.30>
ST_35 : Operation 251 [1/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 251 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 9> <Delay = 7.30>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i32 %outH" [conv_combined/main.cpp:76]   --->   Operation 253 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i96 %mul_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 254 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [5/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 255 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 10> <Delay = 7.30>
ST_37 : Operation 257 [4/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 257 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 258 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 258 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 11> <Delay = 7.30>
ST_38 : Operation 259 [3/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 259 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 260 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 12> <Delay = 7.30>
ST_39 : Operation 261 [2/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 261 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 262 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 13> <Delay = 7.30>
ST_40 : Operation 263 [1/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 263 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 264 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_3"   --->   Operation 264 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:79]   --->   Operation 265 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 266 [1/1] (2.77ns)   --->   "%icmp_ln78 = icmp_eq  i64 %mul_ln76, i64 0" [conv_combined/main.cpp:78]   --->   Operation 266 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 267 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv_combined/main.cpp:76]   --->   Operation 267 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 41 <SV = 14> <Delay = 7.04>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%indvar_flatten129 = phi i128 0, void %._crit_edge347.loopexit, i128 %add_ln76_2, void %._crit_edge331.loopexit" [conv_combined/main.cpp:76]   --->   Operation 268 'phi' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%h_1 = phi i31 0, void %._crit_edge347.loopexit, i31 %select_ln76_9, void %._crit_edge331.loopexit" [conv_combined/main.cpp:76]   --->   Operation 269 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten65 = phi i96 0, void %._crit_edge347.loopexit, i96 %select_ln77_8, void %._crit_edge331.loopexit" [conv_combined/main.cpp:77]   --->   Operation 270 'phi' 'indvar_flatten65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i64 0, void %._crit_edge347.loopexit, i64 %select_ln78_5, void %._crit_edge331.loopexit" [conv_combined/main.cpp:78]   --->   Operation 271 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %select_ln78_4, void %._crit_edge331.loopexit" [conv_combined/main.cpp:78]   --->   Operation 272 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %add_ln79, void %._crit_edge331.loopexit" [conv_combined/main.cpp:79]   --->   Operation 273 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 274 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (4.52ns)   --->   "%empty_54 = mul i10 %trunc_ln76, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 275 'mul' 'empty_54' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 276 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (1.65ns) (grouped into DSP with root node add_ln80)   --->   "%empty_56 = add i10 %trunc_ln78, i10 %trunc_ln76" [conv_combined/main.cpp:78]   --->   Operation 277 'add' 'empty_56' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 278 [3/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 278 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%empty_58 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 279 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty_59 = shl i32 %fh_1, i32 1" [conv_combined/main.cpp:78]   --->   Operation 280 'shl' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_60 = add i32 %empty_59, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 281 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [conv_combined/main.cpp:78]   --->   Operation 282 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [conv_combined/main.cpp:78]   --->   Operation 283 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast_cast" [conv_combined/main.cpp:78]   --->   Operation 284 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (3.47ns)   --->   "%icmp_ln76 = icmp_eq  i128 %indvar_flatten129, i128 %mul_ln76_2" [conv_combined/main.cpp:76]   --->   Operation 285 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge331.loopexit, void %._crit_edge337.loopexit" [conv_combined/main.cpp:76]   --->   Operation 286 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (2.52ns)   --->   "%add_ln76_1 = add i31 %h_1, i31 1" [conv_combined/main.cpp:76]   --->   Operation 287 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (3.12ns)   --->   "%icmp_ln77 = icmp_eq  i96 %indvar_flatten65, i96 %mul_ln76_1" [conv_combined/main.cpp:77]   --->   Operation 288 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 289 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.68ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i10 %trunc_ln76_1, i10 %trunc_ln76" [conv_combined/main.cpp:76]   --->   Operation 290 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 291 [1/1] (4.52ns)   --->   "%p_mid185 = mul i10 %trunc_ln76_1, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 291 'mul' 'p_mid185' <Predicate = (!icmp_ln76)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:79]   --->   Operation 292 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_6)   --->   "%select_ln76_7 = select i1 %icmp_ln77, i1 %icmp_ln79, i1 %icmp_ln79_1" [conv_combined/main.cpp:76]   --->   Operation 293 'select' 'select_ln76_7' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 294 [1/1] (2.77ns)   --->   "%icmp_ln78_1 = icmp_eq  i64 %indvar_flatten23, i64 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 294 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (0.99ns)   --->   "%select_ln76_8 = select i1 %icmp_ln77, i1 %icmp_ln78, i1 %icmp_ln78_1" [conv_combined/main.cpp:76]   --->   Operation 295 'select' 'select_ln76_8' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 296 [1/1] (0.97ns)   --->   "%or_ln77 = or i1 %select_ln76_8, i1 %icmp_ln77" [conv_combined/main.cpp:77]   --->   Operation 296 'or' 'or_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 297 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %or_ln77, i32 0, i32 %fh_1" [conv_combined/main.cpp:77]   --->   Operation 297 'select' 'select_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 298 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 298 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln77_6 = select i1 %select_ln76_8, i1 %icmp_ln79, i1 %select_ln76_7" [conv_combined/main.cpp:77]   --->   Operation 299 'select' 'select_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 300 [1/1] (5.35ns)   --->   "%add_ln76_2 = add i128 %indvar_flatten129, i128 1" [conv_combined/main.cpp:76]   --->   Operation 300 'add' 'add_ln76_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 301 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 302 [7/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 302 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 303 [1/1] (4.52ns)   --->   "%p_mid1103 = mul i10 %trunc_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 303 'mul' 'p_mid1103' <Predicate = (!icmp_ln76 & icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [1/1] (0.73ns)   --->   "%select_ln76_9 = select i1 %icmp_ln77, i31 %add_ln76_1, i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 304 'select' 'select_ln76_9' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 305 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 305 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%select_ln77_3 = select i1 %or_ln77, i30 0, i30 %empty_58" [conv_combined/main.cpp:77]   --->   Operation 306 'select' 'select_ln77_3' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 307 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %select_ln77, i32 1" [conv_combined/main.cpp:78]   --->   Operation 307 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %select_ln77_6, i1 %select_ln76_8" [conv_combined/main.cpp:78]   --->   Operation 308 'or' 'or_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78_1 = or i1 %or_ln78, i1 %icmp_ln77" [conv_combined/main.cpp:78]   --->   Operation 309 'or' 'or_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78_1, i32 0, i32 %fw_1" [conv_combined/main.cpp:78]   --->   Operation 310 'select' 'select_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 311 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 312 [1/1] (1.65ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid113 = add i10 %trunc_ln78_1, i10 %select_ln76_1" [conv_combined/main.cpp:78]   --->   Operation 312 'add' 'p_mid113' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 313 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 313 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%trunc_ln78_2 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 314 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %select_ln77_6, i30 %trunc_ln78_2, i30 %select_ln77_3" [conv_combined/main.cpp:78]   --->   Operation 315 'select' 'select_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i30 %select_ln78_1"   --->   Operation 316 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i30 %select_ln78_1"   --->   Operation 317 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln727_1, i2 0"   --->   Operation 318 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727 = add i5 %p_shl_cast, i5 %trunc_ln727"   --->   Operation 319 'add' 'add_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_mid119)   --->   "%empty_61 = shl i32 %add_ln78, i32 1" [conv_combined/main.cpp:78]   --->   Operation 320 'shl' 'empty_61' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_mid119 = add i32 %empty_61, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 321 'add' 'p_mid119' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_mid119, i32 1, i32 31" [conv_combined/main.cpp:78]   --->   Operation 322 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = sext i31 %p_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 323 'sext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 324 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.69ns)   --->   "%select_ln78_4 = select i1 %select_ln77_6, i32 %add_ln78, i32 %select_ln77" [conv_combined/main.cpp:78]   --->   Operation 325 'select' 'select_ln78_4' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i32 %select_ln78"   --->   Operation 326 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln727_1 = add i5 %add_ln727, i5 %trunc_ln727_2"   --->   Operation 327 'add' 'add_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 328 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %select_ln78, i32 1" [conv_combined/main.cpp:79]   --->   Operation 328 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 329 [1/1] (3.52ns)   --->   "%add_ln78_1 = add i64 %indvar_flatten23, i64 1" [conv_combined/main.cpp:78]   --->   Operation 329 'add' 'add_ln78_1' <Predicate = (!icmp_ln76 & !or_ln77)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (1.48ns)   --->   "%select_ln78_5 = select i1 %or_ln77, i64 1, i64 %add_ln78_1" [conv_combined/main.cpp:78]   --->   Operation 330 'select' 'select_ln78_5' <Predicate = (!icmp_ln76)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (4.43ns)   --->   "%add_ln77_1 = add i96 %indvar_flatten65, i96 1" [conv_combined/main.cpp:77]   --->   Operation 331 'add' 'add_ln77_1' <Predicate = (!icmp_ln76 & !icmp_ln77)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (1.06ns)   --->   "%select_ln77_8 = select i1 %icmp_ln77, i96 1, i96 %add_ln77_1" [conv_combined/main.cpp:77]   --->   Operation 332 'select' 'select_ln77_8' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 16> <Delay = 7.30>
ST_43 : Operation 333 [1/1] (0.00ns)   --->   "%w_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %select_ln77_7, void %._crit_edge331.loopexit" [conv_combined/main.cpp:77]   --->   Operation 333 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_1" [conv_combined/main.cpp:77]   --->   Operation 334 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 335 [1/1] (1.73ns)   --->   "%empty_55 = add i10 %trunc_ln77, i10 %empty_54" [conv_combined/main.cpp:77]   --->   Operation 335 'add' 'empty_55' <Predicate = (!icmp_ln77 & !select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 336 [1/3] (0.00ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 336 'mul' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 337 [6/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 337 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 338 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 338 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 339 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %w_1" [conv_combined/main.cpp:76]   --->   Operation 339 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i10 %p_mid185, i10 %empty_54" [conv_combined/main.cpp:76]   --->   Operation 340 'select' 'select_ln76_2' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln76_3 = select i1 %icmp_ln77, i10 0, i10 %trunc_ln77" [conv_combined/main.cpp:76]   --->   Operation 341 'select' 'select_ln76_3' <Predicate = (!icmp_ln76 & !select_ln76_8 & select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln76_4 = select i1 %icmp_ln77, i10 %p_mid185, i10 %empty_55" [conv_combined/main.cpp:76]   --->   Operation 342 'select' 'select_ln76_4' <Predicate = (!icmp_ln76 & !select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 343 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %add_ln77" [conv_combined/main.cpp:77]   --->   Operation 344 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 345 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln76_8, i10 %trunc_ln77_1, i10 %select_ln76_3" [conv_combined/main.cpp:77]   --->   Operation 345 'select' 'select_ln77_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid137 = add i10 %trunc_ln77_1, i10 %select_ln76_2" [conv_combined/main.cpp:77]   --->   Operation 346 'add' 'p_mid137' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 347 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %select_ln76_8, i10 %p_mid137, i10 %select_ln76_4" [conv_combined/main.cpp:77]   --->   Operation 347 'select' 'select_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 348 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 349 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 349 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 350 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 350 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 351 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 351 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 352 [5/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 352 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 353 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_5)   --->   "%select_ln76_6 = select i1 %icmp_ln77, i10 %p_mid1103, i10 %add_ln80" [conv_combined/main.cpp:76]   --->   Operation 354 'select' 'select_ln76_6' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 355 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 356 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_5 = select i1 %select_ln76_8, i10 %add_ln80_1, i10 %select_ln76_6" [conv_combined/main.cpp:77]   --->   Operation 356 'select' 'select_ln77_5' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 357 [1/1] (0.69ns)   --->   "%select_ln77_7 = select i1 %select_ln76_8, i32 %add_ln77, i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 357 'select' 'select_ln77_7' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 358 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 359 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 359 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 360 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 360 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 361 [4/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 361 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 362 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 362 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 363 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%select_ln78_3 = select i1 %select_ln77_6, i10 %add_ln80_2, i10 %select_ln77_5" [conv_combined/main.cpp:78]   --->   Operation 364 'select' 'select_ln78_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%trunc_ln80 = trunc i32 %select_ln78" [conv_combined/main.cpp:80]   --->   Operation 365 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1118 = add i10 %select_ln78_3, i10 %trunc_ln80"   --->   Operation 366 'add' 'add_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 367 [3/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 367 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln77_2" [conv_combined/main.cpp:77]   --->   Operation 368 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 369 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln77" [conv_combined/main.cpp:77]   --->   Operation 369 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 370 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 370 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 371 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 371 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118"   --->   Operation 372 'zext' 'zext_ln1118' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 373 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 374 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 374 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 375 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 375 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 376 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 376 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 377 'icmp' 'addr_cmp' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 378 'store' 'store_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 379 [2/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 379 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 380 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 380 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 381 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 381 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 382 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 382 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 383 [1/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 383 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %dy_load" [conv_combined/main.cpp:77]   --->   Operation 384 'sext' 'sext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 385 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 385 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load"   --->   Operation 386 'sext' 'sext_ln1192' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 387 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 387 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 388 [2/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 388 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 389 [1/1] (7.30ns)   --->   "%p_Val2_s = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_4" [conv_combined/main.cpp:78]   --->   Operation 389 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 390 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 390 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 391 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 391 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i5 %add_ln727_1"   --->   Operation 392 'zext' 'zext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_49 : Operation 393 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln727"   --->   Operation 393 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_49 : Operation 394 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 394 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 395 [2/2] (2.32ns)   --->   "%lhs_2 = load i5 %dwbuf_V_addr_2"   --->   Operation 395 'load' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_49 : Operation 396 [1/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 396 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_4)   --->   "%select_ln76_5 = select i1 %icmp_ln77, i16 %gmem_addr_3_read, i16 %p_Val2_s" [conv_combined/main.cpp:76]   --->   Operation 397 'select' 'select_ln76_5' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 398 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln77_4 = select i1 %select_ln76_8, i16 %gmem_addr_3_read, i16 %select_ln76_5" [conv_combined/main.cpp:77]   --->   Operation 398 'select' 'select_ln77_4' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 399 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_5" [conv_combined/main.cpp:78]   --->   Operation 399 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 400 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 401 [1/2] (2.32ns)   --->   "%lhs_2 = load i5 %dwbuf_V_addr_2"   --->   Operation 401 'load' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_50 : Operation 402 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 402 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 403 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 403 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 24> <Delay = 6.32>
ST_51 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 404 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 405 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 406 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 407 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 408 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln78_2 = select i1 %select_ln77_6, i16 %gmem_addr_5_read, i16 %select_ln77_4" [conv_combined/main.cpp:78]   --->   Operation 409 'select' 'select_ln78_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:79]   --->   Operation 411 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 412 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 413 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 414 [1/1] (2.32ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i5 %dwbuf_V_addr_2"   --->   Operation 414 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_51 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%trunc_ln99 = trunc i32 %select_ln78"   --->   Operation 415 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln78_2, i16 %trunc_ln99"   --->   Operation 416 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln703 = select i1 %p_Result_s, i16 65535, i16 0"   --->   Operation 417 'select' 'select_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 418 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln703 = and i16 %dy_load, i16 %select_ln703"   --->   Operation 418 'and' 'and_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 419 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 419 'load' 'reuse_reg_load' <Predicate = (!icmp_ln76 & addr_cmp)> <Delay = 0.00>
ST_51 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load"   --->   Operation 420 'select' 'reuse_select' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 421 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln703 = add i16 %reuse_select, i16 %and_ln703"   --->   Operation 421 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dx_addr"   --->   Operation 422 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_51 : Operation 423 [1/1] (1.58ns)   --->   "%store_ln703 = store i16 %add_ln703, i16 %reuse_reg"   --->   Operation 423 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_51 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 424 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 52 <SV = 23> <Delay = 1.58>
ST_52 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln42, void %._crit_edge305, void %.lr.ph314.preheader" [conv_combined/main.cpp:90]   --->   Operation 425 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph314" [conv_combined/main.cpp:90]   --->   Operation 426 'br' 'br_ln90' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 53 <SV = 24> <Delay = 6.91>
ST_53 : Operation 427 [1/1] (0.00ns)   --->   "%k_2 = phi i31 %add_ln90, void %._crit_edge310, i31 0, void %.lr.ph314.preheader" [conv_combined/main.cpp:90]   --->   Operation 427 'phi' 'k_2' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 428 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %k_2, i31 1" [conv_combined/main.cpp:90]   --->   Operation 428 'add' 'add_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 429 'zext' 'zext_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 430 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %zext_ln90, i32 %FH_read" [conv_combined/main.cpp:90]   --->   Operation 430 'icmp' 'icmp_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 431 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 431 'speclooptripcount' 'empty_62' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split12, void %._crit_edge305.loopexit" [conv_combined/main.cpp:90]   --->   Operation 432 'br' 'br_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 433 [1/1] (0.00ns)   --->   "%empty_63 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 433 'trunc' 'empty_63' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 434 [2/2] (6.91ns)   --->   "%empty_64 = mul i31 %k_2, i31 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 434 'mul' 'empty_64' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge305"   --->   Operation 435 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln42 & icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [conv_combined/main.cpp:100]   --->   Operation 436 'ret' 'ret_ln100' <Predicate = (icmp_ln90) | (!icmp_ln42) | (fwprop_read)> <Delay = 0.00>

State 54 <SV = 25> <Delay = 6.91>
ST_54 : Operation 437 [1/2] (6.91ns)   --->   "%empty_64 = mul i31 %k_2, i31 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 437 'mul' 'empty_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 2.55>
ST_55 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:90]   --->   Operation 438 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %empty_63" [conv_combined/main.cpp:92]   --->   Operation 439 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_63, i2 0" [conv_combined/main.cpp:92]   --->   Operation 440 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 441 [1/1] (1.78ns)   --->   "%add_ln92 = add i5 %tmp_4, i5 %zext_ln92" [conv_combined/main.cpp:92]   --->   Operation 441 'add' 'add_ln92' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_64, i1 0" [conv_combined/main.cpp:90]   --->   Operation 442 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 443 [1/1] (2.55ns)   --->   "%empty_65 = add i32 %tmp_7, i32 %dwt_read" [conv_combined/main.cpp:90]   --->   Operation 443 'add' 'empty_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp22348, void %._crit_edge310, void %.lr.ph309" [conv_combined/main.cpp:91]   --->   Operation 444 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_65, i32 1, i32 31" [conv_combined/main.cpp:91]   --->   Operation 445 'partselect' 'trunc_ln2' <Predicate = (cmp22348)> <Delay = 0.00>
ST_55 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i31 %trunc_ln2" [conv_combined/main.cpp:91]   --->   Operation 446 'sext' 'sext_ln91' <Predicate = (cmp22348)> <Delay = 0.00>
ST_55 : Operation 447 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln91" [conv_combined/main.cpp:91]   --->   Operation 447 'getelementptr' 'gmem_addr_2' <Predicate = (cmp22348)> <Delay = 0.00>

State 56 <SV = 27> <Delay = 7.30>
ST_56 : Operation 448 [1/1] (7.30ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 448 'writereq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [conv_combined/main.cpp:91]   --->   Operation 449 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 57 <SV = 28> <Delay = 4.10>
ST_57 : Operation 450 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln91, void %.split10, i31 0, void %.lr.ph309" [conv_combined/main.cpp:91]   --->   Operation 450 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 451 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %l_2, i31 1" [conv_combined/main.cpp:91]   --->   Operation 451 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 452 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:91]   --->   Operation 452 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 453 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 453 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 454 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 454 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 455 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 455 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void %._crit_edge310.loopexit" [conv_combined/main.cpp:91]   --->   Operation 456 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %l_2" [conv_combined/main.cpp:92]   --->   Operation 457 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 458 [1/1] (1.78ns)   --->   "%add_ln92_1 = add i5 %add_ln92, i5 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 458 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %add_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 459 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 460 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 461 [2/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 461 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 58 <SV = 29> <Delay = 2.32>
ST_58 : Operation 462 [1/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 462 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 59 <SV = 30> <Delay = 7.30>
ST_59 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:91]   --->   Operation 463 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_59 : Operation 464 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:92]   --->   Operation 464 'write' 'write_ln92' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 7.30>
ST_60 : Operation 466 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 466 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 30> <Delay = 7.30>
ST_61 : Operation 467 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 467 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 31> <Delay = 7.30>
ST_62 : Operation 468 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 468 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 32> <Delay = 7.30>
ST_63 : Operation 469 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 469 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 33> <Delay = 7.30>
ST_64 : Operation 470 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 470 'writeresp' 'empty_68' <Predicate = (cmp22348)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge310" [conv_combined/main.cpp:90]   --->   Operation 471 'br' 'br_ln90' <Predicate = (cmp22348)> <Delay = 0.00>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph314"   --->   Operation 472 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 2> <Delay = 6.91>
ST_65 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %outH" [conv_combined/main.cpp:55]   --->   Operation 473 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [conv_combined/main.cpp:55]   --->   Operation 474 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %sub_ln55" [conv_combined/main.cpp:55]   --->   Operation 475 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 476 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 476 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 3> <Delay = 6.91>
ST_66 : Operation 477 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 477 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 478 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [conv_combined/main.cpp:55]   --->   Operation 478 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 67 <SV = 4> <Delay = 4.30>
ST_67 : Operation 479 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph304, i63 %add_ln55_2, void %._crit_edge295.loopexit" [conv_combined/main.cpp:55]   --->   Operation 479 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 480 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph304, i31 %select_ln55_1, void %._crit_edge295.loopexit" [conv_combined/main.cpp:55]   --->   Operation 480 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 481 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph304, i32 %add_ln56, void %._crit_edge295.loopexit" [conv_combined/main.cpp:56]   --->   Operation 481 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 482 [1/1] (3.49ns)   --->   "%add_ln55_2 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:55]   --->   Operation 482 'add' 'add_ln55_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 483 [1/1] (2.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [conv_combined/main.cpp:55]   --->   Operation 483 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void %._crit_edge300.loopexit, void %._crit_edge305.loopexit197" [conv_combined/main.cpp:55]   --->   Operation 484 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 485 [1/1] (2.52ns)   --->   "%add_ln55_1 = add i31 %h, i31 1" [conv_combined/main.cpp:55]   --->   Operation 485 'add' 'add_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 486 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %w, i32 %sub_ln55" [conv_combined/main.cpp:56]   --->   Operation 486 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 487 [1/1] (0.73ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i31 %add_ln55_1, i31 %h" [conv_combined/main.cpp:55]   --->   Operation 487 'select' 'select_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %select_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 488 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_67 : Operation 489 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 489 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge305"   --->   Operation 490 'br' 'br_ln0' <Predicate = (icmp_ln55_1)> <Delay = 0.00>

State 68 <SV = 5> <Delay = 1.05>
ST_68 : Operation 491 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 491 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 6> <Delay = 2.79>
ST_69 : Operation 492 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %w" [conv_combined/main.cpp:55]   --->   Operation 492 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 493 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %select_ln55" [conv_combined/main.cpp:56]   --->   Operation 494 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 495 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 7> <Delay = 5.35>
ST_70 : Operation 496 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"   --->   Operation 496 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 497 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:56]   --->   Operation 497 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 498 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 498 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [conv_combined/main.cpp:57]   --->   Operation 499 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 500 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln57" [conv_combined/main.cpp:57]   --->   Operation 500 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 501 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %b_read, i10 %y_addr" [conv_combined/main.cpp:57]   --->   Operation 501 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_70 : Operation 502 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 502 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 71 <SV = 8> <Delay = 6.25>
ST_71 : Operation 503 [1/1] (0.00ns)   --->   "%empty_43 = phi i16 %empty_47, void %._crit_edge, i16 %b_read, void %._crit_edge300.loopexit"   --->   Operation 503 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 504 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln58, void %._crit_edge, i32 0, void %._crit_edge300.loopexit" [conv_combined/main.cpp:58]   --->   Operation 504 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 505 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %fh, i32 1" [conv_combined/main.cpp:58]   --->   Operation 505 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 506 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:58]   --->   Operation 506 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void %._crit_edge295.loopexit" [conv_combined/main.cpp:58]   --->   Operation 507 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %fh" [conv_combined/main.cpp:58]   --->   Operation 508 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:58]   --->   Operation 509 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 510 [1/1] (1.73ns)   --->   "%empty_44 = add i10 %trunc_ln58, i10 %trunc_ln55_1" [conv_combined/main.cpp:58]   --->   Operation 510 'add' 'empty_44' <Predicate = (!icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 511 [1/1] (4.52ns)   --->   "%empty_45 = mul i10 %empty_44, i10 %empty_35" [conv_combined/main.cpp:58]   --->   Operation 511 'mul' 'empty_45' <Predicate = (!icmp_ln58)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %cmp22348, void %._crit_edge, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader" [conv_combined/main.cpp:59]   --->   Operation 512 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %fh"   --->   Operation 513 'trunc' 'trunc_ln1118' <Predicate = (cmp22348 & !icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [conv_combined/main.cpp:56]   --->   Operation 514 'add' 'add_ln56' <Predicate = (icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 515 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 72 <SV = 9> <Delay = 1.78>
ST_72 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln1118"   --->   Operation 516 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1118, i2 0"   --->   Operation 517 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 518 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i5 %tmp_s, i5 %zext_ln1118_1"   --->   Operation 518 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 519 [1/1] (1.73ns)   --->   "%add_ln60 = add i10 %empty_45, i10 %trunc_ln56" [conv_combined/main.cpp:60]   --->   Operation 519 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 520 [1/1] (1.58ns)   --->   "%br_ln59 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99" [conv_combined/main.cpp:59]   --->   Operation 520 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 73 <SV = 10> <Delay = 4.98>
ST_73 : Operation 521 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln59, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader" [conv_combined/main.cpp:59]   --->   Operation 521 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 522 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %fw, i31 1" [conv_combined/main.cpp:59]   --->   Operation 522 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 523 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:59]   --->   Operation 523 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 524 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:59]   --->   Operation 524 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:59]   --->   Operation 525 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %fw" [conv_combined/main.cpp:60]   --->   Operation 526 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i31 %fw"   --->   Operation 527 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 528 [1/1] (1.78ns)   --->   "%add_ln1118_2 = add i5 %add_ln1118_1, i5 %trunc_ln1118_1"   --->   Operation 528 'add' 'add_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %add_ln1118_2"   --->   Operation 529 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 530 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 530 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 531 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln60, i10 %trunc_ln60"   --->   Operation 531 'add' 'add_ln1116' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 532 'zext' 'zext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 533 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 533 'getelementptr' 'x_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 534 [2/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 534 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_73 : Operation 535 [2/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 535 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 74 <SV = 11> <Delay = 4.30>
ST_74 : Operation 536 [1/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 536 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_74 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %r_V"   --->   Operation 537 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_74 : Operation 538 [1/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 538 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_74 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %wbuf_V_load"   --->   Operation 539 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_74 : Operation 540 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 540 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 12> <Delay = 1.05>
ST_75 : Operation 541 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 541 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 13> <Delay = 2.10>
ST_76 : Operation 542 [1/1] (0.00ns)   --->   "%lhs = phi i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, i16 %empty_43, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader"   --->   Operation 542 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 543 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 543 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 544 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 544 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 545 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 546 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 546 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_76 : Operation 547 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 547 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 14> <Delay = 4.20>
ST_77 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:59]   --->   Operation 548 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 549 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 550 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99"   --->   Operation 551 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 78 <SV = 14> <Delay = 3.25>
ST_78 : Operation 552 [1/1] (3.25ns)   --->   "%store_ln727 = store i16 %lhs, i10 %y_addr"   --->   Operation 552 'store' 'store_ln727' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_78 : Operation 553 [1/1] (1.58ns)   --->   "%br_ln58 = br void %._crit_edge" [conv_combined/main.cpp:58]   --->   Operation 553 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 79 <SV = 15> <Delay = 0.00>
ST_79 : Operation 554 [1/1] (0.00ns)   --->   "%empty_47 = phi i16 %lhs, void %._crit_edge.loopexit, i16 %empty_43, void %.split"   --->   Operation 554 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 555 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.37ns
The critical path consists of the following:
	s_axi read on port 'FH' [19]  (1 ns)
	'sub' operation ('outH', conv_combined/main.cpp:38) [68]  (4.37 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:42) with incoming values : ('add_ln42', conv_combined/main.cpp:42) [76]  (0 ns)
	'mul' operation ('empty_39', conv_combined/main.cpp:42) [87]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_39', conv_combined/main.cpp:42) [87]  (6.91 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_40', conv_combined/main.cpp:42) [89]  (2.55 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [95]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:43) with incoming values : ('add_ln43', conv_combined/main.cpp:43) [98]  (0 ns)
	'add' operation ('add_ln43', conv_combined/main.cpp:43) [99]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:44) [111]  (7.3 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:44) [110]  (0 ns)
	'store' operation ('store_ln44', conv_combined/main.cpp:44) of variable 'gmem_addr_read', conv_combined/main.cpp:44 on array 'wbuf.V', conv_combined/main.cpp:32 [112]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:70) with incoming values : ('add_ln70', conv_combined/main.cpp:70) [123]  (0 ns)
	'mul' operation ('empty_50', conv_combined/main.cpp:70) [134]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_50', conv_combined/main.cpp:70) [134]  (6.91 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_51', conv_combined/main.cpp:70) [136]  (2.55 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [142]  (7.3 ns)

 <State 26>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:71) with incoming values : ('add_ln71', conv_combined/main.cpp:71) [145]  (0 ns)
	'add' operation ('add_ln71', conv_combined/main.cpp:71) [146]  (2.52 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:72) [158]  (7.3 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:72) [157]  (0 ns)
	'store' operation ('store_ln72', conv_combined/main.cpp:72) of variable 'gmem_addr_1_read', conv_combined/main.cpp:72 on array 'dwbuf.V', conv_combined/main.cpp:33 [159]  (2.32 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', conv_combined/main.cpp:76) [173]  (6.91 ns)

 <State 31>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', conv_combined/main.cpp:76) [176]  (6.98 ns)

 <State 32>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', conv_combined/main.cpp:76) [176]  (6.98 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [170]  (0 ns)
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [180]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [181]  (7.3 ns)

 <State 41>: 7.04ns
The critical path consists of the following:
	'phi' operation ('h', conv_combined/main.cpp:76) with incoming values : ('select_ln76_9', conv_combined/main.cpp:76) [189]  (0 ns)
	'add' operation ('add_ln76_1', conv_combined/main.cpp:76) [216]  (2.52 ns)
	'mul' operation ('p_mid185', conv_combined/main.cpp:76) [222]  (4.52 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [209]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:78) [210]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:78) [275]  (7.3 ns)

 <State 51>: 6.32ns
The critical path consists of the following:
	'select' operation ('select_ln78_2', conv_combined/main.cpp:78) [276]  (0 ns)
	'select' operation ('select_ln703') [300]  (0 ns)
	'and' operation ('and_ln703') [301]  (0.993 ns)
	'add' operation ('add_ln703') [308]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dx' [309]  (3.25 ns)

 <State 52>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [323]  (1.59 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [323]  (0 ns)
	'mul' operation ('empty_64', conv_combined/main.cpp:90) [335]  (6.91 ns)

 <State 54>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_64', conv_combined/main.cpp:90) [335]  (6.91 ns)

 <State 55>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_65', conv_combined/main.cpp:90) [337]  (2.55 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:91) [343]  (7.3 ns)

 <State 57>: 4.1ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:91) with incoming values : ('add_ln91', conv_combined/main.cpp:91) [346]  (0 ns)
	'add' operation ('add_ln92_1', conv_combined/main.cpp:92) [356]  (1.78 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:92) [358]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:92) on array 'dwbuf.V', conv_combined/main.cpp:33 [359]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:92) on array 'dwbuf.V', conv_combined/main.cpp:33 [359]  (2.32 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:92) [360]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [363]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [363]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [363]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [363]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [363]  (7.3 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', conv_combined/main.cpp:55) [378]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', conv_combined/main.cpp:55) [378]  (6.91 ns)

 <State 67>: 4.31ns
The critical path consists of the following:
	'phi' operation ('h', conv_combined/main.cpp:55) with incoming values : ('select_ln55_1', conv_combined/main.cpp:55) [382]  (0 ns)
	'add' operation ('add_ln55_1', conv_combined/main.cpp:55) [388]  (2.52 ns)
	'select' operation ('select_ln55_1', conv_combined/main.cpp:55) [392]  (0.733 ns)
	'mul' operation of DSP[397] ('mul_ln55_1', conv_combined/main.cpp:55) [394]  (1.05 ns)

 <State 68>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[397] ('mul_ln55_1', conv_combined/main.cpp:55) [394]  (1.05 ns)

 <State 69>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln55', conv_combined/main.cpp:55) [391]  (0.698 ns)
	'add' operation of DSP[397] ('add_ln57', conv_combined/main.cpp:57) [397]  (2.1 ns)

 <State 70>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[397] ('add_ln57', conv_combined/main.cpp:57) [397]  (2.1 ns)
	'getelementptr' operation ('y_addr', conv_combined/main.cpp:57) [399]  (0 ns)
	'store' operation ('store_ln57', conv_combined/main.cpp:57) of variable 'b' on array 'y' [400]  (3.25 ns)

 <State 71>: 6.25ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:58) with incoming values : ('add_ln58', conv_combined/main.cpp:58) [404]  (0 ns)
	'add' operation ('empty_44', conv_combined/main.cpp:58) [411]  (1.73 ns)
	'mul' operation ('empty_45', conv_combined/main.cpp:58) [412]  (4.52 ns)

 <State 72>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln1118_1') [418]  (1.78 ns)

 <State 73>: 4.98ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:59) with incoming values : ('add_ln59', conv_combined/main.cpp:59) [422]  (0 ns)
	'add' operation ('add_ln1116') [437]  (1.73 ns)
	'getelementptr' operation ('x_addr') [439]  (0 ns)
	'load' operation ('r.V') on array 'x' [440]  (3.25 ns)

 <State 74>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'x' [440]  (3.25 ns)
	'mul' operation of DSP[446] ('mul_ln1192') [444]  (1.05 ns)

 <State 75>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[446] ('mul_ln1192') [444]  (1.05 ns)

 <State 76>: 2.1ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('b') ('trunc_ln1') [423]  (0 ns)
	'add' operation of DSP[446] ('ret.V') [446]  (2.1 ns)

 <State 77>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[446] ('ret.V') [446]  (2.1 ns)
	'phi' operation ('lhs') with incoming values : ('b') ('trunc_ln1') [423]  (0 ns)
	'add' operation of DSP[446] ('ret.V') [446]  (2.1 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'y' [450]  (3.25 ns)

 <State 79>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
