{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617214959277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617214959277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 21:22:39 2021 " "Processing started: Wed Mar 31 21:22:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617214959277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617214959277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kmean -c kmean --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kmean -c kmean --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617214959278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617214959538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617214959539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmean.v 1 1 " "Found 1 design units, including 1 entities, in source file kmean.v" { { "Info" "ISGN_ENTITY_NAME" "1 kmean " "Found entity 1: kmean" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/main_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divder.v 1 1 " "Found 1 design units, including 1 entities, in source file divder.v" { { "Info" "ISGN_ENTITY_NAME" "1 divder " "Found entity 1: divder" {  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/divder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb " "Found entity 1: mb" {  } { { "output_files/mb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/output_files/mb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_mean kmean.v(75) " "Verilog HDL Implicit Net warning at kmean.v(75): created implicit net for \"last_mean\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214965403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_mem kmean.v(76) " "Verilog HDL Implicit Net warning at kmean.v(76): created implicit net for \"last_mem\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214965403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we kmean.v(77) " "Verilog HDL Implicit Net warning at kmean.v(77): created implicit net for \"we\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214965403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "strb main_tb.v(13) " "Verilog HDL Implicit Net warning at main_tb.v(13): created implicit net for \"strb\"" {  } { { "main_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/main_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214965403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kmean " "Elaborating entity \"kmean\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617214965429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point kmean.v(44) " "Verilog HDL or VHDL warning at kmean.v(44): object \"point\" assigned a value but never read" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617214965447 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(91) " "Verilog HDL assignment warning at kmean.v(91): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965447 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(92) " "Verilog HDL assignment warning at kmean.v(92): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(93) " "Verilog HDL assignment warning at kmean.v(93): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(94) " "Verilog HDL assignment warning at kmean.v(94): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(95) " "Verilog HDL assignment warning at kmean.v(95): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(96) " "Verilog HDL assignment warning at kmean.v(96): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 kmean.v(121) " "Verilog HDL assignment warning at kmean.v(121): truncated value with size 32 to match size of target (7)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 kmean.v(122) " "Verilog HDL assignment warning at kmean.v(122): truncated value with size 32 to match size of target (5)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 kmean.v(134) " "Verilog HDL assignment warning at kmean.v(134): truncated value with size 32 to match size of target (18)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 kmean.v(140) " "Verilog HDL assignment warning at kmean.v(140): truncated value with size 32 to match size of target (7)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 kmean.v(193) " "Verilog HDL assignment warning at kmean.v(193): truncated value with size 32 to match size of target (18)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(216) " "Verilog HDL assignment warning at kmean.v(216): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(222) " "Verilog HDL assignment warning at kmean.v(222): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(230) " "Verilog HDL assignment warning at kmean.v(230): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617214965448 "|kmean"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divder divder:dv " "Elaborating entity \"divder\" for hierarchy \"divder:dv\"" {  } { { "kmean.v" "dv" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divder:dv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divder.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/divder.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divder:dv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divder:dv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/divder.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divder:dv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divder:dv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965470 ""}  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/divder.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1617214965470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ehs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ehs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ehs " "Found entity 1: lpm_divide_ehs" {  } { { "db/lpm_divide_ehs.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/db/lpm_divide_ehs.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ehs divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated " "Elaborating entity \"lpm_divide_ehs\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/intel20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_ehs.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/db/lpm_divide_ehs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214965570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617214965570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o2f divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider " "Elaborating entity \"alt_u_div_o2f\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ehs:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mb mb:mem " "Elaborating entity \"mb\" for hierarchy \"mb:mem\"" {  } { { "kmean.v" "mem" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214965588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617214965994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:22:45 2021 " "Processing ended: Wed Mar 31 21:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617214965994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617214965994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617214965994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617214965994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617214966762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617214967083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617214967083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 21:22:46 2021 " "Processing started: Wed Mar 31 21:22:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617214967083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1617214967083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kmean kmean " "Command: quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kmean kmean" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1617214967083 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kmean kmean " "Quartus(args): --rtl_sim kmean kmean" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1617214967083 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1617214967169 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1617214967255 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1617214967256 ""}
{ "Warning" "0" "" "Warning: File kmean_run_msim_rtl_verilog.do already exists - backing up current file as kmean_run_msim_rtl_verilog.do.bak1" {  } {  } 0 0 "Warning: File kmean_run_msim_rtl_verilog.do already exists - backing up current file as kmean_run_msim_rtl_verilog.do.bak1" 0 0 "Shell" 0 0 1617214967307 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/simulation/modelsim/kmean_run_msim_rtl_verilog.do" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/simulation/modelsim/kmean_run_msim_rtl_verilog.do" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/simulation/modelsim/kmean_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/simulation/modelsim/kmean_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1617214967325 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1617214967326 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1617214967328 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1617214967328 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean_nativelink_simulation.rpt" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean_nativelink_simulation.rpt" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequential_manhattan/kmean_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1617214967328 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1617214967329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617214967329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:22:47 2021 " "Processing ended: Wed Mar 31 21:22:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617214967329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617214967329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617214967329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1617214967329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 21 s " "Quartus Prime Flow was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1617215001249 ""}
