Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/reg_8.vhd" in Library work.
Architecture behavioral of Entity reg_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/reg_7.vhd" in Library work.
Entity <reg_7> compiled.
Entity <reg_7> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/Multiplicador.vhd" in Library work.
Architecture behavioral of Entity multiplicador is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/Conv_8.vhd" in Library work.
Architecture behavioral of Entity conv_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/Conv_14.vhd" in Library work.
Architecture behavioral of Entity conv_14 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/reg_4.vhd" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/Mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/BCD7.vhd" in Library work.
Architecture dataflow of Entity bcd7 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/FSM.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/Datapath.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5.3/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_7> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <Conv_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Conv_14> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <BCD7> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Alex/Desktop/SED/2.5.3/FSM.vhd" line 109: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bufer1>, <bufer2>, <bufer3>
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5.3/Datapath.vhd" line 200: Unconnected output port 'dout' of component 'Conv_8'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5.3/Datapath.vhd" line 209: Unconnected output port 'dout' of component 'Conv_14'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5.3/Datapath.vhd" line 300: Unconnected output port 's' of component 'BCD7'.
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <reg_8> in library <work> (Architecture <behavioral>).
Entity <reg_8> analyzed. Unit <reg_8> generated.

Analyzing Entity <reg_7> in library <work> (Architecture <Behavioral>).
Entity <reg_7> analyzed. Unit <reg_7> generated.

Analyzing generic Entity <Multiplicador> in library <work> (Architecture <behavioral>).
	n = 8
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Conv_8> in library <work> (Architecture <behavioral>).
Entity <Conv_8> analyzed. Unit <Conv_8> generated.

Analyzing Entity <Conv_14> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.5.3/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.5.3/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
Entity <Conv_14> analyzed. Unit <Conv_14> generated.

Analyzing Entity <reg_4> in library <work> (Architecture <behavioral>).
Entity <reg_4> analyzed. Unit <reg_4> generated.

Analyzing Entity <Mux> in library <work> (Architecture <dataflow>).
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <BCD7> in library <work> (Architecture <dataflow>).
Entity <BCD7> analyzed. Unit <BCD7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/FSM.vhd".
WARNING:Xst:737 - Found 3-bit latch for signal <bufer1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <bufer2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <bufer3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <bufer1> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <bufer1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <bufer2> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <bufer2> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <bufer3> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <bufer3> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <current_state>.
    Using one-hot encoding for signal <bufer1>.
    Using one-hot encoding for signal <bufer2>.
    Using one-hot encoding for signal <bufer3>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <bufer1> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <bufer1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <bufer2> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <bufer2> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <current_state>.
Unit <FSM> synthesized.


Synthesizing Unit <reg_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/reg_8.vhd".
    Found 8-bit register for signal <bufer>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_8> synthesized.


Synthesizing Unit <reg_7>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/reg_7.vhd".
    Found 7-bit register for signal <bufer>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <reg_7> synthesized.


Synthesizing Unit <Multiplicador>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/Multiplicador.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <o_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <s$add0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0001> created at line 100.
    Found 14-bit adder for signal <s$addsub0002> created at line 100.
    Found 14-bit adder for signal <s$addsub0003> created at line 100.
    Found 14-bit adder for signal <s$addsub0004> created at line 100.
    Found 1-bit xor2 for signal <signo$xor0000> created at line 64.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Conv_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/Conv_8.vhd".
    Found 5-bit comparator greater for signal <s_10$cmp_gt0000> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0001> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0002> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0003> created at line 65.
    Found 4-bit adder for signal <s_10_7$add0000> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0001> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0002> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0003> created at line 66.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 70.
    Found 4-bit adder for signal <s_14_11$add0000> created at line 71.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <Conv_8> synthesized.


Synthesizing Unit <Conv_14>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/Conv_14.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0003> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0004> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0005> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0006> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0003> created at line 73.
    Found 4-bit adder for signal <s_17_14$add0000> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0001> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0002> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0003> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0004> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0005> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0006> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0007> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0008> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0009> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0010> created at line 74.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0001> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0002> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0003> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0004> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0005> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0001> created at line 78.
    Found 4-bit adder for signal <s_21_18$add0000> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0001> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0002> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0003> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0004> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0005> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0006> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0007> created at line 79.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0000> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0001> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0002> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0003> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0004> created at line 83.
    Found 4-bit adder for signal <s_25_22$add0000> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0001> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0002> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0003> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0004> created at line 84.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0000> created at line 88.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0001> created at line 88.
    Found 3-bit adder for signal <s_29_26$add0000> created at line 89.
    Found 3-bit adder for signal <s_29_26$add0001> created at line 89.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <Conv_14> synthesized.


Synthesizing Unit <reg_4>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/reg_4.vhd".
    Found 4-bit register for signal <bufer>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg_4> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Users/Alex/Desktop/2.5/Mux.vhd".
    Found 8x4-bit ROM for signal <dig_ctr>.
    Found 4-bit 8-to-1 multiplexer for signal <y>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <Mux> synthesized.


Synthesizing Unit <BCD7>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/BCD7.vhd".
WARNING:Xst:1305 - Output <s> is never assigned. Tied to value 0000.
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD7> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/Datapath.vhd".
WARNING:Xst:1305 - Output <signo> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <signo_i2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signo_i1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <segment_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <reg_48_i> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Datapath> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5.3/TOP.vhd".
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 11
 4-bit register                                        : 8
 7-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 5
 1-bit latch                                           : 1
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <bufer_1> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_2> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_3> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_81>.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_82>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 55
 Flip-Flops                                            : 55
# Latches                                              : 5
 1-bit latch                                           : 1
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Datapath>: instances <reg_81>, <reg_82> of unit <reg_8> are equivalent, second instance is removed

Optimizing unit <TOP> ...

Optimizing unit <reg_8> ...

Optimizing unit <reg_7> ...

Optimizing unit <Multiplicador> ...

Optimizing unit <Conv_8> ...

Optimizing unit <Conv_14> ...

Optimizing unit <FSM> ...

Optimizing unit <Datapath> ...
WARNING:Xst:1710 - FF/Latch <Inst_Datapath/reg_43/bufer_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Datapath/reg_81/bufer_7> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_Datapath/reg_81/bufer_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <Inst_Datapath/reg_41/bufer_0> 
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 6.
FlipFlop Inst_Datapath/reg_81/bufer_3 has been replicated 1 time(s)
FlipFlop Inst_Datapath/reg_81/bufer_4 has been replicated 1 time(s)
FlipFlop Inst_Datapath/reg_81/bufer_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <Inst_FSM/bufer1_1>.
	Found 2-bit shift register for signal <Inst_FSM/bufer2_1>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 20
#      LUT2_D                      : 6
#      LUT2_L                      : 1
#      LUT3                        : 47
#      LUT3_D                      : 6
#      LUT4                        : 167
#      LUT4_D                      : 27
#      LUT4_L                      : 5
#      MULT_AND                    : 7
#      MUXCY                       : 21
#      MUXF5                       : 36
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 58
#      FD                          : 2
#      FDC                         : 3
#      FDCE                        : 41
#      FDP                         : 1
#      LD                          : 6
#      LD_1                        : 4
#      LDCP                        : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 11
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      149  out of   1920     7%  
 Number of Slice Flip Flops:             57  out of   3840     1%  
 Number of 4 input LUTs:                282  out of   3840     7%  
    Number used as logic:               280
    Number used as Shift registers:       2
 Number of IOs:                          26
 Number of bonded IOBs:                  25  out of    173    14%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                         | Load  |
----------------------------------------------------------------------------------------+-----------------------------------------------+-------+
clk                                                                                     | BUFGP                                         | 45    |
Inst_FSM/current_state_1                                                                | NONE(Inst_FSM/bufer1_2)                       | 3     |
Inst_FSM/current_state_2                                                                | NONE(Inst_FSM/bufer2_2)                       | 3     |
Inst_FSM/current_state_3                                                                | NONE(Inst_FSM/bufer3_3)                       | 8     |
Inst_Datapath/multiplicacion_i<11>(Inst_Datapath/multipli/Madd_s_add0000_Madd_xor<11>:O)| NONE(*)(Inst_Datapath/convertidor_14/overflow)| 1     |
----------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                            | Load  |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
reset                                                                                                    | IBUF                                       | 45    |
Inst_Datapath/convertidor_14/overflow_0_not0000(Inst_Datapath/convertidor_14/overflow_0_not00001_INV_0:O)| NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
Inst_Datapath/multiplicacion_i<12>(Inst_Datapath/multipli/Madd_s_add0000_Madd_xor<12>:O)                 | NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 28.451ns (Maximum Frequency: 35.148MHz)
   Minimum input arrival time before clock: 6.642ns
   Maximum output required time after clock: 11.385ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_FSM/current_state_1'
  Clock period: 3.357ns (frequency: 297.894MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.678ns (Levels of Logic = 0)
  Source:            Inst_FSM/bufer1_2 (LATCH)
  Destination:       Inst_FSM/Mshreg_bufer1_1 (FF)
  Source Clock:      Inst_FSM/current_state_1 falling
  Destination Clock: Inst_FSM/current_state_1 rising

  Data Path: Inst_FSM/bufer1_2 to Inst_FSM/Mshreg_bufer1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.551   0.745  Inst_FSM/bufer1_2 (Inst_FSM/bufer1_2)
     SRL16:D                   0.382          Inst_FSM/Mshreg_bufer1_1
    ----------------------------------------
    Total                      1.678ns (0.933ns logic, 0.745ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_FSM/current_state_2'
  Clock period: 3.357ns (frequency: 297.894MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.678ns (Levels of Logic = 0)
  Source:            Inst_FSM/bufer2_2 (LATCH)
  Destination:       Inst_FSM/Mshreg_bufer2_1 (FF)
  Source Clock:      Inst_FSM/current_state_2 falling
  Destination Clock: Inst_FSM/current_state_2 rising

  Data Path: Inst_FSM/bufer2_2 to Inst_FSM/Mshreg_bufer2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.551   0.745  Inst_FSM/bufer2_2 (Inst_FSM/bufer2_2)
     SRL16:D                   0.382          Inst_FSM/Mshreg_bufer2_1
    ----------------------------------------
    Total                      1.678ns (0.933ns logic, 0.745ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_FSM/current_state_3'
  Clock period: 1.498ns (frequency: 667.579MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.498ns (Levels of Logic = 0)
  Source:            Inst_FSM/bufer3_2 (LATCH)
  Destination:       Inst_FSM/bufer3_3 (LATCH)
  Source Clock:      Inst_FSM/current_state_3 falling
  Destination Clock: Inst_FSM/current_state_3 falling

  Data Path: Inst_FSM/bufer3_2 to Inst_FSM/bufer3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.551   0.771  Inst_FSM/bufer3_2 (Inst_FSM/bufer3_2)
     LD:D                      0.176          Inst_FSM/bufer3_3
    ----------------------------------------
    Total                      1.498ns (0.727ns logic, 0.771ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 28.451ns (frequency: 35.148MHz)
  Total number of paths / destination ports: 9301616336 / 23
-------------------------------------------------------------------------
Delay:               28.451ns (Levels of Logic = 31)
  Source:            Inst_Datapath/reg_81/bufer_0 (FF)
  Destination:       Inst_Datapath/reg_47/bufer_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Datapath/reg_81/bufer_0 to Inst_Datapath/reg_47/bufer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.626   1.374  Inst_Datapath/reg_81/bufer_0 (Inst_Datapath/reg_81/bufer_0)
     LUT2:I1->O            2   0.479   0.804  Inst_Datapath/multipli/v0<3>1 (Inst_Datapath/multipli/Madd_s_addsub0003C_mand)
     LUT3:I2->O            1   0.479   0.000  Inst_Datapath/multipli/Madd_s_addsub0001_Madd_lut<3> (Inst_Datapath/multipli/Madd_s_addsub0001_Madd_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<3> (Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<3>)
     XORCY:CI->O           3   0.786   0.794  Inst_Datapath/multipli/Madd_s_addsub0001_Madd_xor<4> (Inst_Datapath/multipli/s_addsub0001<4>)
     LUT4:I3->O            1   0.479   0.740  Inst_Datapath/multipli/Madd_s_addsub0003R11 (Inst_Datapath/multipli/Madd_s_addsub0003R1)
     LUT3:I2->O            1   0.479   0.000  Inst_Datapath/multipli/Madd_s_addsub0003_Madd_lut<4> (Inst_Datapath/multipli/Madd_s_addsub0003_Madd_lut<4>)
     MUXCY:S->O            1   0.435   0.000  Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<4> (Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<5> (Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<5>)
     XORCY:CI->O           2   0.786   0.768  Inst_Datapath/multipli/Madd_s_addsub0003_Madd_xor<6> (Inst_Datapath/multipli/s_addsub0003<6>)
     LUT4:I3->O            1   0.479   0.740  Inst_Datapath/multipli/Madd_s_add0000R11 (Inst_Datapath/multipli/Madd_s_add0000R1)
     LUT3:I2->O            1   0.479   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_lut<6> (Inst_Datapath/multipli/Madd_s_add0000_Madd_lut<6>)
     MUXCY:S->O            1   0.435   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<6> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<7> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<8> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<9> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<10> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<11> (Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<11>)
     XORCY:CI->O          17   0.786   1.313  Inst_Datapath/multipli/Madd_s_add0000_Madd_xor<12> (Inst_Datapath/multiplicacion_i<12>)
     LUT4:I1->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_15_mux000311_G (N225)
     MUXF5:I1->O           8   0.314   1.091  Inst_Datapath/convertidor_14/s_15_mux000311 (Inst_Datapath/convertidor_14/N6)
     LUT4:I1->O            1   0.479   0.740  Inst_Datapath/convertidor_14/Madd_s_21_18_add0001_cy<1>11_SW0 (N68)
     LUT4:I2->O            4   0.479   0.802  Inst_Datapath/convertidor_14/Madd_s_21_18_add0001_cy<1>11 (Inst_Datapath/convertidor_14/Madd_s_21_18_add0001_cy<1>)
     LUT4:I3->O           12   0.479   1.009  Inst_Datapath/convertidor_14/s_20_mux0001 (Inst_Datapath/convertidor_14/Madd_s_21_18_add0002_lut<3>)
     LUT4:I2->O            3   0.479   0.941  Inst_Datapath/convertidor_14/s_19_mux00032_SW1 (N117)
     LUT3_D:I1->LO         1   0.479   0.123  Inst_Datapath/convertidor_14/s_19_mux00032 (N282)
     LUT4:I3->O           14   0.479   1.032  Inst_Datapath/convertidor_14/s_21_mux00041 (Inst_Datapath/convertidor_14/Madd_s_25_22_add0002_cy<0>)
     LUT4_D:I3->O          1   0.479   0.740  Inst_Datapath/convertidor_14/s_25_mux00021_SW3 (N122)
     LUT4_D:I2->O          5   0.479   0.842  Inst_Datapath/convertidor_14/s_25_mux00021 (Inst_Datapath/convertidor_14/Madd_s_29_26_add0000_cy<0>)
     LUT3:I2->O            1   0.479   0.740  Inst_Datapath/convertidor_14/Madd_s_29_26_add0001_cy<1>11_SW1 (N80)
     LUT4_L:I2->LO         1   0.479   0.123  Inst_Datapath/convertidor_14/s_28_cmp_gt000136 (Inst_Datapath/convertidor_14/s_28_cmp_gt0001)
     LUT4:I3->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_27_mux00011 (Inst_Datapath/millares_i2<2>)
     FDCE:D                    0.176          Inst_Datapath/reg_47/bufer_2
    ----------------------------------------
    Total                     28.451ns (13.734ns logic, 14.717ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_FSM/current_state_3'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              2.311ns (Levels of Logic = 2)
  Source:            enter3 (PAD)
  Destination:       Inst_FSM/next_state_3 (LATCH)
  Destination Clock: Inst_FSM/current_state_3 rising

  Data Path: enter3 to Inst_FSM/next_state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  enter3_IBUF (enter3_IBUF)
     LUT2:I1->O            1   0.479   0.000  Inst_FSM/next_state_mux0001<3>1 (Inst_FSM/next_state_mux0001<3>)
     LD_1:D                    0.176          Inst_FSM/next_state_3
    ----------------------------------------
    Total                      2.311ns (1.370ns logic, 0.941ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 294 / 59
-------------------------------------------------------------------------
Offset:              6.642ns (Levels of Logic = 5)
  Source:            din<4> (PAD)
  Destination:       Inst_Datapath/reg_42/bufer_0 (FF)
  Destination Clock: clk rising

  Data Path: din<4> to Inst_Datapath/reg_42/bufer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.715   1.305  din_4_IBUF (din_4_IBUF)
     LUT4:I0->O            1   0.479   0.851  Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>141 (Inst_Datapath/convertidor_8/N7)
     LUT4:I1->O            1   0.479   0.704  Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>110 (Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>110)
     LUT4:I3->O            1   0.479   0.976  Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>167 (Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>)
     LUT4:I0->O            1   0.479   0.000  Inst_Datapath/convertidor_8/s_10_mux0003 (Inst_Datapath/decenas_i1<0>)
     FDCE:D                    0.176          Inst_Datapath/reg_42/bufer_0
    ----------------------------------------
    Total                      6.642ns (2.807ns logic, 3.835ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Datapath/multiplicacion_i<11>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            Inst_Datapath/convertidor_14/overflow (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      Inst_Datapath/multiplicacion_i<11> falling

  Data Path: Inst_Datapath/convertidor_14/overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.551   0.681  Inst_Datapath/convertidor_14/overflow (Inst_Datapath/convertidor_14/overflow)
     OBUF:I->O                 4.909          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 51 / 11
-------------------------------------------------------------------------
Offset:              11.385ns (Levels of Logic = 4)
  Source:            Inst_FSM/current_state_0 (FF)
  Destination:       digits<0> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_FSM/current_state_0 to digits<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.626   1.148  Inst_FSM/current_state_0 (Inst_FSM/current_state_0)
     LUT3:I0->O            1   0.479   0.976  Inst_FSM/mux_ctr<0>2 (Inst_FSM/mux_ctr<0>2)
     LUT4:I0->O           20   0.479   1.608  Inst_FSM/mux_ctr<0>11 (mux_ctr_i<0>)
     LUT3:I0->O            1   0.479   0.681  Inst_Datapath/multiplexor/Mrom_dig_ctr11 (digits_0_OBUF)
     OBUF:I->O                 4.909          digits_0_OBUF (digits<0>)
    ----------------------------------------
    Total                     11.385ns (6.972ns logic, 4.412ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_FSM/current_state_1'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              11.152ns (Levels of Logic = 4)
  Source:            Inst_FSM/bufer1_1 (FF)
  Destination:       digits<0> (PAD)
  Source Clock:      Inst_FSM/current_state_1 rising

  Data Path: Inst_FSM/bufer1_1 to digits<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   0.915  Inst_FSM/bufer1_1 (Inst_FSM/bufer1_1)
     LUT3:I1->O            1   0.479   0.976  Inst_FSM/mux_ctr<0>2 (Inst_FSM/mux_ctr<0>2)
     LUT4:I0->O           20   0.479   1.608  Inst_FSM/mux_ctr<0>11 (mux_ctr_i<0>)
     LUT3:I0->O            1   0.479   0.681  Inst_Datapath/multiplexor/Mrom_dig_ctr11 (digits_0_OBUF)
     OBUF:I->O                 4.909          digits_0_OBUF (digits<0>)
    ----------------------------------------
    Total                     11.152ns (6.972ns logic, 4.180ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_FSM/current_state_2'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              9.698ns (Levels of Logic = 3)
  Source:            Inst_FSM/bufer2_1 (FF)
  Destination:       digits<0> (PAD)
  Source Clock:      Inst_FSM/current_state_2 rising

  Data Path: Inst_FSM/bufer2_1 to digits<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   0.915  Inst_FSM/bufer2_1 (Inst_FSM/bufer2_1)
     LUT4:I1->O           20   0.479   1.608  Inst_FSM/mux_ctr<0>11 (mux_ctr_i<0>)
     LUT3:I0->O            1   0.479   0.681  Inst_Datapath/multiplexor/Mrom_dig_ctr11 (digits_0_OBUF)
     OBUF:I->O                 4.909          digits_0_OBUF (digits<0>)
    ----------------------------------------
    Total                      9.698ns (6.493ns logic, 3.205ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_FSM/current_state_3'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              10.956ns (Levels of Logic = 4)
  Source:            Inst_FSM/bufer3_0 (LATCH)
  Destination:       digits<0> (PAD)
  Source Clock:      Inst_FSM/current_state_3 falling

  Data Path: Inst_FSM/bufer3_0 to digits<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.551   1.066  Inst_FSM/bufer3_0 (Inst_FSM/bufer3_0)
     LUT3:I0->O            1   0.479   0.704  Inst_FSM/mux_ctr<0>6 (Inst_FSM/mux_ctr<0>6)
     LUT4:I3->O           20   0.479   1.608  Inst_FSM/mux_ctr<0>11 (mux_ctr_i<0>)
     LUT3:I0->O            1   0.479   0.681  Inst_Datapath/multiplexor/Mrom_dig_ctr11 (digits_0_OBUF)
     OBUF:I->O                 4.909          digits_0_OBUF (digits<0>)
    ----------------------------------------
    Total                     10.956ns (6.897ns logic, 4.059ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.95 secs
 
--> 

Total memory usage is 268932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    8 (   0 filtered)

