#ifndef __ASM_MACH_IRQS_H
#define __ASM_MACH_IRQS_H

/*
 * Interrupt numbers for PXA168
 */
#define IRQ_PXA168_NONE			(-1)
#define IRQ_PXA168_SSP4			0
#define IRQ_PXA168_SSP3			1
#define IRQ_PXA168_SSP2			2
#define IRQ_PXA168_SSP1			3
#define IRQ_PXA168_PMIC_INT		4
#define IRQ_PXA168_RTC_INT		5
#define IRQ_PXA168_RTC_ALARM		6
#define IRQ_PXA168_TWSI0		7
#define IRQ_PXA168_GPU			8
#define IRQ_PXA168_KEYPAD		9
#define IRQ_PXA168_ONEWIRE		12
#define IRQ_PXA168_TIMER1		13
#define IRQ_PXA168_TIMER2		14
#define IRQ_PXA168_TIMER3		15
#define IRQ_PXA168_CMU			16
#define IRQ_PXA168_SSP5			17
#define IRQ_PXA168_MSP_WAKEUP		19
#define IRQ_PXA168_CF_WAKEUP		20
#define IRQ_PXA168_XD_WAKEUP		21
#define IRQ_PXA168_MFU			22
#define IRQ_PXA168_MSP			23
#define IRQ_PXA168_CF			24
#define IRQ_PXA168_XD			25
#define IRQ_PXA168_DDR_INT		26
#define IRQ_PXA168_UART1		27
#define IRQ_PXA168_UART2		28
#define IRQ_PXA168_UART3		29
#define IRQ_PXA168_WDT			35
#define IRQ_PXA168_MAIN_PMU		36
#define IRQ_PXA168_FRQ_CHANGE		38
#define IRQ_PXA168_SDH1			39
#define IRQ_PXA168_SDH2			40
#define IRQ_PXA168_LCD			41
#define IRQ_PXA168_CI			42
#define IRQ_PXA168_USB1			44
#define IRQ_PXA168_NAND			45
#define IRQ_PXA168_HIFI_DMA		46
#define IRQ_PXA168_DMA_INT0		47
#define IRQ_PXA168_DMA_INT1		48
#define IRQ_PXA168_GPIOX		49
#define IRQ_PXA168_USB2			51
#define IRQ_PXA168_AC97			57
#define IRQ_PXA168_TWSI1		58
#define IRQ_PXA168_AP_PMU		60
#define IRQ_PXA168_SM_INT		63

/*
 * Interrupt numbers for PXA910
 */
#define IRQ_PXA910_NONE			(-1)
#define IRQ_PXA910_AIRQ			0
#define IRQ_PXA910_SSP3			1
#define IRQ_PXA910_SSP2			2
#define IRQ_PXA910_SSP1			3
#define IRQ_PXA910_PMIC_INT		4
#define IRQ_PXA910_RTC_INT		5
#define IRQ_PXA910_RTC_ALARM		6
#define IRQ_PXA910_TWSI0		7
#define IRQ_PXA910_GPU			8
#define IRQ_PXA910_KEYPAD		9
#define IRQ_PXA910_ROTARY		10
#define IRQ_PXA910_TRACKBALL		11
#define IRQ_PXA910_ONEWIRE		12
#define IRQ_PXA910_AP1_TIMER1		13
#define IRQ_PXA910_AP1_TIMER2		14
#define IRQ_PXA910_AP1_TIMER3		15
#define IRQ_PXA910_IPC_AP0		16
#define IRQ_PXA910_IPC_AP1		17
#define IRQ_PXA910_IPC_AP2		18
#define IRQ_PXA910_IPC_AP3		19
#define IRQ_PXA910_IPC_AP4		20
#define IRQ_PXA910_IPC_CP0		21
#define IRQ_PXA910_IPC_CP1		22
#define IRQ_PXA910_IPC_CP2		23
#define IRQ_PXA910_IPC_CP3		24
#define IRQ_PXA910_CNM			25
#define IRQ_PXA910_L2_DDR		26
#define IRQ_PXA910_UART2		27
#define IRQ_PXA910_UART3		28
#define IRQ_PXA910_AP2_TIMER1		29
#define IRQ_PXA910_AP2_TIMER2		30
#define IRQ_PXA910_CP2_TIMER1		31
#define IRQ_PXA910_CP2_TIMER2		32
#define IRQ_PXA910_CP2_TIMER3		33
#define IRQ_PXA910_GSSP			34
#define IRQ_PXA910_CP2_WDT		35
#define IRQ_PXA910_MAIN_PMU		36
#define IRQ_PXA910_CP_FREQ_CHG		37
#define IRQ_PXA910_AP_FREQ_CHG		38
#define IRQ_PXA910_MMC			39
#define IRQ_PXA910_AEU			40
#define IRQ_PXA910_LCD			41
#define IRQ_PXA910_CCIC			42
#define IRQ_PXA910_IRE			43
#define IRQ_PXA910_USB1			44
#define IRQ_PXA910_NAND			45
#define IRQ_PXA910_HIFI_DMA		46
#define IRQ_PXA910_DMA_INT0		47
#define IRQ_PXA910_DMA_INT1		48
#define IRQ_PXA910_AP_GPIO		49
#define IRQ_PXA910_AP2_TIMER3		50
#define IRQ_PXA910_USB2			51
#define IRQ_PXA910_TWSI1		54
#define IRQ_PXA910_CP_GPIO		55
#define IRQ_PXA910_UART1		59	/* Slow UART */
#define IRQ_PXA910_AP_PMU		60
#define IRQ_PXA910_SM_INT		63	/* from PinMux */

/*
 * Interrupt numbers for PXA988
 */
#define IRQ_PXA988_START		32
#define IRQ_PXA988_NONE			(-1)
#define IRQ_PXA988_AIRQ			(IRQ_PXA988_START + 0)
#define IRQ_PXA988_SSP2			(IRQ_PXA988_START + 1)
#define IRQ_PXA988_SSP1			(IRQ_PXA988_START + 2)
#define IRQ_PXA988_SSP0			(IRQ_PXA988_START + 3)
#define IRQ_PXA988_PMIC			(IRQ_PXA988_START + 4)
#define IRQ_PXA988_RTC			(IRQ_PXA988_START + 5)
#define IRQ_PXA988_RTC_ALARM		(IRQ_PXA988_START + 6)
#define IRQ_PXA988_I2C0			(IRQ_PXA988_START + 7) /* I2C_AP */
#define IRQ_PXA988_GPU			(IRQ_PXA988_START + 8)
#define IRQ_PXA988_KEYPAD		(IRQ_PXA988_START + 9)
#define IRQ_PXA988_DMA_INT2		(IRQ_PXA988_START + 10)
#define IRQ_PXA988_DXO			(IRQ_PXA988_START + 11)
#define IRQ_PXA988_ONEWIRE		(IRQ_PXA988_START + 12)
#define IRQ_PXA988_AP_TIMER1		(IRQ_PXA988_START + 13)
#define IRQ_PXA988_AP_TIMER2_3		(IRQ_PXA988_START + 14)
#define IRQ_PXA988_ISP_DMA		(IRQ_PXA988_START + 15)
#define IRQ_PXA988_IPC_AP0		(IRQ_PXA988_START + 16)
#define IRQ_PXA988_IPC_AP1		(IRQ_PXA988_START + 17)
#define IRQ_PXA988_IPC_AP2		(IRQ_PXA988_START + 18)
#define IRQ_PXA988_IPC_AP3		(IRQ_PXA988_START + 19)
#define IRQ_PXA988_IPC_AP4		(IRQ_PXA988_START + 20)
#define IRQ_PXA988_IPC_CP0		(IRQ_PXA988_START + 21)
#define IRQ_PXA988_IPC_CP1		(IRQ_PXA988_START + 22)
#define IRQ_PXA988_IPC_CP2		(IRQ_PXA988_START + 23)
#define IRQ_PXA988_IPC_CP3		(IRQ_PXA988_START + 24)
#define IRQ_PXA988_CODA7542		(IRQ_PXA988_START + 25)
#define IRQ_PXA988_L2_DDR		(IRQ_PXA988_START + 26)
#define IRQ_PXA988_UART1		(IRQ_PXA988_START + 27)
#define IRQ_PXA988_UART2		(IRQ_PXA988_START + 28)
#define IRQ_PXA988_AP2_TIMER1		(IRQ_PXA988_START + 29)
#define IRQ_PXA988_AP2_TIMER2_3		(IRQ_PXA988_START + 30)
#define IRQ_PXA988_CP_TIMER1		(IRQ_PXA988_START + 31)
#define IRQ_PXA988_CP_TIMER2_3		(IRQ_PXA988_START + 32)
#define IRQ_PXA988_I2C1			(IRQ_PXA988_START + 33) /* I2C_INT */
#define IRQ_PXA988_GSSP			(IRQ_PXA988_START + 34)
#define IRQ_PXA988_WDT			(IRQ_PXA988_START + 35)
#define IRQ_PXA988_MPMU			(IRQ_PXA988_START + 36)
#define IRQ_PXA988_SEAGULL_FRQ		(IRQ_PXA988_START + 37)
#define IRQ_PXA988_MOHAWK_FRQ		(IRQ_PXA988_START + 38)
#define IRQ_PXA988_MMC			(IRQ_PXA988_START + 39)
#define IRQ_PXA988_AEU			(IRQ_PXA988_START + 40)
#define IRQ_PXA988_LCD			(IRQ_PXA988_START + 41)
#define IRQ_PXA988_CI			(IRQ_PXA988_START + 42)
#define IRQ_PXA988_IRE			(IRQ_PXA988_START + 43)
#define IRQ_PXA988_USB1			(IRQ_PXA988_START + 44)
#define IRQ_PXA988_NAND			(IRQ_PXA988_START + 45)
#define IRQ_PXA988_HIFI_DMA		(IRQ_PXA988_START + 46)
#define IRQ_PXA988_DMA_INT0		(IRQ_PXA988_START + 47)
#define IRQ_PXA988_DMA_INT1		(IRQ_PXA988_START + 48)
#define IRQ_PXA988_GPIO_AP		(IRQ_PXA988_START + 49)
#define IRQ_PXA988_GPIO_EDGE		(IRQ_PXA988_START + 50)
#define IRQ_PXA988_SPH			(IRQ_PXA988_START + 51)
#define IRQ_PXA988_IPC_SRV0_SE		(IRQ_PXA988_START + 52)
#define IRQ_PXA988_DSI			(IRQ_PXA988_START + 53)
#define IRQ_PXA988_I2C2			(IRQ_PXA988_START + 54) /* I2C_CP */
#define IRQ_PXA988_GPIO_CP		(IRQ_PXA988_START + 55)
#define IRQ_PXA988_IPC_SRV0_MO		(IRQ_PXA988_START + 56)
#define IRQ_PXA988_PC_CP		(IRQ_PXA988_START + 57)
#define IRQ_PXA988_CORESIGHT		(IRQ_PXA988_START + 58)
#define IRQ_PXA988_UART0		(IRQ_PXA988_START + 59)
#define IRQ_PXA988_DRO_SENSOR		(IRQ_PXA988_START + 60)
#define IRQ_PXA988_CORESIGHT2		(IRQ_PXA988_START + 61)
#define IRQ_PXA988_FABRIC_TO		(IRQ_PXA988_START + 62)
#define IRQ_PXA988_SM_INT		(IRQ_PXA988_START + 63)
#define IRQ_PXA988_END			(IRQ_PXA988_SM_INT + 1)

/*
 * Interrupt numbers for PXA1088.
 * The interrupt 0 ~ 31 assign to GIC
 * 0~15 : SGI0~SGI15
 * 16~25: reserved
 * 26~31: PPI5, PPI4, PPI0, PPI1, PPI2, PPI3
 */
#define IRQ_PXA1088_START		32
#define IRQ_PXA1088_NONE		(-1)
#define IRQ_PXA1088_CA7MP_FRQ		(IRQ_PXA1088_START + 37)
#define IRQ_PXA1088_SEAGULL_FRQ		(IRQ_PXA1088_START + 38)
#define IRQ_PXA1088_AP3_TIMER1		(IRQ_PXA1088_START + 64)
#define IRQ_PXA1088_AP3_TIMER2_3	(IRQ_PXA1088_START + 65)
#define IRQ_PXA1088_CORESIGHT3		(IRQ_PXA1088_START + 66)
#define IRQ_PXA1088_DMA_INT3		(IRQ_PXA1088_START + 67)
#define IRQ_PXA1088_CORESIGHT4		(IRQ_PXA1088_START + 68)
#define IRQ_PXA1088_DMA_INT4		(IRQ_PXA1088_START + 69)
#define IRQ_PXA1088_HSI_IRQ		(IRQ_PXA1088_START + 70)
#define IRQ_PXA1088_HSI_WAKE_WAKEUP	(IRQ_PXA1088_START + 71)
#define IRQ_PXA1088_GC320		(IRQ_PXA1088_START + 72)
#define IRQ_PXA1088_DMA_SECURE_INT	(IRQ_PXA1088_START + 73)
#define IRQ_PXA1088_DMA_SECURE_INT2	(IRQ_PXA1088_START + 74)
#define IRQ_PXA1088_DMA_SECURE_INT3	(IRQ_PXA1088_START + 75)
#define IRQ_PXA1088_DMA_SECURE_INT4	(IRQ_PXA1088_START + 76)
#define IRQ_PXA1088_END			(IRQ_PXA1088_DMA_SECURE_INT4 + 1)
/* PXA1088 reserve irq 77~95 */
#define IRQ_PXA1088_REV_END		(IRQ_PXA1088_START + 96)

/*
 * Interrupt numbers for MMP2
 */
#define IRQ_MMP2_NONE			(-1)
#define IRQ_MMP2_SSP1			0
#define IRQ_MMP2_SSP2			1
#define IRQ_MMP2_SSPA1			2
#define IRQ_MMP2_SSPA2			3
#define IRQ_MMP2_PMIC_MUX		4	/* PMIC & Charger */
#define IRQ_MMP2_RTC_MUX		5
#define IRQ_MMP2_TWSI1			7
#define IRQ_MMP2_GPU			8
#define IRQ_MMP2_KEYPAD_MUX		9
#define IRQ_MMP2_ROTARY			10
#define IRQ_MMP2_TRACKBALL		11
#define IRQ_MMP2_ONEWIRE		12
#define IRQ_MMP2_TIMER1			13
#define IRQ_MMP2_TIMER2			14
#define IRQ_MMP2_TIMER3			15
#define IRQ_MMP2_RIPC			16
#define IRQ_MMP2_TWSI_MUX		17	/* TWSI2 ~ TWSI6 */
#define IRQ_MMP2_HDMI			19
#define IRQ_MMP2_SSP3			20
#define IRQ_MMP2_SSP4			21
#define IRQ_MMP2_USB_HS1		22
#define IRQ_MMP2_USB_HS2		23
#define IRQ_MMP2_UART3			24
#define IRQ_MMP2_UART1			27
#define IRQ_MMP2_UART2			28
#define IRQ_MMP2_MIPI_DSI		29
#define IRQ_MMP2_CI2			30
#define IRQ_MMP2_PMU_TIMER1		31
#define IRQ_MMP2_PMU_TIMER2		32
#define IRQ_MMP2_PMU_TIMER3		33
#define IRQ_MMP2_USB_FS			34
#define IRQ_MMP2_MISC_MUX		35
#define IRQ_MMP2_WDT1			36
#define IRQ_MMP2_NAND_DMA		37
#define IRQ_MMP2_USIM			38
#define IRQ_MMP2_MMC			39
#define IRQ_MMP2_WTM			40
#define IRQ_MMP2_LCD			41
#define IRQ_MMP2_CI			42
#define IRQ_MMP2_IRE			43
#define IRQ_MMP2_USB_OTG		44
#define IRQ_MMP2_NAND			45
#define IRQ_MMP2_UART4			46
#define IRQ_MMP2_DMA_FIQ		47
#define IRQ_MMP2_DMA_RIQ		48
#define IRQ_MMP2_GPIO			49
#define IRQ_MMP2_MIPI_HSI1_MUX		51
#define IRQ_MMP2_MMC2			52
#define IRQ_MMP2_MMC3			53
#define IRQ_MMP2_MMC4			54
#define IRQ_MMP2_MIPI_HSI0_MUX		55
#define IRQ_MMP2_MSP			58
#define IRQ_MMP2_MIPI_SLIM_DMA		59
#define IRQ_MMP2_PJ4_FREQ_CHG		60
#define IRQ_MMP2_MIPI_SLIM		62
#define IRQ_MMP2_SM			63

#define IRQ_MMP2_MUX_BASE		64

/* secondary interrupt of INT #4 */
#define IRQ_MMP2_PMIC_BASE		(IRQ_MMP2_MUX_BASE)
#define IRQ_MMP2_CHARGER		(IRQ_MMP2_PMIC_BASE + 0)
#define IRQ_MMP2_PMIC			(IRQ_MMP2_PMIC_BASE + 1)

/* secondary interrupt of INT #5 */
#define IRQ_MMP2_RTC_BASE		(IRQ_MMP2_PMIC_BASE + 2)
#define IRQ_MMP2_RTC_ALARM		(IRQ_MMP2_RTC_BASE + 0)
#define IRQ_MMP2_RTC			(IRQ_MMP2_RTC_BASE + 1)

/* secondary interrupt of INT #9 */
#define IRQ_MMP2_KEYPAD_BASE		(IRQ_MMP2_RTC_BASE + 2)
#define IRQ_MMP2_KPC			(IRQ_MMP2_KEYPAD_BASE + 0)
#define IRQ_MMP2_ROTORY			(IRQ_MMP2_KEYPAD_BASE + 1)
#define IRQ_MMP2_TBALL			(IRQ_MMP2_KEYPAD_BASE + 2)

/* secondary interrupt of INT #17 */
#define IRQ_MMP2_TWSI_BASE		(IRQ_MMP2_KEYPAD_BASE + 3)
#define IRQ_MMP2_TWSI2			(IRQ_MMP2_TWSI_BASE + 0)
#define IRQ_MMP2_TWSI3			(IRQ_MMP2_TWSI_BASE + 1)
#define IRQ_MMP2_TWSI4			(IRQ_MMP2_TWSI_BASE + 2)
#define IRQ_MMP2_TWSI5			(IRQ_MMP2_TWSI_BASE + 3)
#define IRQ_MMP2_TWSI6			(IRQ_MMP2_TWSI_BASE + 4)

/* secondary interrupt of INT #35 */
#define IRQ_MMP2_MISC_BASE		(IRQ_MMP2_TWSI_BASE + 5)
#define IRQ_MMP2_PERF			(IRQ_MMP2_MISC_BASE + 0)
#define IRQ_MMP2_L2_PA_ECC		(IRQ_MMP2_MISC_BASE + 1)
#define IRQ_MMP2_L2_ECC			(IRQ_MMP2_MISC_BASE + 2)
#define IRQ_MMP2_L2_UECC		(IRQ_MMP2_MISC_BASE + 3)
#define IRQ_MMP2_DDR			(IRQ_MMP2_MISC_BASE + 4)
#define IRQ_MMP2_FAB0_TIMEOUT		(IRQ_MMP2_MISC_BASE + 5)
#define IRQ_MMP2_FAB1_TIMEOUT		(IRQ_MMP2_MISC_BASE + 6)
#define IRQ_MMP2_FAB2_TIMEOUT		(IRQ_MMP2_MISC_BASE + 7)
#define IRQ_MMP2_THERMAL		(IRQ_MMP2_MISC_BASE + 9)
#define IRQ_MMP2_MAIN_PMU		(IRQ_MMP2_MISC_BASE + 10)
#define IRQ_MMP2_WDT2			(IRQ_MMP2_MISC_BASE + 11)
#define IRQ_MMP2_CORESIGHT		(IRQ_MMP2_MISC_BASE + 12)
#define IRQ_MMP2_COMMTX			(IRQ_MMP2_MISC_BASE + 13)
#define IRQ_MMP2_COMMRX			(IRQ_MMP2_MISC_BASE + 14)

/* secondary interrupt of INT #51 */
#define IRQ_MMP2_MIPI_HSI1_BASE		(IRQ_MMP2_MISC_BASE + 15)
#define IRQ_MMP2_HSI1_CAWAKE		(IRQ_MMP2_MIPI_HSI1_BASE + 0)
#define IRQ_MMP2_MIPI_HSI_INT1		(IRQ_MMP2_MIPI_HSI1_BASE + 1)

/* secondary interrupt of INT #55 */
#define IRQ_MMP2_MIPI_HSI0_BASE		(IRQ_MMP2_MIPI_HSI1_BASE + 2)
#define IRQ_MMP2_HSI0_CAWAKE		(IRQ_MMP2_MIPI_HSI0_BASE + 0)
#define IRQ_MMP2_MIPI_HSI_INT0		(IRQ_MMP2_MIPI_HSI0_BASE + 1)

#define IRQ_MMP2_MUX_END		(IRQ_MMP2_MIPI_HSI0_BASE + 2)

/*
 * Interrupt numbers for MMP3
 */
#define IRQ_LOCALTIMER			29
#define IRQ_LOCALWDOG			30
#define IRQ_LEGACYIRQ			31

#define IRQ_MMP3_START			32
#define IRQ_MMP3_NONE			(-1)
#define IRQ_MMP3_SSP1			(IRQ_MMP3_START + 0)
#define IRQ_MMP3_SSP2			(IRQ_MMP3_START + 1)
#define IRQ_MMP3_SSPA1			(IRQ_MMP3_START + 2)
#define IRQ_MMP3_SSPA2			(IRQ_MMP3_START + 3)
#define IRQ_MMP3_PMIC_MUX		(IRQ_MMP3_START + 4)
#define IRQ_MMP3_RTC_MUX		(IRQ_MMP3_START + 5)
#define IRQ_MMP3_HSI3_MUX		(IRQ_MMP3_START + 6)
#define IRQ_MMP3_TWSI1			(IRQ_MMP3_START + 7)
#define IRQ_MMP3_GPU_MUX		(IRQ_MMP3_START + 8)
#define IRQ_MMP3_KEYPAD			(IRQ_MMP3_START + 9)
#define IRQ_MMP3_ROTARY			(IRQ_MMP3_START + 10)
#define IRQ_MMP3_TRACKBALL		(IRQ_MMP3_START + 11)
#define IRQ_MMP3_ONEWIRE		(IRQ_MMP3_START + 12)
#define IRQ_MMP3_TIMER1			(IRQ_MMP3_START + 13)
#define IRQ_MMP3_TIMER2			(IRQ_MMP3_START + 14)
#define IRQ_MMP3_TIMER3			(IRQ_MMP3_START + 15)
#define IRQ_MMP3_RIPC			(IRQ_MMP3_START + 16)
#define IRQ_MMP3_TWSI_MUX		(IRQ_MMP3_START + 17)
#define IRQ_MMP3_HSI2_MUX		(IRQ_MMP3_START + 18)
#define IRQ_MMP3_HDMI			(IRQ_MMP3_START + 19)
#define IRQ_MMP3_SSP3			(IRQ_MMP3_START + 20)
#define IRQ_MMP3_SSP4			(IRQ_MMP3_START + 21)
#define IRQ_MMP3_USB_HS1		(IRQ_MMP3_START + 22)
#define IRQ_MMP3_USB_HS2		(IRQ_MMP3_START + 23)
#define IRQ_MMP3_UART3			(IRQ_MMP3_START + 24)
#define IRQ_MMP3_VMETA			(IRQ_MMP3_START + 26)
#define IRQ_MMP3_UART1			(IRQ_MMP3_START + 27)
#define IRQ_MMP3_UART2			(IRQ_MMP3_START + 28)
#define IRQ_MMP3_MIPI_DSI		(IRQ_MMP3_START + 29)
#define IRQ_MMP3_DXO_MUX		(IRQ_MMP3_START + 30)
#define IRQ_MMP3_PMU_TIMER1		(IRQ_MMP3_START + 31)
#define IRQ_MMP3_PMU_TIMER2		(IRQ_MMP3_START + 32)
#define IRQ_MMP3_PMU_TIMER3		(IRQ_MMP3_START + 33)
#define IRQ_MMP3_USB_FS			(IRQ_MMP3_START + 34)
#define IRQ_MMP3_MISC1_MUX		(IRQ_MMP3_START + 35)
#define IRQ_MMP3_WDT1			(IRQ_MMP3_START + 36)
#define IRQ_MMP3_NAND_DMA		(IRQ_MMP3_START + 37)
#define IRQ_MMP3_USIM			(IRQ_MMP3_START + 38)
#define IRQ_MMP3_MMC			(IRQ_MMP3_START + 39)
#define IRQ_MMP3_WTM			(IRQ_MMP3_START + 40)
#define IRQ_MMP3_LCD			(IRQ_MMP3_START + 41)
#define IRQ_MMP3_CI_MUX			(IRQ_MMP3_START + 42)
#define IRQ_MMP3_IRE			(IRQ_MMP3_START + 43)
#define IRQ_MMP3_USB_OTG		(IRQ_MMP3_START + 44)
#define IRQ_MMP3_NAND			(IRQ_MMP3_START + 45)
#define IRQ_MMP3_UART4			(IRQ_MMP3_START + 46)
#define IRQ_MMP3_DMA_FIQ		(IRQ_MMP3_START + 47)
#define IRQ_MMP3_DMA_RIQ		(IRQ_MMP3_START + 48)
#define IRQ_MMP3_GPIO			(IRQ_MMP3_START + 49)
#define IRQ_MMP3_SECURITY		(IRQ_MMP3_START + 50)
#define IRQ_MMP3_SSP_MUX		(IRQ_MMP3_START + 51)
#define IRQ_MMP3_MMC2			(IRQ_MMP3_START + 52)
#define IRQ_MMP3_MMC3			(IRQ_MMP3_START + 53)
#define IRQ_MMP3_MMC4			(IRQ_MMP3_START + 54)
#define IRQ_MMP3_HSI1_MUX		(IRQ_MMP3_START + 55)
#define IRQ_MMP3_IPC2			(IRQ_MMP3_START + 56)
#define IRQ_MMP3_MISC2_MUX		(IRQ_MMP3_START + 57)
#define IRQ_MMP3_HSI0_MUX		(IRQ_MMP3_START + 58)
#define IRQ_MMP3_MIPI_SLIM_DMA		(IRQ_MMP3_START + 59)
#define IRQ_MMP3_PJ4_FREQ_CHG		(IRQ_MMP3_START + 60)
#define IRQ_MMP3_MIPI_SLIM		(IRQ_MMP3_START + 62)
#define IRQ_MMP3_SMC			(IRQ_MMP3_START + 63)
#define IRQ_MMP3_PMU_INT0		(IRQ_MMP3_START + 86)
#define IRQ_MMP3_PMU_INT1		(IRQ_MMP3_START + 87)
#define IRQ_MMP3_PMU_INT2		(IRQ_MMP3_START + 88)
#ifdef CONFIG_ARM_GIC
#define IRQ_MMP3_END			(IRQ_MMP3_START + 96)
#else
#define IRQ_MMP3_END			(IRQ_MMP3_START + 64)
#endif

/* secondary interrupt of INT #4 */
#define IRQ_MMP3_PMIC_BASE		(IRQ_MMP3_END)
#define IRQ_MMP3_CHARGER		(IRQ_MMP3_PMIC_BASE + 0)
#define IRQ_MMP3_PMIC			(IRQ_MMP3_PMIC_BASE + 1)
#define IRQ_MMP3_SPMI			(IRQ_MMP3_PMIC_BASE + 2)
#define IRQ_MMP3_CHRG_DTC_OUT		(IRQ_MMP3_PMIC_BASE + 3)

/* secondary interrupt of INT #5 */
#define IRQ_MMP3_RTC_BASE		(IRQ_MMP3_PMIC_BASE + 4)
#define IRQ_MMP3_RTC_ALARM		(IRQ_MMP3_RTC_BASE + 0)
#define IRQ_MMP3_RTC			(IRQ_MMP3_RTC_BASE + 1)

/* secondary interrupt of INT #6 */
#define IRQ_MMP3_HSI3_BASE		(IRQ_MMP3_RTC_BASE + 2)
#define IRQ_MMP3_ETHER			(IRQ_MMP3_HSI3_BASE + 0)
#define IRQ_MMP3_UNIPRO3		(IRQ_MMP3_HSI3_BASE + 1)
#define IRQ_MMP3_HSI3			(IRQ_MMP3_HSI3_BASE + 2)

/* secondary interrupt of INT #8 */
#define IRQ_MMP3_GPU_BASE		(IRQ_MMP3_HSI3_BASE + 3)
#define IRQ_MMP3_GC2000			(IRQ_MMP3_GPU_BASE + 0)
#define IRQ_MMP3_GC360			(IRQ_MMP3_GPU_BASE + 1)
#define IRQ_MMP3_GC300			(IRQ_MMP3_GPU_BASE + 2)

/* secondary interrupt of INT #17 */
#define IRQ_MMP3_TWSI_BASE		(IRQ_MMP3_GPU_BASE + 3)
#define IRQ_MMP3_TWSI2			(IRQ_MMP3_TWSI_BASE + 0)
#define IRQ_MMP3_TWSI3			(IRQ_MMP3_TWSI_BASE + 1)
#define IRQ_MMP3_TWSI4			(IRQ_MMP3_TWSI_BASE + 2)
#define IRQ_MMP3_TWSI5			(IRQ_MMP3_TWSI_BASE + 3)
#define IRQ_MMP3_TWSI6			(IRQ_MMP3_TWSI_BASE + 4)

/* secondary interrupt of INT #18 */
#define IRQ_MMP3_HSI2_BASE		(IRQ_MMP3_TWSI_BASE + 5)
#define IRQ_MMP3_UNIPRO2		(IRQ_MMP3_HSI3_BASE + 0)
#define IRQ_MMP3_HSI2			(IRQ_MMP3_HSI3_BASE + 1)

/* secondary interrupt of INT #30 */
#define IRQ_MMP3_DXO_BASE		(IRQ_MMP3_HSI2_BASE + 2)
#define IRQ_MMP3_ISP_DMA		(IRQ_MMP3_DXO_BASE + 0)
#define IRQ_MMP3_DXO_ISP		(IRQ_MMP3_DXO_BASE + 1)

/* secondary interrupt of INT #35 */
#define IRQ_MMP3_MISC1_BASE		(IRQ_MMP3_DXO_BASE + 2)
#define IRQ_MMP3_MOLTRES_TRIGGER	(IRQ_MMP3_MISC1_BASE + 0)
#define IRQ_MMP3_MOLTRES_SNP_PERR0	(IRQ_MMP3_MISC1_BASE + 1)
#define IRQ_MMP3_MOLTRES_SNP_PERR1	(IRQ_MMP3_MISC1_BASE + 2)
#define IRQ_MMP3_MOLTRES_SNP_PERR2	(IRQ_MMP3_MISC1_BASE + 3)
#define IRQ_MMP3_MOLTRES_L2CCINTR_MASK	(IRQ_MMP3_MISC1_BASE + 4)
#define IRQ_MMP3_MOLTRES_L2C_PA_ERR	(IRQ_MMP3_MISC1_BASE + 5)
#define IRQ_MMP3_MOLTRES_L2C_UERR	(IRQ_MMP3_MISC1_BASE + 6)
#define IRQ_MMP3_MOLTRES_L2C_CERR	(IRQ_MMP3_MISC1_BASE + 7)
#define IRQ_MMP3_MOLTRES_ECNTRINTR	(IRQ_MMP3_MISC1_BASE + 8)
#define IRQ_MMP3_MOLTRES_PARRTINTR	(IRQ_MMP3_MISC1_BASE + 9)
#define IRQ_MMP3_MOLTRES_PARRDINTR	(IRQ_MMP3_MISC1_BASE + 10)
#define IRQ_MMP3_MOLTRES_ERRWTINTR	(IRQ_MMP3_MISC1_BASE + 11)
#define IRQ_MMP3_MOLTRES_ERRWDINTR	(IRQ_MMP3_MISC1_BASE + 12)
#define IRQ_MMP3_MOLTRES_COMMTX_2_0	(IRQ_MMP3_MISC1_BASE + 13)
#define IRQ_MMP3_MOLTRES_COMMRX_2_0	(IRQ_MMP3_MISC1_BASE + 14)
#define IRQ_MMP3_MOLTRES_ERRRTINTR	(IRQ_MMP3_MISC1_BASE + 15)
#define IRQ_MMP3_MOLTRES_ERRRDINTR	(IRQ_MMP3_MISC1_BASE + 16)
#define IRQ_MMP3_MOLTRES_SLVERRINTR	(IRQ_MMP3_MISC1_BASE + 17)
#define IRQ_MMP3_MOLTRES_DECERRINTR	(IRQ_MMP3_MISC1_BASE + 18)
#define IRQ_MMP3_MOLTRES_CTI_NCTIIRQ_0	(IRQ_MMP3_MISC1_BASE + 19)
#define IRQ_MMP3_MOLTRES_CTI_NCTIIRQ_1	(IRQ_MMP3_MISC1_BASE + 20)
#define IRQ_MMP3_MOLTRES_CTI_NCTIIRQ_2	(IRQ_MMP3_MISC1_BASE + 21)
#define IRQ_MMP3_MOLTRES_NPMUIRQ_0	(IRQ_MMP3_MISC1_BASE + 22)
#define IRQ_MMP3_MOLTRES_NPMUIRQ_1	(IRQ_MMP3_MISC1_BASE + 23)
#define IRQ_MMP3_MOLTRES_NPMUIRQ_2	(IRQ_MMP3_MISC1_BASE + 24)
#define IRQ_MMP3_MOLTRES_DC_PERR	(IRQ_MMP3_MISC1_BASE + 25)
#define IRQ_MMP3_MOLTRES_IC_PERR	(IRQ_MMP3_MISC1_BASE + 26)
#define IRQ_MMP3_PJ4_PMU_INT_0		(IRQ_MMP3_MISC1_BASE + 27)
#define IRQ_MMP3_PJ4_PMU_INT_1		(IRQ_MMP3_MISC1_BASE + 28)
#define IRQ_MMP3_PJ4_PMU_INT_2		(IRQ_MMP3_MISC1_BASE + 29)
#define IRQ_MMP3_USB3_DMA_INTR		(IRQ_MMP3_MISC1_BASE + 30)

/* secondary interrupt of INT #42 */
#define IRQ_MMP3_CI_BASE		(IRQ_MMP3_MISC1_BASE + 31)
#define IRQ_MMP3_CCIC2			(IRQ_MMP3_CI_BASE + 0)
#define IRQ_MMP3_CCIC1			(IRQ_MMP3_CI_BASE + 1)

/* secondary interrupt of INT #51 */
#define IRQ_MMP3_SSP_BASE		(IRQ_MMP3_CI_BASE + 2)
#define IRQ_MMP3_SSP1_SRDY		(IRQ_MMP3_SSP_BASE + 0)
#define IRQ_MMP3_SSP3_SRDY		(IRQ_MMP3_SSP_BASE + 1)

/* secondary interrupt of INT #55 */
#define IRQ_MMP3_HSI1_BASE		(IRQ_MMP3_SSP_BASE + 2)
#define IRQ_MMP3_MMC5			(IRQ_MMP3_HSI1_BASE + 0)
#define IRQ_MMP3_HSI1_RSVD		(IRQ_MMP3_HSI1_BASE + 1)
#define IRQ_MMP3_UNIPRO1		(IRQ_MMP3_HSI1_BASE + 2)
#define IRQ_MMP3_HSI1			(IRQ_MMP3_HSI1_BASE + 3)

/* secondary interrupt of INT #57 */
#define IRQ_MMP3_MISC2_BASE		(IRQ_MMP3_HSI1_BASE + 4)
#define IRQ_MMP3_DSP_AUDIO_0		(IRQ_MMP3_MISC2_BASE + 0)
#define IRQ_MMP3_DSP_AUDIO_1		(IRQ_MMP3_MISC2_BASE + 1)
#define IRQ_MMP3_DSP_AUDIO_2		(IRQ_MMP3_MISC2_BASE + 2)
#define IRQ_MMP3_DSP_AUDIO_3		(IRQ_MMP3_MISC2_BASE + 3)
#define IRQ_MMP3_DSP_AUDIO_4		(IRQ_MMP3_MISC2_BASE + 4)
#define IRQ_MMP3_DSP_AUDIO_5		(IRQ_MMP3_MISC2_BASE + 5)
#define IRQ_MMP3_DSP_AUDIO_6		(IRQ_MMP3_MISC2_BASE + 6)
#define IRQ_MMP3_DSP_AUDIO_7		(IRQ_MMP3_MISC2_BASE + 7)
#define IRQ_MMP3_DSP_AUDIO_8		(IRQ_MMP3_MISC2_BASE + 8)
#define IRQ_MMP3_DSP_AUDIO_9		(IRQ_MMP3_MISC2_BASE + 9)
#define IRQ_MMP3_FABRIC_TIMEOUT		(IRQ_MMP3_MISC2_BASE + 10)
#define IRQ_MMP3_THERMAL_SENSOR		(IRQ_MMP3_MISC2_BASE + 11)
#define IRQ_MMP3_MPMU			(IRQ_MMP3_MISC2_BASE + 12)
#define IRQ_MMP3_WDT2			(IRQ_MMP3_MISC2_BASE + 13)
#define IRQ_MMP3_CORESIGHT		(IRQ_MMP3_MISC2_BASE + 14)
#define IRQ_MMP3_DDR			(IRQ_MMP3_MISC2_BASE + 15)
#define IRQ_MMP3_DDR2			(IRQ_MMP3_MISC2_BASE + 16)
#define IRQ_MMP3_MOLTRES_NHWAFIRQ	(IRQ_MMP3_MISC2_BASE + 17)
#define IRQ_MMP3_MOLTRES_SF_PERR	(IRQ_MMP3_MISC2_BASE + 18)
#define IRQ_MMP3_MOLTRES_MMU_PERR	(IRQ_MMP3_MISC2_BASE + 19)

/* secondary interrupt of INT #58 */
#define IRQ_MMP3_HSI0_BASE		(IRQ_MMP3_MISC2_BASE + 20)
#define IRQ_MMP3_MSP_CARD		(IRQ_MMP3_HSI0_BASE + 0)
#define IRQ_MMP3_KERMIT_INT_0		(IRQ_MMP3_HSI0_BASE + 1)
#define IRQ_MMP3_KERMIT_INT_1		(IRQ_MMP3_HSI0_BASE + 2)
#define IRQ_MMP3_UNIPRO_INT_0		(IRQ_MMP3_HSI0_BASE + 3)
#define IRQ_MMP3_HSI0			(IRQ_MMP3_HSI0_BASE + 4)

/* secondary interrupt of dma: vdma, adma, mdma, pdma */
#define IRQ_MMP3_DMA_BASE		(IRQ_MMP3_HSI0_BASE + 5)
#define IRQ_MMP3_PDMA_0		(IRQ_MMP3_DMA_BASE + 0)
#define IRQ_MMP3_PDMA_1		(IRQ_MMP3_DMA_BASE + 1)
#define IRQ_MMP3_PDMA_2		(IRQ_MMP3_DMA_BASE + 2)
#define IRQ_MMP3_PDMA_3		(IRQ_MMP3_DMA_BASE + 3)
#define IRQ_MMP3_PDMA_4		(IRQ_MMP3_DMA_BASE + 4)
#define IRQ_MMP3_PDMA_5		(IRQ_MMP3_DMA_BASE + 5)
#define IRQ_MMP3_PDMA_6		(IRQ_MMP3_DMA_BASE + 6)
#define IRQ_MMP3_PDMA_7		(IRQ_MMP3_DMA_BASE + 7)
#define IRQ_MMP3_PDMA_8		(IRQ_MMP3_DMA_BASE + 8)
#define IRQ_MMP3_PDMA_9		(IRQ_MMP3_DMA_BASE + 9)
#define IRQ_MMP3_PDMA_10		(IRQ_MMP3_DMA_BASE + 10)
#define IRQ_MMP3_PDMA_11		(IRQ_MMP3_DMA_BASE + 11)
#define IRQ_MMP3_PDMA_12		(IRQ_MMP3_DMA_BASE + 12)
#define IRQ_MMP3_PDMA_13		(IRQ_MMP3_DMA_BASE + 13)
#define IRQ_MMP3_PDMA_14		(IRQ_MMP3_DMA_BASE + 14)
#define IRQ_MMP3_PDMA_15		(IRQ_MMP3_DMA_BASE + 15)
#define IRQ_MMP3_MDMA_0		(IRQ_MMP3_DMA_BASE + 16)
#define IRQ_MMP3_MDMA_1		(IRQ_MMP3_DMA_BASE + 17)
#define IRQ_MMP3_ADMA_0		(IRQ_MMP3_DMA_BASE + 18)
#define IRQ_MMP3_ADMA_1		(IRQ_MMP3_DMA_BASE + 19)
#define IRQ_MMP3_ADMA_2		(IRQ_MMP3_DMA_BASE + 20)
#define IRQ_MMP3_ADMA_3		(IRQ_MMP3_DMA_BASE + 21)
#define IRQ_MMP3_VDMA_0		(IRQ_MMP3_DMA_BASE + 22)
#define IRQ_MMP3_VDMA_1		(IRQ_MMP3_DMA_BASE + 23)

#define IRQ_MMP3_MUX_END		(IRQ_MMP3_DMA_BASE + 24)

/*
 * Interrupt numbers for EDEN
 */

#if defined(CONFIG_GIC_BYPASS)		/* Use ICU for Interrupt Handling */
#if defined(CONFIG_SMP)			/* Use GIC+ICU */
#define IRQ_EDEN_START			32
#else					/* ICU Only */
#define IRQ_EDEN_START			0
#endif
#else					/* GIC Only Mode */
#define IRQ_EDEN_START			32
#endif

#define IRQ_EDEN_NONE			(-1)
#define IRQ_EDEN_SSP1			(IRQ_EDEN_START + 0)
#define IRQ_EDEN_SSP2			(IRQ_EDEN_START + 1)
#define IRQ_EDEN_SSPA1			(IRQ_EDEN_START + 2)
#define IRQ_EDEN_SSPA2			(IRQ_EDEN_START + 3)
#define IRQ_EDEN_INT4			(IRQ_EDEN_START + 4)	/* PMIC & USB Charger Intr. Mux */
#define IRQ_EDEN_INT5			(IRQ_EDEN_START + 5)	/* RTC Intr. Mux */
#define IRQ_EDEN_TWSI1			(IRQ_EDEN_START + 7)
#define IRQ_EDEN_INT8			(IRQ_EDEN_START + 8)	/* GPU Intr. Mux */
#define IRQ_EDEN_KEYPAD			(IRQ_EDEN_START + 9)
#define IRQ_EDEN_ROTARY			(IRQ_EDEN_START + 10)
#define IRQ_EDEN_TRACKBALL		(IRQ_EDEN_START + 11)
#define IRQ_EDEN_ONEWIRE		(IRQ_EDEN_START + 12)
#define IRQ_EDEN_TIMER1			(IRQ_EDEN_START + 13)
#define IRQ_EDEN_TIMER2			(IRQ_EDEN_START + 14)
#define IRQ_EDEN_TIMER3			(IRQ_EDEN_START + 15)
#define IRQ_EDEN_IPC1			(IRQ_EDEN_START + 16)
#define IRQ_EDEN_INT17			(IRQ_EDEN_START + 17)	/* TWSI2 ~ TWSI6 Intr. Mux */
#define IRQ_EDEN_INT18			(IRQ_EDEN_START + 18)	/* Multicore cpu1 (IRQ & FIQ) Intr. */
#define IRQ_EDEN_HDMI			(IRQ_EDEN_START + 19)
#define IRQ_EDEN_SSP3			(IRQ_EDEN_START + 20)
#define IRQ_EDEN_USB_HS1		(IRQ_EDEN_START + 22)
#define IRQ_EDEN_UART3			(IRQ_EDEN_START + 24)
#define IRQ_EDEN_VPU			(IRQ_EDEN_START + 26)
#define IRQ_EDEN_UART1			(IRQ_EDEN_START + 27)
#define IRQ_EDEN_UART2			(IRQ_EDEN_START + 28)
#define IRQ_EDEN_MIPI_DSI		(IRQ_EDEN_START + 29)
#define IRQ_EDEN_INT30			(IRQ_EDEN_START + 30)	/* ISP & Multicore cpu0 (IRQ & FIQ) Intr. Mux */
#define IRQ_EDEN_PMU_TIMER1		(IRQ_EDEN_START + 31)
#define IRQ_EDEN_PMU_TIMER2		(IRQ_EDEN_START + 32)
#define IRQ_EDEN_PMU_TIMER3		(IRQ_EDEN_START + 33)
#define IRQ_EDEN_INT35			(IRQ_EDEN_START + 35)	/* Miscellaneous Intr. Mux */
#define IRQ_EDEN_WDT1			(IRQ_EDEN_START + 36)
#define IRQ_EDEN_NAND_DMA		(IRQ_EDEN_START + 37)
#define IRQ_EDEN_USIM			(IRQ_EDEN_START + 38)
#define IRQ_EDEN_MMC			(IRQ_EDEN_START + 39)
#define IRQ_EDEN_WTM			(IRQ_EDEN_START + 40)
#define IRQ_EDEN_LCD			(IRQ_EDEN_START + 41)
#define IRQ_EDEN_INT42			(IRQ_EDEN_START + 42)	/* CCIC Intr. Mux */
#define IRQ_EDEN_IRE			(IRQ_EDEN_START + 43)
#define IRQ_EDEN_USB_OTG		(IRQ_EDEN_START + 44)
#define IRQ_EDEN_NAND			(IRQ_EDEN_START + 45)
#define IRQ_EDEN_UART4			(IRQ_EDEN_START + 46)
#define IRQ_EDEN_DMA_FIQ		(IRQ_EDEN_START + 47)
#define IRQ_EDEN_DMA_RIQ		(IRQ_EDEN_START + 48)
#define IRQ_EDEN_GPIO			(IRQ_EDEN_START + 49)
#define IRQ_EDEN_SECURITY		(IRQ_EDEN_START + 50)
#define IRQ_EDEN_INT51			(IRQ_EDEN_START + 51)	/* SSP Intr. Mux */
#define IRQ_EDEN_MMC2			(IRQ_EDEN_START + 52)
#define IRQ_EDEN_MMC3			(IRQ_EDEN_START + 53)
#define IRQ_EDEN_MMC4			(IRQ_EDEN_START + 54)
#define IRQ_EDEN_IPC2			(IRQ_EDEN_START + 56)
#define IRQ_EDEN_INT57			(IRQ_EDEN_START + 57)	/* DSP & Thermal Intr. Mux */
#define IRQ_EDEN_IPC_CP			(IRQ_EDEN_START + 59)
#define IRQ_EDEN_CA7_FREQ_CHG		(IRQ_EDEN_START + 60)
#define IRQ_EDEN_SMC			(IRQ_EDEN_START + 63)

#if defined(CONFIG_GIC_BYPASS)

#define IRQ_EDEN_MUX_START		(IRQ_EDEN_START + 64)

/* secondary interrupt of INT #4 */
#define IRQ_EDEN_INT4_BASE		(IRQ_EDEN_MUX_START)
#define IRQ_EDEN_CHARGER		(IRQ_EDEN_INT4_BASE + 0)
#define IRQ_EDEN_PMIC			(IRQ_EDEN_INT4_BASE + 1)
#define IRQ_EDEN_CHRG_DTC_OUT		(IRQ_EDEN_INT4_BASE + 3)

/* secondary interrupt of INT #5 */
#define IRQ_EDEN_INT5_BASE		(IRQ_EDEN_INT4_BASE + 4)
#define IRQ_EDEN_RTC_ALARM		(IRQ_EDEN_INT5_BASE + 0)
#define IRQ_EDEN_RTC			(IRQ_EDEN_INT5_BASE + 1)

/* secondary interrupt of INT #8 */
#define IRQ_EDEN_INT8_BASE		(IRQ_EDEN_INT5_BASE + 2)
#define IRQ_EDEN_GC2200			(IRQ_EDEN_INT8_BASE + 0)
#define IRQ_EDEN_GC320			(IRQ_EDEN_INT8_BASE + 2)
#define IRQ_EDEN_MULTICORE_INT_CPU3	(IRQ_EDEN_INT8_BASE + 3)

/* secondary interrupt of INT #17 */
#define IRQ_EDEN_INT17_BASE		(IRQ_EDEN_INT8_BASE + 4)
#define IRQ_EDEN_TWSI2			(IRQ_EDEN_INT17_BASE + 0)
#define IRQ_EDEN_TWSI3			(IRQ_EDEN_INT17_BASE + 1)
#define IRQ_EDEN_TWSI4			(IRQ_EDEN_INT17_BASE + 2)
#define IRQ_EDEN_TWSI5			(IRQ_EDEN_INT17_BASE + 3)
#define IRQ_EDEN_TWSI6			(IRQ_EDEN_INT17_BASE + 4)
#define IRQ_EDEN_MULTICORE_INT_CPU2	(IRQ_EDEN_INT17_BASE + 5)

/* secondary interrupt of INT #18 */
#define IRQ_EDEN_INT18_BASE		(IRQ_EDEN_INT17_BASE + 6)
#define IRQ_EDEN_MULTICORE_INT_CPU1	(IRQ_EDEN_INT18_BASE + 2)

/* secondary interrupt of INT #30 */
#define IRQ_EDEN_INT30_BASE		(IRQ_EDEN_INT18_BASE + 3)
#define IRQ_EDEN_ISP_DMA		(IRQ_EDEN_INT30_BASE + 0)
#define IRQ_EDEN_DXO_ISP		(IRQ_EDEN_INT30_BASE + 1)
#define IRQ_EDEN_MULTICORE_INT_CPU0	(IRQ_EDEN_INT30_BASE + 2)

/* secondary interrupt of INT #35 */
#define IRQ_EDEN_INT35_BASE		(IRQ_EDEN_INT30_BASE + 3)
#define IRQ_EDEN_CA7_MP_TRIGGER0	(IRQ_EDEN_INT35_BASE + 0)
#define IRQ_EDEN_CA7_MP_TRIGGER1	(IRQ_EDEN_INT35_BASE + 1)
#define IRQ_EDEN_CA7_MP_TRIGGER2	(IRQ_EDEN_INT35_BASE + 2)
#define IRQ_EDEN_CA7_MP_TRIGGER3	(IRQ_EDEN_INT35_BASE + 3)
#define IRQ_EDEN_CA7_MP_COMMTX0		(IRQ_EDEN_INT35_BASE + 4)
#define IRQ_EDEN_CA7_MP_COMMTX1		(IRQ_EDEN_INT35_BASE + 5)
#define IRQ_EDEN_CA7_MP_COMMTX2		(IRQ_EDEN_INT35_BASE + 6)
#define IRQ_EDEN_CA7_MP_COMMTX3		(IRQ_EDEN_INT35_BASE + 7)
#define IRQ_EDEN_CA7_MP_COMMRX0		(IRQ_EDEN_INT35_BASE + 8)
#define IRQ_EDEN_CA7_MP_COMMRX1		(IRQ_EDEN_INT35_BASE + 9)
#define IRQ_EDEN_CA7_MP_COMMRX2		(IRQ_EDEN_INT35_BASE + 10)
#define IRQ_EDEN_CA7_MP_COMMRX3		(IRQ_EDEN_INT35_BASE + 11)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ0	(IRQ_EDEN_INT35_BASE + 12)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ1	(IRQ_EDEN_INT35_BASE + 13)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ2	(IRQ_EDEN_INT35_BASE + 14)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ3	(IRQ_EDEN_INT35_BASE + 15)
#define IRQ_EDEN_MULTICORE_NPMUIRQ0	(IRQ_EDEN_INT35_BASE + 17)
#define IRQ_EDEN_MULTICORE_NPMUIRQ1	(IRQ_EDEN_INT35_BASE + 18)
#define IRQ_EDEN_MULTICORE_NPMUIRQ2	(IRQ_EDEN_INT35_BASE + 19)
#define IRQ_EDEN_MULTICORE_NPMUIRQ3	(IRQ_EDEN_INT35_BASE + 20)
#define IRQ_EDEN_CORE_MP_NAXIERRIRQ	(IRQ_EDEN_INT35_BASE + 20)
#define IRQ_EDEN_WDT2_INT		(IRQ_EDEN_INT35_BASE + 21)
#define IRQ_EDEN_MULTICORE_NCNTPNSIRQ0	(IRQ_EDEN_INT35_BASE + 23)
#define IRQ_EDEN_MULTICORE_NCNTPNSIRQ1	(IRQ_EDEN_INT35_BASE + 24)
#define IRQ_EDEN_MULTICORE_NCNTPNSIRQ2	(IRQ_EDEN_INT35_BASE + 25)
#define IRQ_EDEN_MULTICORE_NCNTPNSIRQ3	(IRQ_EDEN_INT35_BASE + 26)
#define IRQ_EDEN_MULTICORE_NCNTPSIRQ0	(IRQ_EDEN_INT35_BASE + 27)
#define IRQ_EDEN_MULTICORE_NCNTPSIRQ1	(IRQ_EDEN_INT35_BASE + 28)
#define IRQ_EDEN_MULTICORE_NCNTPSIRQ2	(IRQ_EDEN_INT35_BASE + 29)
#define IRQ_EDEN_MULTICORE_NCNTPSIRQ3	(IRQ_EDEN_INT35_BASE + 30)
#define IRQ_EDEN_MCK_PML_OVERFLOW	(IRQ_EDEN_INT35_BASE + 31)

/* secondary interrupt of INT #42 */
#define IRQ_EDEN_INT42_BASE		(IRQ_EDEN_INT35_BASE + 32)
#define IRQ_EDEN_CCIC2			(IRQ_EDEN_INT42_BASE + 0)
#define IRQ_EDEN_CCIC1			(IRQ_EDEN_INT42_BASE + 1)

/* secondary interrupt of INT #51 */
#define IRQ_EDEN_INT51_BASE		(IRQ_EDEN_INT42_BASE + 2)
#define IRQ_EDEN_SSP1_SRDY		(IRQ_EDEN_INT51_BASE + 0)
#define IRQ_EDEN_SSP3_SRDY		(IRQ_EDEN_INT51_BASE + 1)

/* secondary interrupt of INT #57 */
#define IRQ_EDEN_INT57_BASE		(IRQ_EDEN_INT51_BASE + 2)
#define IRQ_EDEN_DSP_INT_2		(IRQ_EDEN_INT57_BASE + 2)
#define IRQ_EDEN_DSP_INT_3		(IRQ_EDEN_INT57_BASE + 3)
#define IRQ_EDEN_DSP_INT_4		(IRQ_EDEN_INT57_BASE + 4)
#define IRQ_EDEN_DSP_INT_5		(IRQ_EDEN_INT57_BASE + 5)
#define IRQ_EDEN_DSP_INT_6		(IRQ_EDEN_INT57_BASE + 6)
#define IRQ_EDEN_DSP_INT_7		(IRQ_EDEN_INT57_BASE + 7)
#define IRQ_EDEN_DSP_INT_9		(IRQ_EDEN_INT57_BASE + 9)
#define IRQ_EDEN_DSP_INT_10		(IRQ_EDEN_INT57_BASE + 10)
#define IRQ_EDEN_DSP_INT_11		(IRQ_EDEN_INT57_BASE + 11)
#define IRQ_EDEN_THERMAL_SENSOR		(IRQ_EDEN_INT57_BASE + 13)
#define IRQ_EDEN_MAIN_PMU_INT		(IRQ_EDEN_INT57_BASE + 14)
#define IRQ_EDEN_MULTICORE_NCNTVIRQ0	(IRQ_EDEN_INT57_BASE + 15)
#define IRQ_EDEN_MULTICORE_NCNTVIRQ1	(IRQ_EDEN_INT57_BASE + 16)
#define IRQ_EDEN_MULTICORE_NCNTVIRQ2	(IRQ_EDEN_INT57_BASE + 17)
#define IRQ_EDEN_MULTICORE_NCNTVIRQ3	(IRQ_EDEN_INT57_BASE + 18)
#define IRQ_EDEN_MULTICORE_NCNTHPIRQ0	(IRQ_EDEN_INT57_BASE + 19)
#define IRQ_EDEN_MULTICORE_NCNTHPIRQ1	(IRQ_EDEN_INT57_BASE + 20)
#define IRQ_EDEN_MULTICORE_NCNTHPIRQ2	(IRQ_EDEN_INT57_BASE + 21)
#define IRQ_EDEN_MULTICORE_NCNTHPIRQ3	(IRQ_EDEN_INT57_BASE + 22)
#define IRQ_EDEN_APMU_INT		(IRQ_EDEN_INT57_BASE + 23)

#define IRQ_EDEN_END			(IRQ_EDEN_INT57_BASE + 24)

#else	/* Use GIC Only Mode */

#define IRQ_EDEN_KEYPAD_WAKEUP		(IRQ_EDEN_START + 64)
#define IRQ_EDEN_USB_OTG_WAKEUP		(IRQ_EDEN_START + 66)
#define IRQ_EDEN_USB_MMC1_WAKEUP	(IRQ_EDEN_START + 68)
#define IRQ_EDEN_USB_MMC2_WAKEUP	(IRQ_EDEN_START + 70)
#define IRQ_EDEN_USB_MMC3_WAKEUP	(IRQ_EDEN_START + 72)
#define IRQ_EDEN_USB_MMC4_WAKEUP	(IRQ_EDEN_START + 74)
#define IRQ_EDEN_CHARGER		(IRQ_EDEN_START + 76)
#define IRQ_EDEN_PMIC			(IRQ_EDEN_START + 77)
#define IRQ_EDEN_CHRG_DTC_OUT		(IRQ_EDEN_START + 78)
#define IRQ_EDEN_RTC_ALARM		(IRQ_EDEN_START + 79)
#define IRQ_EDEN_RTC			(IRQ_EDEN_START + 80)
#define IRQ_EDEN_GC2200			(IRQ_EDEN_START + 81)
#define IRQ_EDEN_GC320			(IRQ_EDEN_START + 82)
#define IRQ_EDEN_MULTICORE_INT_CPU3	(IRQ_EDEN_START + 83)
#define IRQ_EDEN_TWSI2			(IRQ_EDEN_START + 84)
#define IRQ_EDEN_TWSI3			(IRQ_EDEN_START + 85)
#define IRQ_EDEN_TWSI4			(IRQ_EDEN_START + 86)
#define IRQ_EDEN_TWSI5			(IRQ_EDEN_START + 87)
#define IRQ_EDEN_TWSI6			(IRQ_EDEN_START + 88)
#define IRQ_EDEN_MULTICORE_INT_CPU2	(IRQ_EDEN_START + 89)
#define IRQ_EDEN_MULTICORE_INT_CPU1	(IRQ_EDEN_START + 90)
#define IRQ_EDEN_ISP_DMA		(IRQ_EDEN_START + 91)
#define IRQ_EDEN_DXO_ISP		(IRQ_EDEN_START + 92)
#define IRQ_EDEN_MULTICORE_INT_CPU0	(IRQ_EDEN_START + 93)
#define IRQ_EDEN_CA7_MP_TRIGGER0	(IRQ_EDEN_START + 94)
#define IRQ_EDEN_CA7_MP_TRIGGER1	(IRQ_EDEN_START + 95)
#define IRQ_EDEN_CA7_MP_TRIGGER2	(IRQ_EDEN_START + 96)
#define IRQ_EDEN_CA7_MP_TRIGGER3	(IRQ_EDEN_START + 97)
#define IRQ_EDEN_CA7_MP_COMMTX0		(IRQ_EDEN_START + 98)
#define IRQ_EDEN_CA7_MP_COMMTX1		(IRQ_EDEN_START + 99)
#define IRQ_EDEN_CA7_MP_COMMTX2		(IRQ_EDEN_START + 100)
#define IRQ_EDEN_CA7_MP_COMMTX3		(IRQ_EDEN_START + 101)
#define IRQ_EDEN_CA7_MP_COMMRX0		(IRQ_EDEN_START + 102)
#define IRQ_EDEN_CA7_MP_COMMRX1		(IRQ_EDEN_START + 103)
#define IRQ_EDEN_CA7_MP_COMMRX2		(IRQ_EDEN_START + 104)
#define IRQ_EDEN_CA7_MP_COMMRX3		(IRQ_EDEN_START + 105)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ0	(IRQ_EDEN_START + 106)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ1	(IRQ_EDEN_START + 107)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ2	(IRQ_EDEN_START + 108)
#define IRQ_EDEN_MULTICORE_CTI_NCTIIRQ3	(IRQ_EDEN_START + 109)
#define IRQ_EDEN_MULTICORE_NPMUIRQ0	(IRQ_EDEN_START + 110)
#define IRQ_EDEN_MULTICORE_NPMUIRQ1	(IRQ_EDEN_START + 111)
#define IRQ_EDEN_MULTICORE_NPMUIRQ2	(IRQ_EDEN_START + 112)
#define IRQ_EDEN_MULTICORE_NPMUIRQ3	(IRQ_EDEN_START + 113)
#define IRQ_EDEN_CORE_MP_NAXIERRIRQ	(IRQ_EDEN_START + 114)
#define IRQ_EDEN_WDT2_INT		(IRQ_EDEN_START + 115)
#define IRQ_EDEN_MCK_PML_OVERFLOW	(IRQ_EDEN_START + 118)
#define IRQ_EDEN_CCIC2			(IRQ_EDEN_START + 119)
#define IRQ_EDEN_CCIC1			(IRQ_EDEN_START + 120)
#define IRQ_EDEN_SSP1_SRDY		(IRQ_EDEN_START + 121)
#define IRQ_EDEN_SSP3_SRDY		(IRQ_EDEN_START + 122)
#define IRQ_EDEN_DSP_INT_2		(IRQ_EDEN_START + 123)
#define IRQ_EDEN_DSP_INT_3		(IRQ_EDEN_START + 124)
#define IRQ_EDEN_DSP_INT_4		(IRQ_EDEN_START + 125)
#define IRQ_EDEN_DSP_INT_5		(IRQ_EDEN_START + 126)
#define IRQ_EDEN_DSP_INT_6		(IRQ_EDEN_START + 127)
#define IRQ_EDEN_DSP_INT_7		(IRQ_EDEN_START + 128)
#define IRQ_EDEN_DSP_INT_9		(IRQ_EDEN_START + 129)
#define IRQ_EDEN_DSP_INT_10		(IRQ_EDEN_START + 130)
#define IRQ_EDEN_DSP_INT_11		(IRQ_EDEN_START + 131)
#define IRQ_EDEN_THERMAL_SENSOR		(IRQ_EDEN_START + 132)
#define IRQ_EDEN_MAIN_PMU_INT		(IRQ_EDEN_START + 133)
#define IRQ_EDEN_APMU_INT		(IRQ_EDEN_START + 134)
#define IRQ_EDEN_DMA_CHNL_INT0		(IRQ_EDEN_START + 135)
#define IRQ_EDEN_DMA_CHNL_INT1		(IRQ_EDEN_START + 136)
#define IRQ_EDEN_DMA_CHNL_INT2		(IRQ_EDEN_START + 137)
#define IRQ_EDEN_DMA_CHNL_INT3		(IRQ_EDEN_START + 138)
#define IRQ_EDEN_DMA_CHNL_INT4		(IRQ_EDEN_START + 139)
#define IRQ_EDEN_DMA_CHNL_INT5		(IRQ_EDEN_START + 140)
#define IRQ_EDEN_DMA_CHNL_INT6		(IRQ_EDEN_START + 141)
#define IRQ_EDEN_DMA_CHNL_INT7		(IRQ_EDEN_START + 142)
#define IRQ_EDEN_DMA_CHNL_INT8		(IRQ_EDEN_START + 143)
#define IRQ_EDEN_DMA_CHNL_INT9		(IRQ_EDEN_START + 144)
#define IRQ_EDEN_DMA_CHNL_INT10		(IRQ_EDEN_START + 145)
#define IRQ_EDEN_DMA_CHNL_INT11		(IRQ_EDEN_START + 146)
#define IRQ_EDEN_DMA_CHNL_INT12		(IRQ_EDEN_START + 147)
#define IRQ_EDEN_DMA_CHNL_INT13		(IRQ_EDEN_START + 148)
#define IRQ_EDEN_DMA_CHNL_INT14		(IRQ_EDEN_START + 149)
#define IRQ_EDEN_DMA_CHNL_INT15		(IRQ_EDEN_START + 150)
#define IRQ_EDEN_MDMA_CHNL_INT0		(IRQ_EDEN_START + 151)
#define IRQ_EDEN_MDMA_CHNL_INT1		(IRQ_EDEN_START + 152)
#define IRQ_EDEN_ADMA_CHNL_INT0		(IRQ_EDEN_START + 153)
#define IRQ_EDEN_ADMA_CHNL_INT1		(IRQ_EDEN_START + 154)
#define IRQ_EDEN_ADMA_CHNL_INT3		(IRQ_EDEN_START + 155)
#define IRQ_EDEN_ADMA_CHNL_INT4		(IRQ_EDEN_START + 156)
#define IRQ_EDEN_VDMA_INT		(IRQ_EDEN_START + 157)

#define IRQ_EDEN_END			(IRQ_EDEN_START + 160)
#endif

#if defined(CONFIG_CPU_MMP3)
#define IRQ_GPIO_START			IRQ_MMP3_MUX_END
#elif defined(CONFIG_CPU_EDEN)
#define IRQ_GPIO_START			IRQ_EDEN_END
#else
#define IRQ_GPIO_START			128
#endif
#define MMP_NR_BUILTIN_GPIO		192
#define MMP_GPIO_TO_IRQ(gpio)		(IRQ_GPIO_START + (gpio))
#define MMP_TRQ_TO_GPIO(gpio)		((gpio) - IRQ_GPIO_START)

#define IRQ_BOARD_START			(IRQ_GPIO_START + MMP_NR_BUILTIN_GPIO)
#define MMP_NR_IRQS			IRQ_BOARD_START

#endif /* __ASM_MACH_IRQS_H */
