

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 27 06:15:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       66|  10.000 ns|  0.660 us|    2|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |       63|       63|  0.630 us|  0.630 us|   62|   62|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|     691|    851|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     61|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     827|   1098|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |        0|   4|  691|  813|    0|
    |mul_24s_21ns_44_1_1_U11                             |mul_24s_21ns_44_1_1                      |        0|   2|    0|   38|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   6|  691|  851|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |x_2_fu_151_p2          |         -|   0|  0|  31|           1|          24|
    |y_2_fu_157_p2          |         -|   0|  0|  31|           1|          24|
    |icmp_ln32_fu_137_p2    |      icmp|   0|  0|  31|          24|           1|
    |or_ln32_fu_131_p2      |        or|   0|  0|  24|          24|          24|
    |select_ln48_fu_181_p3  |    select|   0|  0|  21|           1|          21|
    |x_3_fu_163_p3          |    select|   0|  0|  24|           1|          24|
    |y_3_fu_172_p3          |    select|   0|  0|  24|           1|          24|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 186|          53|         142|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  25|          5|    1|          5|
    |ap_phi_mux_storemerge10_phi_fu_94_p4  |   9|          2|   24|         48|
    |ap_phi_mux_storemerge_phi_fu_106_p4   |   9|          2|   23|         46|
    |storemerge10_reg_90                   |   9|          2|   24|         48|
    |storemerge_reg_102                    |   9|          2|   23|         46|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  61|         13|   95|        193|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_229                                                |   1|   0|    1|          0|
    |select_ln48_reg_243                                              |  11|   0|   21|         10|
    |storemerge10_reg_90                                              |  24|   0|   24|          0|
    |storemerge_reg_102                                               |  23|   0|   23|          0|
    |trunc_ln_reg_248                                                 |  24|   0|   24|          0|
    |x_3_reg_233                                                      |  24|   0|   24|          0|
    |y_3_reg_238                                                      |  24|   0|   24|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 136|   0|  146|         10|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   24|     ap_none|               x|        scalar|
|y             |   in|   24|     ap_none|               y|        scalar|
|r             |  out|   24|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   24|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

