
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: DESKTOP

Implementation : rev_1

# Written on Thu May 30 10:38:49 2019

##### DESIGN INFO #######################################################

Top View:                "fifo_dma_read_128_32"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                       Ending                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_dma_read_128_32|WrClk     fifo_dma_read_128_32|WrClk     |     5.024            |     5.024            |     No paths         |     2.512                            
fifo_dma_read_128_32|WrClk     fifo_dma_read_128_32|RdClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
fifo_dma_read_128_32|RdClk     fifo_dma_read_128_32|WrClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
fifo_dma_read_128_32|RdClk     fifo_dma_read_128_32|RdClk     |     4.047            |     4.047            |     No paths         |     2.024                            
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Data[0]
p:Data[1]
p:Data[2]
p:Data[3]
p:Data[4]
p:Data[5]
p:Data[6]
p:Data[7]
p:Data[8]
p:Data[9]
p:Data[10]
p:Data[11]
p:Data[12]
p:Data[13]
p:Data[14]
p:Data[15]
p:Data[16]
p:Data[17]
p:Data[18]
p:Data[19]
p:Data[20]
p:Data[21]
p:Data[22]
p:Data[23]
p:Data[24]
p:Data[25]
p:Data[26]
p:Data[27]
p:Data[28]
p:Data[29]
p:Data[30]
p:Data[31]
p:Data[32]
p:Data[33]
p:Data[34]
p:Data[35]
p:Data[36]
p:Data[37]
p:Data[38]
p:Data[39]
p:Data[40]
p:Data[41]
p:Data[42]
p:Data[43]
p:Data[44]
p:Data[45]
p:Data[46]
p:Data[47]
p:Data[48]
p:Data[49]
p:Data[50]
p:Data[51]
p:Data[52]
p:Data[53]
p:Data[54]
p:Data[55]
p:Data[56]
p:Data[57]
p:Data[58]
p:Data[59]
p:Data[60]
p:Data[61]
p:Data[62]
p:Data[63]
p:Data[64]
p:Data[65]
p:Data[66]
p:Data[67]
p:Data[68]
p:Data[69]
p:Data[70]
p:Data[71]
p:Data[72]
p:Data[73]
p:Data[74]
p:Data[75]
p:Data[76]
p:Data[77]
p:Data[78]
p:Data[79]
p:Data[80]
p:Data[81]
p:Data[82]
p:Data[83]
p:Data[84]
p:Data[85]
p:Data[86]
p:Data[87]
p:Data[88]
p:Data[89]
p:Data[90]
p:Data[91]
p:Data[92]
p:Data[93]
p:Data[94]
p:Data[95]
p:Data[96]
p:Data[97]
p:Data[98]
p:Data[99]
p:Data[100]
p:Data[101]
p:Data[102]
p:Data[103]
p:Data[104]
p:Data[105]
p:Data[106]
p:Data[107]
p:Data[108]
p:Data[109]
p:Data[110]
p:Data[111]
p:Data[112]
p:Data[113]
p:Data[114]
p:Data[115]
p:Data[116]
p:Data[117]
p:Data[118]
p:Data[119]
p:Data[120]
p:Data[121]
p:Data[122]
p:Data[123]
p:Data[124]
p:Data[125]
p:Data[126]
p:Data[127]
p:Empty
p:Full
p:Q[0]
p:Q[1]
p:Q[2]
p:Q[3]
p:Q[4]
p:Q[5]
p:Q[6]
p:Q[7]
p:Q[8]
p:Q[9]
p:Q[10]
p:Q[11]
p:Q[12]
p:Q[13]
p:Q[14]
p:Q[15]
p:Q[16]
p:Q[17]
p:Q[18]
p:Q[19]
p:Q[20]
p:Q[21]
p:Q[22]
p:Q[23]
p:Q[24]
p:Q[25]
p:Q[26]
p:Q[27]
p:Q[28]
p:Q[29]
p:Q[30]
p:Q[31]
p:RdEn
p:Reset
p:Wnum[0]
p:Wnum[1]
p:Wnum[2]
p:Wnum[3]
p:Wnum[4]
p:Wnum[5]
p:Wnum[6]
p:Wnum[7]
p:Wnum[8]
p:Wnum[9]
p:WrEn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
