\doxysection{stm32f4xx\+\_\+hal\+\_\+sdram.\+h}
\hypertarget{stm32f4xx__hal__sdram_8h_source}{}\label{stm32f4xx__hal__sdram_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sdram.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sdram.h}}
\mbox{\hyperlink{stm32f4xx__hal__sdram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00027}00027\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00029}00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00030}00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00040}00040\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00049}00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00051}00051\ \ \ HAL\_SDRAM\_STATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00052}00052\ \ \ HAL\_SDRAM\_STATE\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00053}00053\ \ \ HAL\_SDRAM\_STATE\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00054}00054\ \ \ HAL\_SDRAM\_STATE\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00055}00055\ \ \ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED\ \ \ =\ 0x04U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00056}00056\ \ \ HAL\_SDRAM\_STATE\_PRECHARGED\ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00058}00058\ \}\ HAL\_SDRAM\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00063}00063\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00064}00064\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00065}00065\ \#else}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00066}00066\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00067}00067\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00068}00068\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00069}00069\ \ \ FMC\_SDRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00071}00071\ \ \ FMC\_SDRAM\_InitTypeDef\ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00073}00073\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_SDRAM\_StateTypeDef\ \ \ State;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00075}00075\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00077}00077\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *hdma;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00079}00079\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00080}00080\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00081}00081\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00082}00082\ \ \ void\ (*\ RefreshErrorCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00083}00083\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00084}00084\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00085}00085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00086}00086\ \}\ SDRAM\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00088}00088\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00092}00092\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00093}00093\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00094}00094\ \ \ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00095}00095\ \ \ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00096}00096\ \ \ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00097}00097\ \ \ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00098}00098\ \ \ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00099}00099\ \}\ HAL\_SDRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00104}00104\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_CallbackTypeDef)(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00105}00105\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00106}00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00111}00111\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00112}00112\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00122}00122\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET;\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00128}00128\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00129}00129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00130}00130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00135}00135\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00145}00145\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00146}00146\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Init(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00147}00147\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_DeInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00148}00148\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00149}00149\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspDeInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00151}00151\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_IRQHandler(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00152}00152\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_RefreshErrorCallback(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00153}00153\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00154}00154\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00163}00163\ \textcolor{comment}{/*\ I/O\ operation\ functions\ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00164}00164\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00166}00166\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00168}00168\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00169}00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00170}00170\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00171}00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00172}00172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00174}00174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00175}00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00177}00177\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00178}00178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00179}00179\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00180}00180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00182}00182\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00183}00183\ \textcolor{comment}{/*\ SDRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00184}00184\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00185}00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00186}00186\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_UnRegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00187}00187\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterDmaCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00188}00188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00198}00198\ \textcolor{comment}{/*\ SDRAM\ Control\ functions\ \ *****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00199}00199\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Enable(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00200}00200\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Disable(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00201}00201\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SendCommand(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_CommandTypeDef\ *Command,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00202}00202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00203}00203\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_ProgramRefreshRate(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00204}00204\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SetAutoRefreshNumber(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00205}00205\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_SDRAM\_GetModeStatus(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00214}00214\ \textcolor{comment}{/*\ SDRAM\ State\ functions\ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00215}00215\ HAL\_SDRAM\_StateTypeDef\ \ HAL\_SDRAM\_GetState(\textcolor{keyword}{const}\ SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00232}00232\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00233}00233\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00234}00234\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00235}00235\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00236}00236\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8h_source_l00238}00238\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_SDRAM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
