
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.9.1.119

// ldbanno -n Verilog -o memory_tst_impl1_mapvo.vo -w -neg -gui memory_tst_impl1_map.ncd 
// Netlist created on Tue Nov 21 22:57:49 2017
// Netlist written on Tue Nov 21 22:57:55 2017
// Design is for device LCMXO2-7000HC
// Design is for package TQFP144
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module font_test ( ext_clk, reset, hsync, vsync, rgb, sram_a, sram_d, sram_cs, 
                   sram_oe, sram_we );
  input  ext_clk, reset;
  output hsync, vsync;
  output [2:0] rgb;
  output [18:0] sram_a;
  output sram_cs, sram_oe, sram_we;
  inout  [7:0] sram_d;
  wire   fontAddress_0, \vga_sync_unit/n45 , 
         \vga_sync_unit/v_count_next_9__N_198 , \vga_sync_unit/n2767 , 
         ext_clk_c, \vga_sync_unit/n3174 , pixel_x_4, pixel_x_3, 
         \vga_sync_unit/n51 , \vga_sync_unit/n52 , pixel_tick, 
         \vga_sync_unit/n3180 , \vga_sync_unit/n3181 , pixel_x_2, pixel_x_1, 
         \vga_sync_unit/n53 , \vga_sync_unit/n54 , \vga_sync_unit/n3179 , 
         pixel_x_0, \vga_sync_unit/n55 , pixel_y_9, \vga_sync_unit/n36 , 
         \vga_sync_unit/n3178 , pixel_y_8, pixel_y_7, \vga_sync_unit/n37 , 
         \vga_sync_unit/n38 , \vga_sync_unit/n3177 , pixel_y_6, pixel_y_5, 
         \vga_sync_unit/n39 , \vga_sync_unit/n40 , \vga_sync_unit/n3176 , 
         pixel_y_4, pixel_y_3, \vga_sync_unit/n41 , \vga_sync_unit/n42 , 
         \vga_sync_unit/n3175 , pixel_y_2, pixel_y_1, \vga_sync_unit/n43 , 
         \vga_sync_unit/n44 , pixel_x_9, \vga_sync_unit/n46 , 
         \vga_sync_unit/n3183 , pixel_x_8, pixel_x_7, \vga_sync_unit/n47 , 
         \vga_sync_unit/n48 , \vga_sync_unit/n3182 , pixel_x_6, pixel_x_5, 
         \vga_sync_unit/n49 , \vga_sync_unit/n50 , \textElement1/n2984 , 
         \textElement1/n1250 , \textElement1/n15 , 
         \textElement1/fontAddress_31_N_244_9 , 
         \textElement1/fontAddress_31_N_244_8 , 
         \textElement1/fontAddress_31_N_236_4 , \memory_test_unit/tmp3_3 , 
         \memory_test_unit/tmp3_2 , \memory_test_unit/ext_clk_c_enable_76 , 
         \textElement1/n3167 , \textElement1/fontAddress_8 , sram_a_c_10, 
         \textElement1/fontAddress_9 , sram_a_c_11, \textElement1/n3168 , 
         tmp4_3, \memory_test_unit/tmp4_2 , \textElement1/n3173 , 
         \textElement1/pixel_N_323 , sram_a_c_6, sram_a_c_7, 
         \textElement1/n3201 , \textElement1/n3202 , \textElement1/n30 , 
         \textElement1/n3594 , \textElement1/fontAddress_31_N_244_7 , 
         \textElement1/n2323 , \textElement1/n3536 , 
         \textElement1/fontAddress_31_N_244_6 , \memory_test_unit/tmp3_1 , 
         address_0, \textElement1/n3166 , \textElement1/fontAddress_6 , 
         sram_a_c_0, \textElement1/fontAddress_7 , sram_a_c_9, 
         \memory_test_unit/tmp2_3 , \memory_test_unit/tmp2_2 , 
         \textElement1/n3172 , sram_a_c_14, sram_a_c_15, \textElement1/n3200 , 
         \memory_test_unit/tmp4_1 , \memory_test_unit/tmp4_0 , 
         \textElement1/n3171 , sram_a_c_4, sram_a_c_5, 
         \textElement1/fontAddress_31_N_244_5 , 
         \textElement1/fontAddress_31_N_236_1 , 
         \textElement1/fontAddress_31_N_244_4 , 
         \textElement1/fontAddress_31_N_236_0 , 
         \memory_test_unit/sram_we_N_185 , 
         \memory_test_unit/ext_clk_c_enable_48 , r_w_reg, 
         \textElement1/fontAddress_5 , address_3, \memory_test_unit/address_2 , 
         \textElement1/n3170 , sram_a_c_2, sram_a_c_3, \textElement1/n3209 , 
         \textElement1/n1405 , tmp3_0, \textElement1/n3208 , sram_a_c_8, 
         \memory_test_unit/n828 , \textElement1/n3207 , 
         \memory_test_unit/address_1 , tmp1_2, \textElement1/n3169 , 
         sram_a_c_18, sram_a_c_1, data_3, 
         \memory_test_unit/ext_clk_c_enable_78 , \textElement1/n3206 , 
         sram_d_reg_3, data_2, data_1, \textElement1/n3205 , sram_d_reg_1, 
         sram_d_reg_2, \memory_test_unit/ext_clk_c_enable_68 , sram_cs_c, 
         tmp1_1, tmp1_0, sram_a_c_16, sram_a_c_17, \textElement1/n3230 , 
         \textElement1/fontAddress_31_N_244_10 , \textElement1/n3204 , 
         \textElement1/n1336 , \textElement1/n3229 , \textElement1/n3228 , 
         \textElement1/n3227 , \textElement1/n3226 , 
         \textElement1/fontAddress_2 , \textElement1/fontAddress_3 , 
         \textElement1/fontAddress_1 , \textElement1/n3225 , 
         \textElement1/pixel_N_288 , \textElement1/n3203 , 
         \textElement1/fontAddress_31_N_236_6 , \memory_test_unit/tmp2_1 , 
         \memory_test_unit/tmp2_0 , \textElement1/fontAddress_10 , sram_a_c_12, 
         sram_a_c_13, \textElement1/n3224 , \textElement1/n1416 , 
         \textElement1/n3223 , \textElement1/n3222 , \textElement1/n769 , 
         \textElement1/n768 , \textElement1/n3221 , \textElement1/n771 , 
         \textElement1/n770 , \textElement1/n3220 , 
         \textElement1/bitPosition_2 , \textElement1/n772 , 
         \textElement1/bitPosition_1 , \memory_test_unit/n96 , 
         \memory_test_unit/n97 , \memory_test_unit/ext_clk_c_enable_81 , 
         \memory_test_unit/n2491 , \memory_test_unit/n3211 , 
         \memory_test_unit/n3212 , \memory_test_unit/n16 , 
         \memory_test_unit/n17 , \memory_test_unit/n149 , 
         \memory_test_unit/n150 , \memory_test_unit/ext_clk_c_enable_72 , 
         \memory_test_unit/n3191 , \memory_test_unit/n3192 , 
         \memory_test_unit/n98 , \memory_test_unit/n99 , 
         \memory_test_unit/n3210 , \memory_test_unit/n18 , 
         \memory_test_unit/n19 , \memory_test_unit/n151 , 
         \memory_test_unit/n152 , \memory_test_unit/n3190 , 
         \memory_test_unit/n20 , \memory_test_unit/n21 , 
         \memory_test_unit/n153 , \memory_test_unit/n154 , 
         \memory_test_unit/n3189 , data_0, sram_d_out_0, sram_d_out_1, 
         \memory_test_unit/n3128 , \memory_test_unit/n200 , 
         \memory_test_unit/n100 , \memory_test_unit/n22 , 
         \memory_test_unit/n23 , \memory_test_unit/n155 , 
         \memory_test_unit/n156 , \memory_test_unit/n3188 , 
         \memory_test_unit/data_31 , \memory_test_unit/n134 , 
         \memory_test_unit/n3199 , \memory_test_unit/n24 , 
         \memory_test_unit/data_7 , \memory_test_unit/n157 , 
         \memory_test_unit/n158 , \memory_test_unit/n3187 , 
         \memory_test_unit/data_6 , \memory_test_unit/data_5 , 
         \memory_test_unit/n159 , \memory_test_unit/n160 , 
         \memory_test_unit/n3186 , \memory_test_unit/data_4 , 
         \memory_test_unit/n161 , \memory_test_unit/n162 , 
         \memory_test_unit/n3185 , \memory_test_unit/n2 , 
         \memory_test_unit/n3 , \memory_test_unit/n135 , 
         \memory_test_unit/n136 , \memory_test_unit/n3198 , 
         \memory_test_unit/n163 , \memory_test_unit/n164 , 
         \memory_test_unit/n3184 , \memory_test_unit/n4 , 
         \memory_test_unit/n5 , \memory_test_unit/n137 , 
         \memory_test_unit/n138 , \memory_test_unit/n3197 , 
         \memory_test_unit/n6 , \memory_test_unit/n7 , \memory_test_unit/n139 , 
         \memory_test_unit/n140 , \memory_test_unit/n3196 , 
         \memory_test_unit/n8 , \memory_test_unit/n9 , \memory_test_unit/n141 , 
         \memory_test_unit/n142 , \memory_test_unit/n3195 , 
         \memory_test_unit/n3000 , \memory_test_unit/n165 , 
         \memory_test_unit/n10 , \memory_test_unit/n11 , 
         \memory_test_unit/n143 , \memory_test_unit/n144 , 
         \memory_test_unit/n3194 , \memory_test_unit/n12 , 
         \memory_test_unit/n13 , \memory_test_unit/n145 , 
         \memory_test_unit/n146 , \memory_test_unit/n3193 , sram_d_out_2, 
         sram_d_out_3, sram_d_out_4, sram_d_out_5, \memory_test_unit/n3127 , 
         sram_d_out_6, sram_d_out_7, \memory_test_unit/n14 , 
         \memory_test_unit/n15 , \memory_test_unit/n147 , 
         \memory_test_unit/n148 , \memory_test_unit/n82 , 
         \memory_test_unit/n83 , \memory_test_unit/n3218 , 
         \memory_test_unit/n84 , \memory_test_unit/n85 , 
         \memory_test_unit/n3217 , \memory_test_unit/n86 , 
         \memory_test_unit/n87 , \memory_test_unit/n3216 , 
         \memory_test_unit/n88 , \memory_test_unit/n89 , 
         \memory_test_unit/n3215 , \memory_test_unit/n90 , 
         \memory_test_unit/n91 , \memory_test_unit/n3214 , 
         \memory_test_unit/n92 , \memory_test_unit/n93 , 
         \memory_test_unit/n3213 , \memory_test_unit/n94 , 
         \memory_test_unit/n95 , \vga_sync_unit/n12 , \vga_sync_unit/n3422 , 
         hsync_c, reset_c, \memory_test_unit/n826 , \memory_test_unit/n838 , 
         \memory_test_unit/n2266 , \vga_sync_unit/pixel_tick_N_231 , 
         \textElement1/pixel_N_286 , \textElement1/pixel_N_282 , rgb_2_N_1_1, 
         GND_net, sram_d_reg_4, sram_d_reg_5, \memory_test_unit/n31 , 
         sram_d_reg_6, \memory_test_unit/n14_adj_365 , sram_d_reg_7, n3797, 
         sram_oe_c, \memory_test_unit/n21_adj_368 , sram_d_reg_0, sram_we_c, 
         \memory_test_unit/n2473 , \textElement1/fontAddress_4 , 
         \vga_sync_unit/n3476 , \vga_sync_unit/n22 , 
         \vga_sync_unit/n38_adj_392 , \vga_sync_unit/v_sync_next , vsync_c, 
         \textElement1/n180 , n3682, displayText_16_6, n3695, 
         \textElement1/n3681 , \textElement1/n3673 , \textElement1/n3537 , 
         \textElement1/n2992 , \textElement1/n3543 , \textElement1/n3540 , 
         \textElement1/n3541 , \textElement1/n3542 , \textElement1/n3544 , 
         \textElement1/n3545 , \textElement1/n3590 , \textElement1/n1185 , 
         \textElement1/n1176 , \textElement1/n1184 , \textElement1/n1175 , 
         \textElement1/n3518 , \textElement1/n1183 , \textElement1/n1174 , 
         \textElement1/n1190 , \textElement1/n1181 , \textElement1/n475 , 
         \textElement1/n3519 , \textElement1/n3522 , \textElement1/n2583 , n7, 
         \textElement1/n3683 , \textElement1/n3680 , \textElement1/n3679 , 
         \textElement1/n3675 , \textElement1/n3531 , \textElement1/n3674 , 
         \textElement1/n25 , n3795, \textElement1/n7_adj_378 , 
         \textElement1/n14_adj_376 , \textElement1/n3676 , 
         \textElement1/n3525 , \textElement1/n3255 , \textElement1/n3242 , 
         \textElement1/n3526 , \textElement1/n3601 , \textElement1/n3587 , 
         \textElement1/n3591 , \textElement1/n2952 , \textElement1/n1188 , 
         \textElement1/n1189 , \textElement1/n1186 , \textElement1/n1187 , 
         \textElement1/n3612 , \textElement1/n3615 , \textElement1/n3616 , 
         \textElement1/n3528 , \textElement1/n23_adj_379 , 
         \textElement1/n2972 , \textElement1/n3529 , \textElement1/n3479 , 
         n3485, n3689, n3684, \textElement1/n25_adj_382 , \textElement1/n1179 , 
         \textElement1/n1180 , \textElement1/n1177 , \textElement1/n1178 , 
         \textElement1/n23_adj_374 , \textElement1/n24_adj_383 , 
         \textElement1/n3 , \textElement1/n3678 , \textElement1/n3532 , 
         n14_adj_395, n3685, n3727, n3687, n3502, \memory_test_unit/n2594 , 
         displayText_14_0, displayText_13_0, n11, n14, 
         \vga_sync_unit/n44_adj_393 , rgb_c_1, \vga_sync_unit/n12_adj_394 , 
         \vga_sync_unit/n3466 , \vga_sync_unit/n6 , \vga_sync_unit/n3475 , 
         \vga_sync_unit/n3691 , \vga_sync_unit/n3693 , 
         \memory_test_unit/tmp6_3__N_114 , n3726, \textElement1/n3593 , 
         \memory_test_unit/n2587 , \memory_test_unit/n3686 , n2940, n2966, 
         \textElement1/n4 , \textElement1/n3562 , 
         \memory_test_unit/n6_adj_370 , \memory_test_unit/n22_adj_369 , 
         \memory_test_unit/n30 , \memory_test_unit/n34 , 
         \memory_test_unit/n28 , \memory_test_unit/n3690 , VCCI;

  vga_sync_unit_SLICE_0 \vga_sync_unit/SLICE_0 ( .A1(fontAddress_0), 
    .DI1(\vga_sync_unit/n45 ), .CE(\vga_sync_unit/v_count_next_9__N_198 ), 
    .LSR(\vga_sync_unit/n2767 ), .CLK(ext_clk_c), .F1(\vga_sync_unit/n45 ), 
    .Q1(fontAddress_0), .FCO(\vga_sync_unit/n3174 ));
  vga_sync_unit_SLICE_1 \vga_sync_unit/SLICE_1 ( .A1(pixel_x_4), 
    .A0(pixel_x_3), .DI1(\vga_sync_unit/n51 ), .DI0(\vga_sync_unit/n52 ), 
    .CE(pixel_tick), .LSR(\vga_sync_unit/v_count_next_9__N_198 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3180 ), .F0(\vga_sync_unit/n52 ), 
    .Q0(pixel_x_3), .F1(\vga_sync_unit/n51 ), .Q1(pixel_x_4), 
    .FCO(\vga_sync_unit/n3181 ));
  vga_sync_unit_SLICE_2 \vga_sync_unit/SLICE_2 ( .A1(pixel_x_2), 
    .A0(pixel_x_1), .DI1(\vga_sync_unit/n53 ), .DI0(\vga_sync_unit/n54 ), 
    .CE(pixel_tick), .LSR(\vga_sync_unit/v_count_next_9__N_198 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3179 ), .F0(\vga_sync_unit/n54 ), 
    .Q0(pixel_x_1), .F1(\vga_sync_unit/n53 ), .Q1(pixel_x_2), 
    .FCO(\vga_sync_unit/n3180 ));
  vga_sync_unit_SLICE_3 \vga_sync_unit/SLICE_3 ( .A1(pixel_x_0), 
    .DI1(\vga_sync_unit/n55 ), .CE(pixel_tick), 
    .LSR(\vga_sync_unit/v_count_next_9__N_198 ), .CLK(ext_clk_c), 
    .F1(\vga_sync_unit/n55 ), .Q1(pixel_x_0), .FCO(\vga_sync_unit/n3179 ));
  vga_sync_unit_SLICE_4 \vga_sync_unit/SLICE_4 ( .A0(pixel_y_9), 
    .DI0(\vga_sync_unit/n36 ), .CE(\vga_sync_unit/v_count_next_9__N_198 ), 
    .LSR(\vga_sync_unit/n2767 ), .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3178 ), 
    .F0(\vga_sync_unit/n36 ), .Q0(pixel_y_9));
  vga_sync_unit_SLICE_5 \vga_sync_unit/SLICE_5 ( .A1(pixel_y_8), 
    .A0(pixel_y_7), .DI1(\vga_sync_unit/n37 ), .DI0(\vga_sync_unit/n38 ), 
    .CE(\vga_sync_unit/v_count_next_9__N_198 ), .LSR(\vga_sync_unit/n2767 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3177 ), .F0(\vga_sync_unit/n38 ), 
    .Q0(pixel_y_7), .F1(\vga_sync_unit/n37 ), .Q1(pixel_y_8), 
    .FCO(\vga_sync_unit/n3178 ));
  vga_sync_unit_SLICE_6 \vga_sync_unit/SLICE_6 ( .A1(pixel_y_6), 
    .A0(pixel_y_5), .DI1(\vga_sync_unit/n39 ), .DI0(\vga_sync_unit/n40 ), 
    .CE(\vga_sync_unit/v_count_next_9__N_198 ), .LSR(\vga_sync_unit/n2767 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3176 ), .F0(\vga_sync_unit/n40 ), 
    .Q0(pixel_y_5), .F1(\vga_sync_unit/n39 ), .Q1(pixel_y_6), 
    .FCO(\vga_sync_unit/n3177 ));
  vga_sync_unit_SLICE_7 \vga_sync_unit/SLICE_7 ( .A1(pixel_y_4), 
    .A0(pixel_y_3), .DI1(\vga_sync_unit/n41 ), .DI0(\vga_sync_unit/n42 ), 
    .CE(\vga_sync_unit/v_count_next_9__N_198 ), .LSR(\vga_sync_unit/n2767 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3175 ), .F0(\vga_sync_unit/n42 ), 
    .Q0(pixel_y_3), .F1(\vga_sync_unit/n41 ), .Q1(pixel_y_4), 
    .FCO(\vga_sync_unit/n3176 ));
  vga_sync_unit_SLICE_8 \vga_sync_unit/SLICE_8 ( .A1(pixel_y_2), 
    .A0(pixel_y_1), .DI1(\vga_sync_unit/n43 ), .DI0(\vga_sync_unit/n44 ), 
    .CE(\vga_sync_unit/v_count_next_9__N_198 ), .LSR(\vga_sync_unit/n2767 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3174 ), .F0(\vga_sync_unit/n44 ), 
    .Q0(pixel_y_1), .F1(\vga_sync_unit/n43 ), .Q1(pixel_y_2), 
    .FCO(\vga_sync_unit/n3175 ));
  vga_sync_unit_SLICE_9 \vga_sync_unit/SLICE_9 ( .A0(pixel_x_9), 
    .DI0(\vga_sync_unit/n46 ), .CE(pixel_tick), 
    .LSR(\vga_sync_unit/v_count_next_9__N_198 ), .CLK(ext_clk_c), 
    .FCI(\vga_sync_unit/n3183 ), .F0(\vga_sync_unit/n46 ), .Q0(pixel_x_9));
  vga_sync_unit_SLICE_10 \vga_sync_unit/SLICE_10 ( .A1(pixel_x_8), 
    .A0(pixel_x_7), .DI1(\vga_sync_unit/n47 ), .DI0(\vga_sync_unit/n48 ), 
    .CE(pixel_tick), .LSR(\vga_sync_unit/v_count_next_9__N_198 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3182 ), .F0(\vga_sync_unit/n48 ), 
    .Q0(pixel_x_7), .F1(\vga_sync_unit/n47 ), .Q1(pixel_x_8), 
    .FCO(\vga_sync_unit/n3183 ));
  vga_sync_unit_SLICE_11 \vga_sync_unit/SLICE_11 ( .A1(pixel_x_6), 
    .A0(pixel_x_5), .DI1(\vga_sync_unit/n49 ), .DI0(\vga_sync_unit/n50 ), 
    .CE(pixel_tick), .LSR(\vga_sync_unit/v_count_next_9__N_198 ), 
    .CLK(ext_clk_c), .FCI(\vga_sync_unit/n3181 ), .F0(\vga_sync_unit/n50 ), 
    .Q0(pixel_x_5), .F1(\vga_sync_unit/n49 ), .Q1(pixel_x_6), 
    .FCO(\vga_sync_unit/n3182 ));
  SLICE_12 SLICE_12( .D1(\textElement1/n2984 ), .C1(\textElement1/n1250 ), 
    .B1(\textElement1/n15 ), .A1(\textElement1/fontAddress_31_N_244_9 ), 
    .B0(\textElement1/fontAddress_31_N_244_8 ), 
    .A0(\textElement1/fontAddress_31_N_236_4 ), .M1(\memory_test_unit/tmp3_3 ), 
    .M0(\memory_test_unit/tmp3_2 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3167 ), .F0(\textElement1/fontAddress_8 ), 
    .Q0(sram_a_c_10), .F1(\textElement1/fontAddress_9 ), .Q1(sram_a_c_11), 
    .FCO(\textElement1/n3168 ));
  SLICE_13 SLICE_13( .M1(tmp4_3), .M0(\memory_test_unit/tmp4_2 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3173 ), .F0(\textElement1/pixel_N_323 ), 
    .Q0(sram_a_c_6), .Q1(sram_a_c_7));
  textElement1_SLICE_14 \textElement1/SLICE_14 ( .A1(pixel_x_7), 
    .A0(pixel_x_6), .FCI(\textElement1/n3201 ), .FCO(\textElement1/n3202 ));
  SLICE_15 SLICE_15( .D1(\textElement1/n30 ), .C1(\textElement1/n1250 ), 
    .B1(\textElement1/n3594 ), .A1(\textElement1/fontAddress_31_N_244_7 ), 
    .D0(\textElement1/n2323 ), .C0(\textElement1/n1250 ), 
    .B0(\textElement1/n3536 ), .A0(\textElement1/fontAddress_31_N_244_6 ), 
    .M1(\memory_test_unit/tmp3_1 ), .M0(address_0), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3166 ), .F0(\textElement1/fontAddress_6 ), 
    .Q0(sram_a_c_0), .F1(\textElement1/fontAddress_7 ), .Q1(sram_a_c_9), 
    .FCO(\textElement1/n3167 ));
  SLICE_16 SLICE_16( .M1(\memory_test_unit/tmp2_3 ), 
    .M0(\memory_test_unit/tmp2_2 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3172 ), .Q0(sram_a_c_14), .Q1(sram_a_c_15), 
    .FCO(\textElement1/n3173 ));
  textElement1_SLICE_17 \textElement1/SLICE_17 ( .A1(pixel_x_5), 
    .A0(pixel_x_4), .FCI(\textElement1/n3200 ), .FCO(\textElement1/n3201 ));
  SLICE_18 SLICE_18( .A1(pixel_y_9), .A0(pixel_y_8), 
    .M1(\memory_test_unit/tmp4_1 ), .M0(\memory_test_unit/tmp4_0 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3171 ), .Q0(sram_a_c_4), .Q1(sram_a_c_5), 
    .FCO(\textElement1/n3172 ));
  SLICE_19 SLICE_19( .B1(\textElement1/fontAddress_31_N_244_5 ), 
    .A1(\textElement1/fontAddress_31_N_236_1 ), 
    .B0(\textElement1/fontAddress_31_N_244_4 ), 
    .A0(\textElement1/fontAddress_31_N_236_0 ), 
    .M0(\memory_test_unit/sram_we_N_185 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_48 ), .CLK(ext_clk_c), .Q0(r_w_reg), 
    .F1(\textElement1/fontAddress_5 ), .FCO(\textElement1/n3166 ));
  SLICE_20 SLICE_20( .A1(pixel_y_7), .A0(pixel_y_6), .M1(address_3), 
    .M0(\memory_test_unit/address_2 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3170 ), .Q0(sram_a_c_2), .Q1(sram_a_c_3), 
    .FCO(\textElement1/n3171 ));
  textElement1_SLICE_21 \textElement1/SLICE_21 ( .FCI(\textElement1/n3209 ), 
    .F0(\textElement1/n1405 ));
  SLICE_22 SLICE_22( .M0(tmp3_0), .CE(\memory_test_unit/ext_clk_c_enable_76 ), 
    .CLK(ext_clk_c), .FCI(\textElement1/n3208 ), .Q0(sram_a_c_8), 
    .FCO(\textElement1/n3209 ));
  textElement1_SLICE_23 \textElement1/SLICE_23 ( .A1(pixel_x_3), 
    .B0(pixel_x_1), .A0(pixel_x_2), .FCO(\textElement1/n3200 ));
  SLICE_24 SLICE_24( .A1(pixel_y_9), .A0(pixel_y_8), 
    .M0(\memory_test_unit/n828 ), .CLK(ext_clk_c), .FCI(\textElement1/n3207 ), 
    .Q0(\memory_test_unit/sram_we_N_185 ), .FCO(\textElement1/n3208 ));
  SLICE_25 SLICE_25( .A1(pixel_y_5), .A0(pixel_y_4), 
    .M1(\memory_test_unit/address_1 ), .M0(tmp1_2), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3169 ), .Q0(sram_a_c_18), .Q1(sram_a_c_1), 
    .FCO(\textElement1/n3170 ));
  SLICE_26 SLICE_26( .A1(pixel_y_7), .A0(pixel_y_6), .M0(data_3), 
    .CE(\memory_test_unit/ext_clk_c_enable_78 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3206 ), .Q0(sram_d_reg_3), .FCO(\textElement1/n3207 ));
  SLICE_27 SLICE_27( .A1(pixel_y_5), .A0(pixel_y_4), .M1(data_2), .M0(data_1), 
    .CE(\memory_test_unit/ext_clk_c_enable_78 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3205 ), .Q0(sram_d_reg_1), .Q1(sram_d_reg_2), 
    .FCO(\textElement1/n3206 ));
  SLICE_28 SLICE_28( .A1(pixel_y_3), .B0(pixel_y_1), .A0(pixel_y_2), 
    .CE(\memory_test_unit/ext_clk_c_enable_68 ), .CLK(ext_clk_c), 
    .Q0(sram_cs_c), .FCO(\textElement1/n3205 ));
  SLICE_29 SLICE_29( .A1(pixel_y_3), .B0(pixel_y_1), .A0(pixel_y_2), 
    .M1(tmp1_1), .M0(tmp1_0), .CE(\memory_test_unit/ext_clk_c_enable_76 ), 
    .CLK(ext_clk_c), .Q0(sram_a_c_16), .Q1(sram_a_c_17), 
    .FCO(\textElement1/n3169 ));
  textElement1_SLICE_30 \textElement1/SLICE_30 ( .FCI(\textElement1/n3230 ), 
    .F0(\textElement1/fontAddress_31_N_244_10 ));
  textElement1_SLICE_31 \textElement1/SLICE_31 ( .FCI(\textElement1/n3204 ), 
    .F0(\textElement1/n1336 ));
  textElement1_SLICE_32 \textElement1/SLICE_32 ( .A1(pixel_y_9), 
    .A0(pixel_y_8), .FCI(\textElement1/n3229 ), 
    .F0(\textElement1/fontAddress_31_N_244_8 ), 
    .F1(\textElement1/fontAddress_31_N_244_9 ), .FCO(\textElement1/n3230 ));
  textElement1_SLICE_33 \textElement1/SLICE_33 ( .A1(pixel_y_7), 
    .A0(pixel_y_6), .FCI(\textElement1/n3228 ), 
    .F0(\textElement1/fontAddress_31_N_244_6 ), 
    .F1(\textElement1/fontAddress_31_N_244_7 ), .FCO(\textElement1/n3229 ));
  textElement1_SLICE_34 \textElement1/SLICE_34 ( .A1(pixel_y_5), 
    .A0(pixel_y_4), .FCI(\textElement1/n3227 ), 
    .F0(\textElement1/fontAddress_31_N_244_4 ), 
    .F1(\textElement1/fontAddress_31_N_244_5 ), .FCO(\textElement1/n3228 ));
  textElement1_SLICE_35 \textElement1/SLICE_35 ( .A1(pixel_y_3), 
    .A0(pixel_y_2), .FCI(\textElement1/n3226 ), 
    .F0(\textElement1/fontAddress_2 ), .F1(\textElement1/fontAddress_3 ), 
    .FCO(\textElement1/n3227 ));
  textElement1_SLICE_36 \textElement1/SLICE_36 ( .A1(pixel_y_1), 
    .F1(\textElement1/fontAddress_1 ), .FCO(\textElement1/n3226 ));
  textElement1_SLICE_37 \textElement1/SLICE_37 ( .FCI(\textElement1/n3225 ), 
    .F0(\textElement1/pixel_N_288 ));
  textElement1_SLICE_38 \textElement1/SLICE_38 ( .FCI(\textElement1/n3203 ), 
    .FCO(\textElement1/n3204 ));
  SLICE_39 SLICE_39( .B0(\textElement1/fontAddress_31_N_244_10 ), 
    .A0(\textElement1/fontAddress_31_N_236_6 ), .M1(\memory_test_unit/tmp2_1 ), 
    .M0(\memory_test_unit/tmp2_0 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_76 ), .CLK(ext_clk_c), 
    .FCI(\textElement1/n3168 ), .F0(\textElement1/fontAddress_10 ), 
    .Q0(sram_a_c_12), .Q1(sram_a_c_13));
  textElement1_SLICE_40 \textElement1/SLICE_40 ( .A1(pixel_x_9), 
    .A0(pixel_x_8), .FCI(\textElement1/n3202 ), .FCO(\textElement1/n3203 ));
  textElement1_SLICE_41 \textElement1/SLICE_41 ( .FCI(\textElement1/n3224 ), 
    .F1(\textElement1/n1416 ), .FCO(\textElement1/n3225 ));
  textElement1_SLICE_42 \textElement1/SLICE_42 ( .A1(pixel_x_9), 
    .A0(pixel_x_8), .FCI(\textElement1/n3223 ), .FCO(\textElement1/n3224 ));
  textElement1_SLICE_43 \textElement1/SLICE_43 ( .A1(pixel_x_7), 
    .A0(pixel_x_6), .FCI(\textElement1/n3222 ), .F0(\textElement1/n769 ), 
    .F1(\textElement1/n768 ), .FCO(\textElement1/n3223 ));
  textElement1_SLICE_44 \textElement1/SLICE_44 ( .A1(pixel_x_5), 
    .A0(pixel_x_4), .FCI(\textElement1/n3221 ), .F0(\textElement1/n771 ), 
    .F1(\textElement1/n770 ), .FCO(\textElement1/n3222 ));
  textElement1_SLICE_45 \textElement1/SLICE_45 ( .A1(pixel_x_3), 
    .A0(pixel_x_2), .FCI(\textElement1/n3220 ), 
    .F0(\textElement1/bitPosition_2 ), .F1(\textElement1/n772 ), 
    .FCO(\textElement1/n3221 ));
  textElement1_SLICE_46 \textElement1/SLICE_46 ( .A1(pixel_x_1), 
    .F1(\textElement1/bitPosition_1 ), .FCO(\textElement1/n3220 ));
  memory_test_unit_SLICE_47 \memory_test_unit/SLICE_47 ( 
    .A1(\memory_test_unit/tmp4_0 ), .A0(address_3), 
    .DI1(\memory_test_unit/n96 ), .DI0(\memory_test_unit/n97 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3211 ), .F0(\memory_test_unit/n97 ), 
    .Q0(address_3), .F1(\memory_test_unit/n96 ), 
    .Q1(\memory_test_unit/tmp4_0 ), .FCO(\memory_test_unit/n3212 ));
  memory_test_unit_SLICE_48 \memory_test_unit/SLICE_48 ( 
    .A1(\memory_test_unit/n16 ), .A0(\memory_test_unit/n17 ), 
    .DI1(\memory_test_unit/n149 ), .DI0(\memory_test_unit/n150 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3191 ), .F0(\memory_test_unit/n150 ), 
    .Q0(\memory_test_unit/n17 ), .F1(\memory_test_unit/n149 ), 
    .Q1(\memory_test_unit/n16 ), .FCO(\memory_test_unit/n3192 ));
  memory_test_unit_SLICE_49 \memory_test_unit/SLICE_49 ( 
    .A1(\memory_test_unit/address_2 ), .A0(\memory_test_unit/address_1 ), 
    .DI1(\memory_test_unit/n98 ), .DI0(\memory_test_unit/n99 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3210 ), .F0(\memory_test_unit/n99 ), 
    .Q0(\memory_test_unit/address_1 ), .F1(\memory_test_unit/n98 ), 
    .Q1(\memory_test_unit/address_2 ), .FCO(\memory_test_unit/n3211 ));
  memory_test_unit_SLICE_50 \memory_test_unit/SLICE_50 ( 
    .A1(\memory_test_unit/n18 ), .A0(\memory_test_unit/n19 ), 
    .DI1(\memory_test_unit/n151 ), .DI0(\memory_test_unit/n152 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3190 ), .F0(\memory_test_unit/n152 ), 
    .Q0(\memory_test_unit/n19 ), .F1(\memory_test_unit/n151 ), 
    .Q1(\memory_test_unit/n18 ), .FCO(\memory_test_unit/n3191 ));
  memory_test_unit_SLICE_51 \memory_test_unit/SLICE_51 ( 
    .A1(\memory_test_unit/n20 ), .A0(\memory_test_unit/n21 ), 
    .DI1(\memory_test_unit/n153 ), .DI0(\memory_test_unit/n154 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3189 ), .F0(\memory_test_unit/n154 ), 
    .Q0(\memory_test_unit/n21 ), .F1(\memory_test_unit/n153 ), 
    .Q1(\memory_test_unit/n20 ), .FCO(\memory_test_unit/n3190 ));
  memory_test_unit_SLICE_52 \memory_test_unit/SLICE_52 ( .D0(data_0), 
    .C0(sram_d_out_0), .B0(data_1), .A0(sram_d_out_1), 
    .FCI(\memory_test_unit/n3128 ), .F1(\memory_test_unit/n200 ));
  memory_test_unit_SLICE_53 \memory_test_unit/SLICE_53 ( .A1(address_0), 
    .DI1(\memory_test_unit/n100 ), .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .F1(\memory_test_unit/n100 ), .Q1(address_0), 
    .FCO(\memory_test_unit/n3210 ));
  memory_test_unit_SLICE_54 \memory_test_unit/SLICE_54 ( 
    .A1(\memory_test_unit/n22 ), .A0(\memory_test_unit/n23 ), 
    .DI1(\memory_test_unit/n155 ), .DI0(\memory_test_unit/n156 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3188 ), .F0(\memory_test_unit/n156 ), 
    .Q0(\memory_test_unit/n23 ), .F1(\memory_test_unit/n155 ), 
    .Q1(\memory_test_unit/n22 ), .FCO(\memory_test_unit/n3189 ));
  memory_test_unit_SLICE_55 \memory_test_unit/SLICE_55 ( 
    .A0(\memory_test_unit/data_31 ), .DI0(\memory_test_unit/n134 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3199 ), .F0(\memory_test_unit/n134 ), 
    .Q0(\memory_test_unit/data_31 ));
  memory_test_unit_SLICE_56 \memory_test_unit/SLICE_56 ( 
    .A1(\memory_test_unit/n24 ), .A0(\memory_test_unit/data_7 ), 
    .DI1(\memory_test_unit/n157 ), .DI0(\memory_test_unit/n158 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3187 ), .F0(\memory_test_unit/n158 ), 
    .Q0(\memory_test_unit/data_7 ), .F1(\memory_test_unit/n157 ), 
    .Q1(\memory_test_unit/n24 ), .FCO(\memory_test_unit/n3188 ));
  memory_test_unit_SLICE_57 \memory_test_unit/SLICE_57 ( 
    .A1(\memory_test_unit/data_6 ), .A0(\memory_test_unit/data_5 ), 
    .DI1(\memory_test_unit/n159 ), .DI0(\memory_test_unit/n160 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3186 ), .F0(\memory_test_unit/n160 ), 
    .Q0(\memory_test_unit/data_5 ), .F1(\memory_test_unit/n159 ), 
    .Q1(\memory_test_unit/data_6 ), .FCO(\memory_test_unit/n3187 ));
  memory_test_unit_SLICE_58 \memory_test_unit/SLICE_58 ( 
    .A1(\memory_test_unit/data_4 ), .A0(data_3), .DI1(\memory_test_unit/n161 ), 
    .DI0(\memory_test_unit/n162 ), .CE(\memory_test_unit/ext_clk_c_enable_72 ), 
    .CLK(ext_clk_c), .FCI(\memory_test_unit/n3185 ), 
    .F0(\memory_test_unit/n162 ), .Q0(data_3), .F1(\memory_test_unit/n161 ), 
    .Q1(\memory_test_unit/data_4 ), .FCO(\memory_test_unit/n3186 ));
  memory_test_unit_SLICE_59 \memory_test_unit/SLICE_59 ( 
    .A1(\memory_test_unit/n2 ), .A0(\memory_test_unit/n3 ), 
    .DI1(\memory_test_unit/n135 ), .DI0(\memory_test_unit/n136 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3198 ), .F0(\memory_test_unit/n136 ), 
    .Q0(\memory_test_unit/n3 ), .F1(\memory_test_unit/n135 ), 
    .Q1(\memory_test_unit/n2 ), .FCO(\memory_test_unit/n3199 ));
  memory_test_unit_SLICE_60 \memory_test_unit/SLICE_60 ( .A1(data_2), 
    .A0(data_1), .DI1(\memory_test_unit/n163 ), .DI0(\memory_test_unit/n164 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3184 ), .F0(\memory_test_unit/n164 ), .Q0(data_1), 
    .F1(\memory_test_unit/n163 ), .Q1(data_2), .FCO(\memory_test_unit/n3185 ));
  memory_test_unit_SLICE_61 \memory_test_unit/SLICE_61 ( 
    .A1(\memory_test_unit/n4 ), .A0(\memory_test_unit/n5 ), 
    .DI1(\memory_test_unit/n137 ), .DI0(\memory_test_unit/n138 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3197 ), .F0(\memory_test_unit/n138 ), 
    .Q0(\memory_test_unit/n5 ), .F1(\memory_test_unit/n137 ), 
    .Q1(\memory_test_unit/n4 ), .FCO(\memory_test_unit/n3198 ));
  memory_test_unit_SLICE_62 \memory_test_unit/SLICE_62 ( 
    .A1(\memory_test_unit/n6 ), .A0(\memory_test_unit/n7 ), 
    .DI1(\memory_test_unit/n139 ), .DI0(\memory_test_unit/n140 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3196 ), .F0(\memory_test_unit/n140 ), 
    .Q0(\memory_test_unit/n7 ), .F1(\memory_test_unit/n139 ), 
    .Q1(\memory_test_unit/n6 ), .FCO(\memory_test_unit/n3197 ));
  memory_test_unit_SLICE_63 \memory_test_unit/SLICE_63 ( 
    .A1(\memory_test_unit/n8 ), .A0(\memory_test_unit/n9 ), 
    .DI1(\memory_test_unit/n141 ), .DI0(\memory_test_unit/n142 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3195 ), .F0(\memory_test_unit/n142 ), 
    .Q0(\memory_test_unit/n9 ), .F1(\memory_test_unit/n141 ), 
    .Q1(\memory_test_unit/n8 ), .FCO(\memory_test_unit/n3196 ));
  memory_test_unit_SLICE_64 \memory_test_unit/SLICE_64 ( .C1(data_0), 
    .B1(\memory_test_unit/tmp2_1 ), .A1(\memory_test_unit/n3000 ), 
    .DI1(\memory_test_unit/n165 ), .CE(\memory_test_unit/ext_clk_c_enable_72 ), 
    .CLK(ext_clk_c), .F1(\memory_test_unit/n165 ), .Q1(data_0), 
    .FCO(\memory_test_unit/n3184 ));
  memory_test_unit_SLICE_65 \memory_test_unit/SLICE_65 ( 
    .A1(\memory_test_unit/n10 ), .A0(\memory_test_unit/n11 ), 
    .DI1(\memory_test_unit/n143 ), .DI0(\memory_test_unit/n144 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3194 ), .F0(\memory_test_unit/n144 ), 
    .Q0(\memory_test_unit/n11 ), .F1(\memory_test_unit/n143 ), 
    .Q1(\memory_test_unit/n10 ), .FCO(\memory_test_unit/n3195 ));
  memory_test_unit_SLICE_66 \memory_test_unit/SLICE_66 ( 
    .A1(\memory_test_unit/n12 ), .A0(\memory_test_unit/n13 ), 
    .DI1(\memory_test_unit/n145 ), .DI0(\memory_test_unit/n146 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3193 ), .F0(\memory_test_unit/n146 ), 
    .Q0(\memory_test_unit/n13 ), .F1(\memory_test_unit/n145 ), 
    .Q1(\memory_test_unit/n12 ), .FCO(\memory_test_unit/n3194 ));
  memory_test_unit_SLICE_67 \memory_test_unit/SLICE_67 ( .D1(data_2), 
    .C1(sram_d_out_2), .B1(data_3), .A1(sram_d_out_3), 
    .D0(\memory_test_unit/data_4 ), .C0(sram_d_out_4), 
    .B0(\memory_test_unit/data_5 ), .A0(sram_d_out_5), 
    .FCI(\memory_test_unit/n3127 ), .FCO(\memory_test_unit/n3128 ));
  memory_test_unit_SLICE_68 \memory_test_unit/SLICE_68 ( 
    .D1(\memory_test_unit/data_6 ), .C1(sram_d_out_6), 
    .B1(\memory_test_unit/data_7 ), .A1(sram_d_out_7), 
    .FCO(\memory_test_unit/n3127 ));
  memory_test_unit_SLICE_69 \memory_test_unit/SLICE_69 ( 
    .A1(\memory_test_unit/n14 ), .A0(\memory_test_unit/n15 ), 
    .DI1(\memory_test_unit/n147 ), .DI0(\memory_test_unit/n148 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_72 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3192 ), .F0(\memory_test_unit/n148 ), 
    .Q0(\memory_test_unit/n15 ), .F1(\memory_test_unit/n147 ), 
    .Q1(\memory_test_unit/n14 ), .FCO(\memory_test_unit/n3193 ));
  memory_test_unit_SLICE_70 \memory_test_unit/SLICE_70 ( .A1(tmp1_2), 
    .A0(tmp1_1), .DI1(\memory_test_unit/n82 ), .DI0(\memory_test_unit/n83 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3218 ), .F0(\memory_test_unit/n83 ), .Q0(tmp1_1), 
    .F1(\memory_test_unit/n82 ), .Q1(tmp1_2));
  memory_test_unit_SLICE_71 \memory_test_unit/SLICE_71 ( .A1(tmp1_0), 
    .A0(\memory_test_unit/tmp2_3 ), .DI1(\memory_test_unit/n84 ), 
    .DI0(\memory_test_unit/n85 ), .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3217 ), .F0(\memory_test_unit/n85 ), 
    .Q0(\memory_test_unit/tmp2_3 ), .F1(\memory_test_unit/n84 ), .Q1(tmp1_0), 
    .FCO(\memory_test_unit/n3218 ));
  memory_test_unit_SLICE_72 \memory_test_unit/SLICE_72 ( 
    .A1(\memory_test_unit/tmp2_2 ), .A0(\memory_test_unit/tmp2_1 ), 
    .DI1(\memory_test_unit/n86 ), .DI0(\memory_test_unit/n87 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3216 ), .F0(\memory_test_unit/n87 ), 
    .Q0(\memory_test_unit/tmp2_1 ), .F1(\memory_test_unit/n86 ), 
    .Q1(\memory_test_unit/tmp2_2 ), .FCO(\memory_test_unit/n3217 ));
  memory_test_unit_SLICE_73 \memory_test_unit/SLICE_73 ( 
    .A1(\memory_test_unit/tmp2_0 ), .A0(\memory_test_unit/tmp3_3 ), 
    .DI1(\memory_test_unit/n88 ), .DI0(\memory_test_unit/n89 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3215 ), .F0(\memory_test_unit/n89 ), 
    .Q0(\memory_test_unit/tmp3_3 ), .F1(\memory_test_unit/n88 ), 
    .Q1(\memory_test_unit/tmp2_0 ), .FCO(\memory_test_unit/n3216 ));
  memory_test_unit_SLICE_74 \memory_test_unit/SLICE_74 ( 
    .A1(\memory_test_unit/tmp3_2 ), .A0(\memory_test_unit/tmp3_1 ), 
    .DI1(\memory_test_unit/n90 ), .DI0(\memory_test_unit/n91 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3214 ), .F0(\memory_test_unit/n91 ), 
    .Q0(\memory_test_unit/tmp3_1 ), .F1(\memory_test_unit/n90 ), 
    .Q1(\memory_test_unit/tmp3_2 ), .FCO(\memory_test_unit/n3215 ));
  memory_test_unit_SLICE_75 \memory_test_unit/SLICE_75 ( .A1(tmp3_0), 
    .A0(tmp4_3), .DI1(\memory_test_unit/n92 ), .DI0(\memory_test_unit/n93 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3213 ), .F0(\memory_test_unit/n93 ), .Q0(tmp4_3), 
    .F1(\memory_test_unit/n92 ), .Q1(tmp3_0), .FCO(\memory_test_unit/n3214 ));
  memory_test_unit_SLICE_76 \memory_test_unit/SLICE_76 ( 
    .A1(\memory_test_unit/tmp4_2 ), .A0(\memory_test_unit/tmp4_1 ), 
    .DI1(\memory_test_unit/n94 ), .DI0(\memory_test_unit/n95 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_81 ), 
    .LSR(\memory_test_unit/n2491 ), .CLK(ext_clk_c), 
    .FCI(\memory_test_unit/n3212 ), .F0(\memory_test_unit/n95 ), 
    .Q0(\memory_test_unit/tmp4_1 ), .F1(\memory_test_unit/n94 ), 
    .Q1(\memory_test_unit/tmp4_2 ), .FCO(\memory_test_unit/n3213 ));
  vga_sync_unit_SLICE_77 \vga_sync_unit/SLICE_77 ( .D1(pixel_x_5), 
    .C1(pixel_x_6), .B1(pixel_x_4), .A1(pixel_x_9), .D0(pixel_x_7), 
    .C0(pixel_x_8), .B0(\vga_sync_unit/n12 ), .A0(pixel_x_9), 
    .DI0(\vga_sync_unit/n3422 ), .LSR(pixel_x_9), .CLK(ext_clk_c), 
    .F0(\vga_sync_unit/n3422 ), .Q0(hsync_c), .F1(\vga_sync_unit/n12 ));
  memory_test_unit_SLICE_79 \memory_test_unit/SLICE_79 ( .C1(reset_c), 
    .B1(\memory_test_unit/n826 ), .A1(\memory_test_unit/n200 ), 
    .C0(\memory_test_unit/ext_clk_c_enable_68 ), .B0(\memory_test_unit/n826 ), 
    .A0(\memory_test_unit/n200 ), .DI0(\memory_test_unit/n838 ), 
    .CLK(ext_clk_c), .F0(\memory_test_unit/n838 ), 
    .Q0(\memory_test_unit/ext_clk_c_enable_78 ), 
    .F1(\memory_test_unit/ext_clk_c_enable_72 ), 
    .Q1(\memory_test_unit/ext_clk_c_enable_68 ));
  memory_test_unit_SLICE_80 \memory_test_unit/SLICE_80 ( 
    .B1(\memory_test_unit/n826 ), .A1(\memory_test_unit/n200 ), 
    .C0(\memory_test_unit/n200 ), .B0(\memory_test_unit/sram_we_N_185 ), 
    .A0(\memory_test_unit/n826 ), .DI0(\memory_test_unit/n2266 ), 
    .M1(\memory_test_unit/ext_clk_c_enable_78 ), .CLK(ext_clk_c), 
    .F0(\memory_test_unit/n2266 ), .Q0(\memory_test_unit/n826 ), 
    .F1(\memory_test_unit/ext_clk_c_enable_81 ), .Q1(\memory_test_unit/n828 ));
  vga_sync_unit_SLICE_82 \vga_sync_unit/SLICE_82 ( .A0(pixel_tick), 
    .DI0(\vga_sync_unit/pixel_tick_N_231 ), .CLK(ext_clk_c), 
    .F0(\vga_sync_unit/pixel_tick_N_231 ), .Q0(pixel_tick));
  textElement1_SLICE_84 \textElement1/SLICE_84 ( .D0(\textElement1/n1405 ), 
    .C0(\textElement1/n1336 ), .B0(\textElement1/pixel_N_323 ), 
    .A0(\textElement1/pixel_N_288 ), .DI0(\textElement1/pixel_N_286 ), 
    .LSR(\textElement1/pixel_N_282 ), .CLK(pixel_tick), 
    .F0(\textElement1/pixel_N_286 ), .Q0(rgb_2_N_1_1));
  SLICE_98 SLICE_98( .M1(\memory_test_unit/data_5 ), 
    .M0(\memory_test_unit/data_4 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_78 ), .CLK(ext_clk_c), .F0(GND_net), 
    .Q0(sram_d_reg_4), .Q1(sram_d_reg_5));
  memory_test_unit_SLICE_99 \memory_test_unit/SLICE_99 ( 
    .C1(\memory_test_unit/tmp3_2 ), .B1(\memory_test_unit/tmp3_1 ), 
    .A1(tmp3_0), .D0(\memory_test_unit/tmp2_2 ), .C0(tmp1_0), 
    .B0(\memory_test_unit/tmp4_2 ), .A0(address_0), 
    .M1(\memory_test_unit/data_7 ), .M0(\memory_test_unit/data_6 ), 
    .CE(\memory_test_unit/ext_clk_c_enable_78 ), .CLK(ext_clk_c), 
    .F0(\memory_test_unit/n31 ), .Q0(sram_d_reg_6), 
    .F1(\memory_test_unit/n14_adj_365 ), .Q1(sram_d_reg_7));
  SLICE_100 SLICE_100( .B1(\memory_test_unit/address_1 ), .A1(tmp1_2), 
    .DI0(n3797), .M1(data_0), .CE(\memory_test_unit/ext_clk_c_enable_78 ), 
    .CLK(ext_clk_c), .F0(n3797), .Q0(sram_oe_c), 
    .F1(\memory_test_unit/n21_adj_368 ), .Q1(sram_d_reg_0));
  SLICE_101 SLICE_101( .B1(\textElement1/fontAddress_31_N_244_4 ), 
    .A1(\textElement1/fontAddress_31_N_236_0 ), .D0(\memory_test_unit/n826 ), 
    .C0(sram_we_c), .B0(\memory_test_unit/sram_we_N_185 ), 
    .A0(\memory_test_unit/ext_clk_c_enable_68 ), 
    .DI0(\memory_test_unit/n2473 ), .CLK(ext_clk_c), 
    .F0(\memory_test_unit/n2473 ), .Q0(sram_we_c), 
    .F1(\textElement1/fontAddress_4 ));
  vga_sync_unit_SLICE_102 \vga_sync_unit/SLICE_102 ( .B1(pixel_y_4), 
    .A1(pixel_y_2), .D0(\vga_sync_unit/n3476 ), .C0(\vga_sync_unit/n22 ), 
    .B0(pixel_y_9), .A0(\vga_sync_unit/n38_adj_392 ), 
    .DI0(\vga_sync_unit/v_sync_next ), .CLK(ext_clk_c), 
    .F0(\vga_sync_unit/v_sync_next ), .Q0(vsync_c), 
    .F1(\vga_sync_unit/n38_adj_392 ));
  textElement1_SLICE_103 \textElement1/SLICE_103 ( .B1(\textElement1/n180 ), 
    .A1(\textElement1/n772 ), .D0(n3682), .C0(displayText_16_6), .B0(tmp4_3), 
    .A0(n3695), .M1(\textElement1/n3681 ), .FXB(\textElement1/n3673 ), 
    .FXA(\textElement1/n3537 ), .OFX0(\textElement1/n3673 ), .F1(n3682), 
    .OFX1(\textElement1/n2992 ));
  textElement1_i1731_SLICE_104 \textElement1/i1731/SLICE_104 ( .D1(tmp3_0), 
    .C1(\memory_test_unit/tmp3_3 ), .B1(\memory_test_unit/tmp3_2 ), 
    .A1(\memory_test_unit/tmp3_1 ), .D0(\memory_test_unit/tmp2_0 ), 
    .C0(\memory_test_unit/tmp2_3 ), .B0(\memory_test_unit/tmp2_2 ), 
    .A0(\memory_test_unit/tmp2_1 ), .M0(n3682), .OFX0(\textElement1/n3543 ));
  textElement1_i1728_SLICE_105 \textElement1/i1728/SLICE_105 ( 
    .D1(\memory_test_unit/tmp3_3 ), .C1(\memory_test_unit/tmp3_2 ), 
    .B1(\memory_test_unit/tmp3_1 ), .A1(tmp3_0), 
    .D0(\memory_test_unit/tmp2_3 ), .C0(\memory_test_unit/tmp2_2 ), 
    .B0(\memory_test_unit/tmp2_1 ), .A0(\memory_test_unit/tmp2_0 ), .M0(n3682), 
    .OFX0(\textElement1/n3540 ));
  textElement1_i1725_SLICE_106 \textElement1/i1725/SLICE_106 ( 
    .C1(\memory_test_unit/tmp3_3 ), .B1(\memory_test_unit/tmp3_1 ), 
    .A1(\memory_test_unit/tmp3_2 ), .C0(\memory_test_unit/tmp2_3 ), 
    .B0(\memory_test_unit/tmp2_1 ), .A0(\memory_test_unit/tmp2_2 ), .M0(n3682), 
    .OFX0(\textElement1/n3537 ));
  textElement1_i1729_SLICE_107 \textElement1/i1729/SLICE_107 ( .D1(address_3), 
    .C1(\memory_test_unit/address_2 ), .B1(\memory_test_unit/address_1 ), 
    .A1(address_0), .D0(\memory_test_unit/tmp4_0 ), 
    .C0(\memory_test_unit/tmp4_2 ), .B0(\memory_test_unit/tmp4_1 ), 
    .A0(tmp4_3), .M1(\textElement1/n3681 ), .M0(n3682), 
    .FXB(\textElement1/n3541 ), .FXA(\textElement1/n3540 ), 
    .OFX0(\textElement1/n3541 ), .OFX1(\textElement1/n3542 ));
  textElement1_i1732_SLICE_108 \textElement1/i1732/SLICE_108 ( .D1(address_0), 
    .C1(\memory_test_unit/address_2 ), .B1(address_3), 
    .A1(\memory_test_unit/address_1 ), .D0(\memory_test_unit/tmp4_0 ), 
    .C0(\memory_test_unit/tmp4_1 ), .B0(\memory_test_unit/tmp4_2 ), 
    .A0(tmp4_3), .M1(\textElement1/n3681 ), .M0(n3682), 
    .FXB(\textElement1/n3544 ), .FXA(\textElement1/n3543 ), 
    .OFX0(\textElement1/n3544 ), .OFX1(\textElement1/n3545 ));
  textElement1_i1804_SLICE_109 \textElement1/i1804/SLICE_109 ( 
    .C1(\memory_test_unit/tmp3_3 ), .B1(\memory_test_unit/tmp3_1 ), 
    .A1(\memory_test_unit/tmp3_2 ), .C0(\memory_test_unit/tmp2_3 ), 
    .B0(\memory_test_unit/tmp2_1 ), .A0(\memory_test_unit/tmp2_2 ), .M0(n3682), 
    .OFX0(\textElement1/n3590 ));
  textElement1_i1706_SLICE_110 \textElement1/i1706/SLICE_110 ( 
    .C1(\textElement1/n1185 ), .B1(\textElement1/n1176 ), 
    .A1(\textElement1/fontAddress_10 ), .C0(\textElement1/fontAddress_10 ), 
    .B0(\textElement1/n1184 ), .A0(\textElement1/n1175 ), .M0(pixel_x_0), 
    .OFX0(\textElement1/n3518 ));
  textElement1_i1707_SLICE_111 \textElement1/i1707/SLICE_111 ( 
    .C1(\textElement1/n1183 ), .B1(\textElement1/n1174 ), 
    .A1(\textElement1/fontAddress_10 ), .C0(\textElement1/fontAddress_10 ), 
    .B0(\textElement1/n1190 ), .A0(\textElement1/n1181 ), 
    .M1(\textElement1/n475 ), .M0(pixel_x_0), .FXB(\textElement1/n3519 ), 
    .FXA(\textElement1/n3518 ), .OFX0(\textElement1/n3519 ), 
    .OFX1(\textElement1/n3522 ));
  textElement1_i1719_SLICE_112 \textElement1/i1719/SLICE_112 ( 
    .D1(\textElement1/n2583 ), .C1(n7), .B1(\textElement1/n3683 ), 
    .A1(\textElement1/n771 ), .D0(\textElement1/n770 ), 
    .C0(\textElement1/n3680 ), .B0(\textElement1/n3679 ), .A0(n3682), 
    .M0(\textElement1/n3675 ), .OFX0(\textElement1/n3531 ));
  textElement1_i1697_SLICE_113 \textElement1/i1697/SLICE_113 ( 
    .D1(\textElement1/n3674 ), .C1(\textElement1/n25 ), 
    .B1(\textElement1/n3675 ), .A1(n3795), .D0(\textElement1/n7_adj_378 ), 
    .C0(\textElement1/n14_adj_376 ), .B0(\textElement1/n3676 ), 
    .A0(\textElement1/n769 ), .M0(\textElement1/n1250 ), 
    .OFX0(\textElement1/fontAddress_31_N_236_1 ));
  textElement1_i1713_SLICE_114 \textElement1/i1713/SLICE_114 ( 
    .D1(\textElement1/n2992 ), .C1(\textElement1/n3681 ), 
    .B1(\textElement1/n3680 ), .A1(\textElement1/n770 ), 
    .D0(\textElement1/n3681 ), .C0(n3682), .B0(\textElement1/n3680 ), 
    .A0(\textElement1/n770 ), .M0(\textElement1/n3675 ), 
    .OFX0(\textElement1/n3525 ));
  textElement1_i1714_SLICE_115 \textElement1/i1714/SLICE_115 ( 
    .D1(\textElement1/n3255 ), .C1(\textElement1/n3242 ), .B1(n3795), 
    .A1(\textElement1/n3681 ), .D0(n3682), .C0(\textElement1/n3681 ), 
    .B0(\textElement1/n3680 ), .A0(\textElement1/n770 ), 
    .M1(\textElement1/n1250 ), .M0(\textElement1/n3675 ), 
    .FXB(\textElement1/n3526 ), .FXA(\textElement1/n3525 ), 
    .OFX0(\textElement1/n3526 ), .OFX1(\textElement1/fontAddress_31_N_236_6 ));
  textElement1_mux_136_Mux_3_i30_SLICE_116 
    \textElement1/mux_136_Mux_3_i30/SLICE_116 ( .D1(\textElement1/n3601 ), 
    .C1(\textElement1/n3683 ), .B1(\textElement1/n771 ), 
    .A1(\textElement1/n770 ), .D0(\textElement1/n770 ), 
    .C0(\textElement1/n3680 ), .B0(\textElement1/n3681 ), .A0(n3682), 
    .M0(\textElement1/n3675 ), .OFX0(\textElement1/n30 ));
  textElement1_i1800_SLICE_117 \textElement1/i1800/SLICE_117 ( 
    .C1(\memory_test_unit/address_2 ), .B1(address_3), 
    .A1(\memory_test_unit/address_1 ), .C0(tmp4_3), 
    .B0(\memory_test_unit/tmp4_2 ), .A0(\memory_test_unit/tmp4_1 ), 
    .M1(\textElement1/n3681 ), .M0(n3682), .FXB(\textElement1/n3587 ), 
    .FXA(\textElement1/n3590 ), .OFX0(\textElement1/n3587 ), 
    .OFX1(\textElement1/n3591 ));
  textElement1_i1724_SLICE_118 \textElement1/i1724/SLICE_118 ( .D1(n3682), 
    .C1(n3795), .B1(\textElement1/n3545 ), .A1(\textElement1/n2952 ), 
    .D0(\textElement1/n771 ), .C0(\textElement1/n770 ), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .M0(\textElement1/n3675 ), .OFX0(\textElement1/n3536 ));
  textElement1_i1822_SLICE_119 \textElement1/i1822/SLICE_119 ( 
    .C1(\textElement1/n1188 ), .B1(\textElement1/n1189 ), .A1(pixel_x_0), 
    .C0(\textElement1/n1186 ), .B0(\textElement1/n1187 ), .A0(pixel_x_0), 
    .M1(\textElement1/fontAddress_10 ), .M0(\textElement1/bitPosition_1 ), 
    .FXB(\textElement1/n3612 ), .FXA(\textElement1/n3615 ), 
    .OFX0(\textElement1/n3612 ), .OFX1(\textElement1/n3616 ));
  textElement1_i1716_SLICE_120 \textElement1/i1716/SLICE_120 ( 
    .D1(\textElement1/n2992 ), .C1(\textElement1/n3680 ), 
    .B1(\textElement1/n770 ), .A1(n3682), .D0(\textElement1/n3681 ), 
    .C0(\textElement1/n3680 ), .B0(\textElement1/n770 ), .A0(n3682), 
    .M0(\textElement1/n3675 ), .OFX0(\textElement1/n3528 ));
  textElement1_i1717_SLICE_121 \textElement1/i1717/SLICE_121 ( 
    .D1(\textElement1/n23_adj_379 ), .C1(\textElement1/n2972 ), 
    .B1(\textElement1/n3681 ), .A1(n3795), .C0(\textElement1/n771 ), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .M1(\textElement1/n1250 ), .M0(\textElement1/n3675 ), 
    .FXB(\textElement1/n3529 ), .FXA(\textElement1/n3528 ), 
    .OFX0(\textElement1/n3529 ), .OFX1(\textElement1/fontAddress_31_N_236_4 ));
  textElement1_mux_136_Mux_2_i25_SLICE_122 
    \textElement1/mux_136_Mux_2_i25/SLICE_122 ( .D1(data_2), .C1(data_0), 
    .B1(\textElement1/n3479 ), .A1(n3682), .D0(n3485), .C0(n3682), .B0(n3689), 
    .A0(n3684), .M0(\textElement1/n3681 ), .OFX0(\textElement1/n25_adj_382 ));
  textElement1_i1826_SLICE_123 \textElement1/i1826/SLICE_123 ( 
    .C1(\textElement1/n1179 ), .B1(\textElement1/n1180 ), .A1(pixel_x_0), 
    .C0(\textElement1/n1177 ), .B0(\textElement1/n1178 ), .A0(pixel_x_0), 
    .M0(\textElement1/bitPosition_1 ), .OFX0(\textElement1/n3615 ));
  textElement1_i1812_SLICE_124 \textElement1/i1812/SLICE_124 ( 
    .D1(\textElement1/n3479 ), .C1(data_2), .B1(\textElement1/n180 ), 
    .A1(\textElement1/n772 ), .D0(n3684), .C0(n3485), .B0(\textElement1/n180 ), 
    .A0(\textElement1/n772 ), .M0(\textElement1/n3681 ), 
    .OFX0(\textElement1/n3601 ));
  textElement1_i1720_SLICE_125 \textElement1/i1720/SLICE_125 ( 
    .D1(\textElement1/n23_adj_374 ), .C1(\textElement1/n24_adj_383 ), 
    .B1(\textElement1/n3681 ), .A1(n3795), .D0(\textElement1/n3 ), 
    .C0(\textElement1/n3678 ), .B0(\textElement1/n3680 ), 
    .A0(\textElement1/n770 ), .M1(\textElement1/n1250 ), 
    .M0(\textElement1/n3675 ), .FXB(\textElement1/n3532 ), 
    .FXA(\textElement1/n3531 ), .OFX0(\textElement1/n3532 ), 
    .OFX1(\textElement1/fontAddress_31_N_236_0 ));
  textElement1_mux_136_Mux_5_i15_SLICE_126 
    \textElement1/mux_136_Mux_5_i15/SLICE_126 ( .D1(\textElement1/n2992 ), 
    .C1(\textElement1/n3683 ), .B1(\textElement1/n771 ), 
    .A1(\textElement1/n770 ), .D0(n3682), .C0(\textElement1/n3681 ), 
    .B0(\textElement1/n3680 ), .A0(\textElement1/n770 ), 
    .M0(\textElement1/n3675 ), .OFX0(\textElement1/n15 ));
  textElement1_mux_136_Mux_1_i25_SLICE_127 
    \textElement1/mux_136_Mux_1_i25/SLICE_127 ( .D1(data_1), .C1(n14_adj_395), 
    .B1(data_3), .A1(n3682), .D0(n3685), .C0(n3727), .B0(n3682), .A0(n3687), 
    .M0(\textElement1/n3681 ), .OFX0(\textElement1/n25 ));
  memory_test_unit_i865_SLICE_128 \memory_test_unit/i865/SLICE_128 ( 
    .D1(tmp1_0), .C1(\textElement1/n3680 ), .B1(\textElement1/n770 ), 
    .A1(address_0), .C0(\memory_test_unit/address_2 ), 
    .B0(\memory_test_unit/address_1 ), .A0(address_0), .M0(n3502), 
    .OFX0(\memory_test_unit/n2594 ));
  SLICE_129 SLICE_129( .D1(\memory_test_unit/tmp3_3 ), .C1(n3795), 
    .B1(displayText_14_0), .A1(\memory_test_unit/n14_adj_365 ), 
    .D0(displayText_13_0), .C0(n11), .B0(n3795), .A0(n3682), 
    .F0(\textElement1/n2583 ), .F1(n11));
  SLICE_130 SLICE_130( .C1(data_1), .B1(data_2), .A1(data_0), .D0(data_0), 
    .C0(n14), .B0(data_3), .A0(n3682), .F0(\textElement1/n24_adj_383 ), 
    .F1(n14));
  vga_sync_unit_SLICE_131 \vga_sync_unit/SLICE_131 ( .D1(pixel_y_8), 
    .C1(pixel_y_7), .B1(pixel_y_6), .A1(pixel_y_5), 
    .D0(\vga_sync_unit/n44_adj_393 ), .C0(\vga_sync_unit/n22 ), 
    .B0(rgb_2_N_1_1), .A0(pixel_y_9), .F0(rgb_c_1), .F1(\vga_sync_unit/n22 ));
  vga_sync_unit_SLICE_132 \vga_sync_unit/SLICE_132 ( .D1(pixel_tick), 
    .C1(pixel_x_8), .B1(\vga_sync_unit/n12_adj_394 ), .A1(pixel_x_1), 
    .D0(\vga_sync_unit/n3466 ), .C0(\vga_sync_unit/n6 ), 
    .B0(\vga_sync_unit/n3475 ), .A0(pixel_y_9), .F0(\vga_sync_unit/n2767 ), 
    .F1(\vga_sync_unit/n3466 ));
  vga_sync_unit_SLICE_133 \vga_sync_unit/SLICE_133 ( .D1(pixel_x_6), 
    .C1(pixel_x_5), .B1(pixel_x_4), .A1(pixel_x_9), .D0(pixel_y_7), 
    .C0(\vga_sync_unit/n38_adj_392 ), .B0(pixel_y_6), 
    .A0(\vga_sync_unit/n3691 ), .F0(\vga_sync_unit/n3475 ), 
    .F1(\vga_sync_unit/n3691 ));
  vga_sync_unit_SLICE_134 \vga_sync_unit/SLICE_134 ( .B1(pixel_y_3), 
    .A1(pixel_y_1), .D0(pixel_y_8), .C0(fontAddress_0), 
    .B0(\vga_sync_unit/n3476 ), .A0(pixel_y_5), .F0(\vga_sync_unit/n6 ), 
    .F1(\vga_sync_unit/n3476 ));
  vga_sync_unit_SLICE_135 \vga_sync_unit/SLICE_135 ( .B1(pixel_x_4), 
    .A1(pixel_x_9), .D0(\vga_sync_unit/n3466 ), .C0(pixel_x_5), .B0(pixel_x_6), 
    .A0(\vga_sync_unit/n3693 ), .F0(\vga_sync_unit/v_count_next_9__N_198 ), 
    .F1(\vga_sync_unit/n3693 ));
  textElement1_SLICE_136 \textElement1/SLICE_136 ( .C1(\textElement1/n771 ), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), 
    .D0(\textElement1/n770 ), .C0(\textElement1/n3680 ), .B0(tmp3_0), 
    .A0(n3682), .F0(displayText_14_0), .F1(\textElement1/n3680 ));
  SLICE_137 SLICE_137( .B1(\memory_test_unit/tmp6_3__N_114 ), 
    .A1(\memory_test_unit/data_4 ), .D0(n3685), .C0(n3726), .B0(n3682), 
    .A0(n3689), .F0(\textElement1/n23_adj_374 ), .F1(n3689));
  textElement1_SLICE_138 \textElement1/SLICE_138 ( .D1(\textElement1/n770 ), 
    .C1(\textElement1/n3593 ), .B1(\textElement1/n3683 ), 
    .A1(\textElement1/n771 ), .D0(\textElement1/n769 ), 
    .C0(\textElement1/n3676 ), .B0(\textElement1/n3591 ), 
    .A0(\textElement1/n3681 ), .F0(\textElement1/n3593 ), 
    .F1(\textElement1/n3594 ));
  SLICE_139 SLICE_139( .D1(\memory_test_unit/n2587 ), .C1(n3682), 
    .B1(\memory_test_unit/n2594 ), .A1(n3795), .D0(\textElement1/n771 ), 
    .C0(\textElement1/n770 ), .B0(\textElement1/n180 ), 
    .A0(\textElement1/n772 ), .F0(n3795), .F1(n7));
  textElement1_SLICE_140 \textElement1/SLICE_140 ( .D1(\textElement1/n771 ), 
    .C1(tmp1_2), .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), 
    .D0(pixel_x_0), .C0(\textElement1/bitPosition_2 ), 
    .B0(\textElement1/n1416 ), .A0(\textElement1/bitPosition_1 ), 
    .F0(\textElement1/n180 ), .F1(\textElement1/n2952 ));
  SLICE_141 SLICE_141( .D1(n3687), .C1(\memory_test_unit/n3686 ), 
    .B1(\memory_test_unit/data_6 ), .A1(\memory_test_unit/data_7 ), .C0(n2940), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n3255 ), .F1(n2940));
  SLICE_142 SLICE_142( .C1(data_2), .B1(data_3), .A1(data_1), .C0(n2966), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n2972 ), .F1(n2966));
  textElement1_SLICE_143 \textElement1/SLICE_143 ( .C1(\textElement1/n771 ), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), .D0(\textElement1/n4 ), 
    .C0(n3795), .B0(\textElement1/n3542 ), .A0(\textElement1/n3681 ), 
    .F0(\textElement1/n14_adj_376 ), .F1(\textElement1/n3681 ));
  textElement1_SLICE_144 \textElement1/SLICE_144 ( .C1(\textElement1/n771 ), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), .D0(\textElement1/n3 ), 
    .C0(\textElement1/n3679 ), .B0(\textElement1/n3680 ), 
    .A0(\textElement1/n770 ), .F0(\textElement1/n7_adj_378 ), 
    .F1(\textElement1/n3 ));
  textElement1_SLICE_145 \textElement1/SLICE_145 ( .D1(\textElement1/n770 ), 
    .C1(address_3), .B1(\textElement1/n3683 ), .A1(\textElement1/n771 ), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n3683 ), .F1(n3502));
  textElement1_SLICE_146 \textElement1/SLICE_146 ( .D1(\textElement1/n770 ), 
    .C1(\textElement1/n769 ), .B1(\textElement1/n3683 ), 
    .A1(\textElement1/n771 ), .D0(\textElement1/n3675 ), 
    .C0(\textElement1/n25_adj_382 ), .B0(n3795), .A0(n3682), 
    .F0(\textElement1/n2323 ), .F1(\textElement1/n3675 ));
  textElement1_SLICE_147 \textElement1/SLICE_147 ( .D1(\textElement1/n3681 ), 
    .C1(\textElement1/n2972 ), .B1(n3795), .A1(\textElement1/n3255 ), 
    .D0(\textElement1/n769 ), .C0(\textElement1/n3562 ), 
    .B0(\textElement1/n3680 ), .A0(\textElement1/n770 ), 
    .F0(\textElement1/n2984 ), .F1(\textElement1/n3562 ));
  memory_test_unit_SLICE_148 \memory_test_unit/SLICE_148 ( .D1(n3687), 
    .C1(\memory_test_unit/n3686 ), .B1(\memory_test_unit/data_6 ), 
    .A1(\memory_test_unit/data_7 ), .C0(\memory_test_unit/data_5 ), 
    .B0(\memory_test_unit/tmp6_3__N_114 ), .A0(\memory_test_unit/data_4 ), 
    .F0(n3687), .F1(n3485));
  memory_test_unit_SLICE_149 \memory_test_unit/SLICE_149 ( .D1(data_1), 
    .C1(\memory_test_unit/n6_adj_370 ), .B1(\memory_test_unit/data_31 ), 
    .A1(data_0), .D0(\memory_test_unit/data_5 ), 
    .C0(\memory_test_unit/tmp6_3__N_114 ), .B0(\memory_test_unit/data_4 ), 
    .A0(\memory_test_unit/data_6 ), .F0(n3727), 
    .F1(\memory_test_unit/tmp6_3__N_114 ));
  memory_test_unit_SLICE_150 \memory_test_unit/SLICE_150 ( 
    .D1(\memory_test_unit/tmp2_1 ), .C1(\memory_test_unit/n3000 ), 
    .B1(\memory_test_unit/n826 ), .A1(\memory_test_unit/n200 ), 
    .D0(\memory_test_unit/n22_adj_369 ), .C0(\memory_test_unit/n30 ), 
    .B0(\memory_test_unit/n34 ), .A0(\memory_test_unit/n21_adj_368 ), 
    .F0(\memory_test_unit/n3000 ), .F1(\memory_test_unit/n2491 ));
  memory_test_unit_SLICE_151 \memory_test_unit/SLICE_151 ( .D1(tmp3_0), 
    .C1(\memory_test_unit/tmp3_3 ), .B1(\memory_test_unit/tmp4_1 ), 
    .A1(\memory_test_unit/tmp4_0 ), .D0(tmp1_1), .C0(\memory_test_unit/n28 ), 
    .B0(tmp4_3), .A0(\memory_test_unit/n31 ), .F0(\memory_test_unit/n34 ), 
    .F1(\memory_test_unit/n28 ));
  memory_test_unit_SLICE_152 \memory_test_unit/SLICE_152 ( 
    .B1(\memory_test_unit/tmp6_3__N_114 ), .A1(\memory_test_unit/data_4 ), 
    .D0(\memory_test_unit/data_7 ), .C0(\memory_test_unit/data_6 ), 
    .B0(\memory_test_unit/n3690 ), .A0(\memory_test_unit/data_5 ), .F0(n3685), 
    .F1(\memory_test_unit/n3690 ));
  memory_test_unit_SLICE_153 \memory_test_unit/SLICE_153 ( 
    .D1(\memory_test_unit/data_5 ), .C1(\memory_test_unit/data_6 ), 
    .B1(\memory_test_unit/tmp6_3__N_114 ), .A1(\memory_test_unit/data_4 ), 
    .D0(\memory_test_unit/data_5 ), .C0(\memory_test_unit/tmp6_3__N_114 ), 
    .B0(\memory_test_unit/data_4 ), .A0(\memory_test_unit/data_6 ), .F0(n3726), 
    .F1(n3684));
  textElement1_SLICE_154 \textElement1/SLICE_154 ( .C1(\textElement1/n771 ), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), 
    .D0(\textElement1/n771 ), .C0(\textElement1/n770 ), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n3676 ), .F1(\textElement1/n3678 ));
  textElement1_SLICE_155 \textElement1/SLICE_155 ( .C1(\textElement1/n771 ), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), .C0(n2966), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n3242 ), .F1(\textElement1/n3679 ));
  textElement1_SLICE_156 \textElement1/SLICE_156 ( .C1(tmp1_1), 
    .B1(\textElement1/n180 ), .A1(\textElement1/n772 ), .C0(n2940), 
    .B0(\textElement1/n180 ), .A0(\textElement1/n772 ), 
    .F0(\textElement1/n23_adj_379 ), .F1(\textElement1/n4 ));
  textElement1_SLICE_157 \textElement1/SLICE_157 ( .D1(\textElement1/n768 ), 
    .C1(\textElement1/n769 ), .B1(\textElement1/n3680 ), 
    .A1(\textElement1/n770 ), .D0(\textElement1/n3681 ), .C0(n3682), 
    .B0(\textElement1/n3680 ), .A0(\textElement1/n770 ), 
    .F0(\textElement1/n3674 ), .F1(\textElement1/n1250 ));
  memory_test_unit_SLICE_158 \memory_test_unit/SLICE_158 ( 
    .C1(\memory_test_unit/address_2 ), .B1(address_3), 
    .A1(\memory_test_unit/address_1 ), .D0(address_3), 
    .C0(\memory_test_unit/address_2 ), .B0(\memory_test_unit/tmp2_0 ), 
    .A0(\memory_test_unit/tmp3_2 ), .F0(\memory_test_unit/n30 ), 
    .F1(displayText_16_6));
  memory_test_unit_SLICE_159 \memory_test_unit/SLICE_159 ( .C1(reset_c), 
    .B1(\memory_test_unit/sram_we_N_185 ), 
    .A1(\memory_test_unit/ext_clk_c_enable_78 ), 
    .B0(\memory_test_unit/sram_we_N_185 ), 
    .A0(\memory_test_unit/ext_clk_c_enable_78 ), 
    .F0(\memory_test_unit/ext_clk_c_enable_76 ), 
    .F1(\memory_test_unit/ext_clk_c_enable_48 ));
  memory_test_unit_SLICE_160 \memory_test_unit/SLICE_160 ( 
    .D1(\memory_test_unit/tmp4_0 ), .C1(tmp4_3), 
    .B1(\memory_test_unit/tmp4_2 ), .A1(\memory_test_unit/tmp4_1 ), 
    .B0(\memory_test_unit/tmp4_2 ), .A0(\memory_test_unit/tmp4_1 ), .F0(n3695), 
    .F1(\memory_test_unit/n2587 ));
  vga_sync_unit_SLICE_161 \vga_sync_unit/SLICE_161 ( .D1(pixel_x_0), 
    .C1(pixel_x_2), .B1(pixel_x_3), .A1(pixel_x_7), .C0(pixel_x_7), 
    .B0(pixel_x_8), .A0(pixel_x_9), .F0(\vga_sync_unit/n44_adj_393 ), 
    .F1(\vga_sync_unit/n12_adj_394 ));
  SLICE_162 SLICE_162( .C1(data_2), .B1(data_1), .A1(data_0), .B0(data_3), 
    .A0(data_1), .F0(\textElement1/n3479 ), .F1(n14_adj_395));
  memory_test_unit_SLICE_163 \memory_test_unit/SLICE_163 ( 
    .D1(\memory_test_unit/tmp2_3 ), .C1(\memory_test_unit/tmp2_1 ), 
    .B1(\memory_test_unit/tmp2_2 ), .A1(\memory_test_unit/tmp2_0 ), 
    .B0(\memory_test_unit/tmp3_1 ), .A0(\memory_test_unit/tmp2_3 ), 
    .F0(\memory_test_unit/n22_adj_369 ), .F1(displayText_13_0));
  memory_test_unit_SLICE_164 \memory_test_unit/SLICE_164 ( .B1(data_3), 
    .A1(data_2), .C0(\memory_test_unit/data_5 ), 
    .B0(\memory_test_unit/tmp6_3__N_114 ), .A0(\memory_test_unit/data_4 ), 
    .F0(\memory_test_unit/n3686 ), .F1(\memory_test_unit/n6_adj_370 ));
  textElement1_SLICE_165 \textElement1/SLICE_165 ( 
    .C1(\textElement1/bitPosition_2 ), .B1(\textElement1/n3616 ), 
    .A1(\textElement1/n3522 ), .A0(\textElement1/bitPosition_1 ), 
    .F0(\textElement1/n475 ), .F1(\textElement1/pixel_N_282 ));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  ext_clk ext_clk_I( .PADDI(ext_clk_c), .ext_clk(ext_clk));
  sram_we sram_we_I( .PADDO(sram_we_c), .sram_we(sram_we));
  sram_oe sram_oe_I( .PADDO(sram_oe_c), .sram_oe(sram_oe));
  sram_cs sram_cs_I( .PADDO(sram_cs_c), .sram_cs(sram_cs));
  sram_a_0_ \sram_a[0]_I ( .PADDO(sram_a_c_0), .srama0(sram_a[0]));
  sram_a_1_ \sram_a[1]_I ( .PADDO(sram_a_c_1), .srama1(sram_a[1]));
  sram_a_2_ \sram_a[2]_I ( .PADDO(sram_a_c_2), .srama2(sram_a[2]));
  sram_a_3_ \sram_a[3]_I ( .PADDO(sram_a_c_3), .srama3(sram_a[3]));
  sram_a_4_ \sram_a[4]_I ( .PADDO(sram_a_c_4), .srama4(sram_a[4]));
  sram_a_5_ \sram_a[5]_I ( .PADDO(sram_a_c_5), .srama5(sram_a[5]));
  sram_a_6_ \sram_a[6]_I ( .PADDO(sram_a_c_6), .srama6(sram_a[6]));
  sram_a_7_ \sram_a[7]_I ( .PADDO(sram_a_c_7), .srama7(sram_a[7]));
  sram_a_8_ \sram_a[8]_I ( .PADDO(sram_a_c_8), .srama8(sram_a[8]));
  sram_a_9_ \sram_a[9]_I ( .PADDO(sram_a_c_9), .srama9(sram_a[9]));
  sram_a_10_ \sram_a[10]_I ( .PADDO(sram_a_c_10), .srama10(sram_a[10]));
  sram_a_11_ \sram_a[11]_I ( .PADDO(sram_a_c_11), .srama11(sram_a[11]));
  sram_a_12_ \sram_a[12]_I ( .PADDO(sram_a_c_12), .srama12(sram_a[12]));
  sram_a_13_ \sram_a[13]_I ( .PADDO(sram_a_c_13), .srama13(sram_a[13]));
  sram_a_14_ \sram_a[14]_I ( .PADDO(sram_a_c_14), .srama14(sram_a[14]));
  sram_a_15_ \sram_a[15]_I ( .PADDO(sram_a_c_15), .srama15(sram_a[15]));
  sram_a_16_ \sram_a[16]_I ( .PADDO(sram_a_c_16), .srama16(sram_a[16]));
  sram_a_17_ \sram_a[17]_I ( .PADDO(sram_a_c_17), .srama17(sram_a[17]));
  sram_a_18_ \sram_a[18]_I ( .PADDO(sram_a_c_18), .srama18(sram_a[18]));
  rgb_0_ \rgb[0]_I ( .PADDO(GND_net), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(GND_net), .rgb2(rgb[2]));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  sram_d_0_ \sram_d[0]_I ( .PADDI(sram_d_out_0), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_0), .sramd0(sram_d[0]));
  sram_d_1_ \sram_d[1]_I ( .PADDI(sram_d_out_1), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_1), .sramd1(sram_d[1]));
  sram_d_2_ \sram_d[2]_I ( .PADDI(sram_d_out_2), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_2), .sramd2(sram_d[2]));
  sram_d_3_ \sram_d[3]_I ( .PADDI(sram_d_out_3), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_3), .sramd3(sram_d[3]));
  sram_d_4_ \sram_d[4]_I ( .PADDI(sram_d_out_4), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_4), .sramd4(sram_d[4]));
  sram_d_6_ \sram_d[6]_I ( .PADDI(sram_d_out_6), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_6), .sramd6(sram_d[6]));
  sram_d_5_ \sram_d[5]_I ( .PADDI(sram_d_out_5), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_5), .sramd5(sram_d[5]));
  sram_d_7_ \sram_d[7]_I ( .PADDI(sram_d_out_7), .PADDT(r_w_reg), 
    .PADDO(sram_d_reg_7), .sramd7(sram_d[7]));
  GSR_INST GSR_INST( .GSRNET(reset_c));
  textElement1_fontRom_mux_82 \textElement1/fontRom/mux_82 ( 
    .ADA12(\textElement1/fontAddress_9 ), .ADA11(\textElement1/fontAddress_8 ), 
    .ADA10(\textElement1/fontAddress_7 ), .ADA9(\textElement1/fontAddress_6 ), 
    .ADA8(\textElement1/fontAddress_5 ), .ADA7(\textElement1/fontAddress_4 ), 
    .ADA6(\textElement1/fontAddress_3 ), .ADA5(\textElement1/fontAddress_2 ), 
    .ADA4(\textElement1/fontAddress_1 ), .ADA3(fontAddress_0), 
    .DOA7(\textElement1/n1183 ), .DOA6(\textElement1/n1184 ), 
    .DOA5(\textElement1/n1185 ), .DOA4(\textElement1/n1186 ), 
    .DOA3(\textElement1/n1187 ), .DOA2(\textElement1/n1188 ), 
    .DOA1(\textElement1/n1189 ), .DOA0(\textElement1/n1190 ), 
    .CLKA(pixel_tick));
  textElement1_fontRom_mux_81 \textElement1/fontRom/mux_81 ( 
    .ADA12(\textElement1/fontAddress_9 ), .ADA11(\textElement1/fontAddress_8 ), 
    .ADA10(\textElement1/fontAddress_7 ), .ADA9(\textElement1/fontAddress_6 ), 
    .ADA8(\textElement1/fontAddress_5 ), .ADA7(\textElement1/fontAddress_4 ), 
    .ADA6(\textElement1/fontAddress_3 ), .ADA5(\textElement1/fontAddress_2 ), 
    .ADA4(\textElement1/fontAddress_1 ), .ADA3(fontAddress_0), 
    .DOA7(\textElement1/n1174 ), .DOA6(\textElement1/n1175 ), 
    .DOA5(\textElement1/n1176 ), .DOA4(\textElement1/n1177 ), 
    .DOA3(\textElement1/n1178 ), .DOA2(\textElement1/n1179 ), 
    .DOA1(\textElement1/n1180 ), .DOA0(\textElement1/n1181 ), 
    .CLKA(pixel_tick));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module vga_sync_unit_SLICE_0 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu2 \vga_sync_unit/v_count_reg_241_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vga_sync_unit_SLICE_1 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/h_count_reg_240__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/h_count_reg_240_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_sync_unit_SLICE_2 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/h_count_reg_240__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/h_count_reg_240_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_3 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu2 \vga_sync_unit/h_count_reg_240_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_4 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \vga_sync_unit/v_count_reg_241_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_sync_unit_SLICE_5 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/v_count_reg_241__i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/v_count_reg_241_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_6 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/v_count_reg_241__i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/v_count_reg_241_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_7 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/v_count_reg_241__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/v_count_reg_241_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_8 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/v_count_reg_241__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/v_count_reg_241__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/v_count_reg_241_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_9 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \vga_sync_unit/h_count_reg_240_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_10 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/h_count_reg_240__i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/h_count_reg_240_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_11 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \vga_sync_unit/h_count_reg_240__i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \vga_sync_unit/h_count_reg_240__i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \vga_sync_unit/h_count_reg_240_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_12 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i12 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i11 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \textElement1/add_128_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h56a6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_13 ( input M1, M0, CE, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i8 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i7 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \textElement1/add_1414_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module textElement1_SLICE_14 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \textElement1/add_1416_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_15 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i10 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i1 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20007 \textElement1/add_128_4 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h56a6;
  defparam inst1.INIT1 = 16'h56a6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_16 ( input M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i16 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i15 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \textElement1/add_1414_10 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module textElement1_SLICE_17 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \textElement1/add_1416_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_18 ( input A1, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i6 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i5 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \textElement1/add_1414_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_19 ( input B1, A1, B0, A0, M0, CE, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/r_w_reg_105 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 \textElement1/add_128_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0009 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_20 ( input A1, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i4 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i3 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \textElement1/add_1414_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module textElement1_SLICE_21 ( input FCI, output F0 );
  wire   GNDI;

  ccu20005 \textElement1/add_1415_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input M0, CE, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i9 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20008 \textElement1/add_1415_10 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module textElement1_SLICE_23 ( input A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20011 \textElement1/add_1416_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1000;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_24 ( input A1, A0, M0, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  vmuxregsre0003 \memory_test_unit/state_reg_FSM_i4 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \textElement1/add_1415_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_25 ( input A1, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i2 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i19 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \textElement1/add_1414_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_26 ( input A1, A0, M0, CE, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_d_reg__i3 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20013 \textElement1/add_1415_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_27 ( input A1, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_d_reg__i2 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i1 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \textElement1/add_1415_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_28 ( input A1, B0, A0, CE, CLK, output Q0, FCO );
  wire   GNDI, VCCI, CE_dly, CLK_dly;

  vmuxregsre0014 \memory_test_unit/sram_cs_reg_102 ( .D0(GNDI), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20015 \textElement1/add_1415_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0014 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_29 ( input A1, B0, A0, M1, M0, CE, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i18 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i17 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \textElement1/add_1414_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module textElement1_SLICE_30 ( input FCI, output F0 );
  wire   GNDI;

  ccu20016 \textElement1/add_237_11 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module textElement1_SLICE_31 ( input FCI, output F0 );
  wire   GNDI;

  ccu20005 \textElement1/add_1416_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_32 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \textElement1/add_237_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_33 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \textElement1/add_237_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_34 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \textElement1/add_237_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_35 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \textElement1/add_237_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_36 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20017 \textElement1/add_237_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module textElement1_SLICE_37 ( input FCI, output F0 );
  wire   GNDI;

  ccu20005 \textElement1/sub_129_add_2_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_38 ( input FCI, output FCO );
  wire   GNDI;

  ccu20008 \textElement1/add_1416_10 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input B0, A0, M1, M0, CE, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \memory_test_unit/sram_a_reg__i14 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_a_reg__i13 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20018 \textElement1/add_128_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module textElement1_SLICE_40 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20013 \textElement1/add_1416_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_41 ( input FCI, output F1, FCO );
  wire   GNDI;

  ccu20008 \textElement1/sub_129_add_2_11 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_42 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \textElement1/sub_129_add_2_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_43 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \textElement1/sub_129_add_2_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_44 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \textElement1/sub_129_add_2_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_45 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \textElement1/sub_129_add_2_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_46 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20017 \textElement1/sub_129_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_47 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_48 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_49 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_50 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_51 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_52 ( input D0, C0, B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20019 \memory_test_unit/equal_31_8 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module memory_test_unit_SLICE_53 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu2 \memory_test_unit/address__292_293_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_54 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_55 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i31 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20002 \memory_test_unit/data_239_add_4_33 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_56 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_57 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_58 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_59 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i30 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i29 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_31 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_60 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_61 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i28 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i27 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_29 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_62 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i26 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i25 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_27 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_63 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i24 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i23 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_64 ( input C1, B1, A1, DI1, CE, CLK, output F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20020 \memory_test_unit/data_239_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h7878;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module memory_test_unit_SLICE_65 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i22 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i21 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_66 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i20 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i19 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, 
    output FCO );

  ccu20021 \memory_test_unit/equal_31_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module memory_test_unit_SLICE_68 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20022 \memory_test_unit/equal_31_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module memory_test_unit_SLICE_69 ( input A1, A0, DI1, DI0, CE, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0009 \memory_test_unit/data_239__i18 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \memory_test_unit/data_239__i17 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \memory_test_unit/data_239_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_70 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i19 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i18 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_19 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_71 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i17 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i16 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_17 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_72 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i15 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i14 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_15 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_73 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i13 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i12 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_13 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_74 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i11 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_75 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_76 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \memory_test_unit/address__292_293__i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \memory_test_unit/address__292_293__i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \memory_test_unit/address__292_293_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut4 \vga_sync_unit/i28_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \vga_sync_unit/i27_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \vga_sync_unit/h_sync_reg_33 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module memory_test_unit_SLICE_79 ( input C1, B1, A1, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40024 \memory_test_unit/i1111_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \memory_test_unit/reduce_or_31_i1_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0014 \memory_test_unit/state_reg_FSM_i1 ( .D0(GNDI), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \memory_test_unit/state_reg_FSM_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_80 ( input B1, A1, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40026 \memory_test_unit/i31_2_lut_rep_21 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \memory_test_unit/i545_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \memory_test_unit/state_reg_FSM_i3 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \memory_test_unit/state_reg_FSM_i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_82 ( input A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40028 \vga_sync_unit/pixel_tick_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \vga_sync_unit/mod2_reg_29 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_84 ( input D0, C0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \textElement1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0030 \textElement1/pixel_44 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0030 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_98 ( input M1, M0, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40031 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i5 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i4 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_99 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, 
    CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40032 \memory_test_unit/tmp3_3__I_0_Mux_0_i14_3_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \memory_test_unit/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i7 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i6 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5656) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_100 ( input B1, A1, DI0, M1, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40026 \memory_test_unit/i3_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 m1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0003 \memory_test_unit/sram_d_reg__i0 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \memory_test_unit/sram_oe_reg_103 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_101 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40035 \textElement1/i1418_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \memory_test_unit/i744_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \memory_test_unit/sram_we_reg_104 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_102 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40037 \vga_sync_unit/i58_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \vga_sync_unit/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \vga_sync_unit/v_sync_reg_32 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_103 ( input B1, A1, D0, C0, B0, A0, M1, FXB, FXA, 
    output OFX0, F1, OFX1 );
  wire   GNDI, \textElement1/SLICE_103/textElement1/n14_bdd_4_lut_H0 ;

  lut40035 \textElement1/i435_2_lut_rep_15 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \textElement1/n14_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/SLICE_103/textElement1/n14_bdd_4_lut_H0 ));
  selmux2 \textElement1/SLICE_103_K0K1MUX ( 
    .D0(\textElement1/SLICE_103/textElement1/n14_bdd_4_lut_H0 ), .Z(OFX0));
  selmux20040 \textElement1/SLICE_103_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module selmux20040 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module textElement1_i1731_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1731/SLICE_104/textElement1/i1731/SLICE_104_K1_H1 , 
         \textElement1/i1731/SLICE_104/textElement1/i1731/GATE_H0 ;

  lut40041 \textElement1/i1731/SLICE_104_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1731/SLICE_104/textElement1/i1731/SLICE_104_K1_H1 ));
  lut40041 \textElement1/i1731/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1731/SLICE_104/textElement1/i1731/GATE_H0 ));
  selmux20040 \textElement1/i1731/SLICE_104_K0K1MUX ( 
    .D0(\textElement1/i1731/SLICE_104/textElement1/i1731/GATE_H0 ), 
    .D1(\textElement1/i1731/SLICE_104/textElement1/i1731/SLICE_104_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1728_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1728/SLICE_105/textElement1/i1728/SLICE_105_K1_H1 , 
         \textElement1/i1728/SLICE_105/textElement1/i1728/GATE_H0 ;

  lut40042 \textElement1/i1728/SLICE_105_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1728/SLICE_105/textElement1/i1728/SLICE_105_K1_H1 ));
  lut40042 \textElement1/i1728/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1728/SLICE_105/textElement1/i1728/GATE_H0 ));
  selmux20040 \textElement1/i1728/SLICE_105_K0K1MUX ( 
    .D0(\textElement1/i1728/SLICE_105/textElement1/i1728/GATE_H0 ), 
    .D1(\textElement1/i1728/SLICE_105/textElement1/i1728/SLICE_105_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h98CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1725_SLICE_106 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \textElement1/i1725/SLICE_106/textElement1/i1725/SLICE_106_K1_H1 , 
         \textElement1/i1725/SLICE_106/textElement1/i1725/GATE_H0 ;

  lut40043 \textElement1/i1725/SLICE_106_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1725/SLICE_106/textElement1/i1725/SLICE_106_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \textElement1/i1725/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1725/SLICE_106/textElement1/i1725/GATE_H0 ));
  selmux20040 \textElement1/i1725/SLICE_106_K0K1MUX ( 
    .D0(\textElement1/i1725/SLICE_106/textElement1/i1725/GATE_H0 ), 
    .D1(\textElement1/i1725/SLICE_106/textElement1/i1725/SLICE_106_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1729_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, FXB, FXA, output OFX0, OFX1 );
  wire   \textElement1/i1729/SLICE_107/textElement1/i1729/SLICE_107_K1_H1 , 
         \textElement1/i1729/SLICE_107/textElement1/i1729/GATE_H0 ;

  lut40042 \textElement1/i1729/SLICE_107_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1729/SLICE_107/textElement1/i1729/SLICE_107_K1_H1 ));
  lut40044 \textElement1/i1729/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1729/SLICE_107/textElement1/i1729/GATE_H0 ));
  selmux20040 \textElement1/i1729/SLICE_107_K0K1MUX ( 
    .D0(\textElement1/i1729/SLICE_107/textElement1/i1729/GATE_H0 ), 
    .D1(\textElement1/i1729/SLICE_107/textElement1/i1729/SLICE_107_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1729/SLICE_107_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC64) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1732_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, FXB, FXA, output OFX0, OFX1 );
  wire   \textElement1/i1732/SLICE_108/textElement1/i1732/SLICE_108_K1_H1 , 
         \textElement1/i1732/SLICE_108/textElement1/i1732/GATE_H0 ;

  lut40045 \textElement1/i1732/SLICE_108_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1732/SLICE_108/textElement1/i1732/SLICE_108_K1_H1 ));
  lut40046 \textElement1/i1732/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1732/SLICE_108/textElement1/i1732/GATE_H0 ));
  selmux20040 \textElement1/i1732/SLICE_108_K0K1MUX ( 
    .D0(\textElement1/i1732/SLICE_108/textElement1/i1732/GATE_H0 ), 
    .D1(\textElement1/i1732/SLICE_108/textElement1/i1732/SLICE_108_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1732/SLICE_108_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1804_SLICE_109 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \textElement1/i1804/SLICE_109/textElement1/i1804/SLICE_109_K1_H1 , 
         \textElement1/i1804/SLICE_109/textElement1/i1804/GATE_H0 ;

  lut40047 \textElement1/i1804/SLICE_109_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1804/SLICE_109/textElement1/i1804/SLICE_109_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \textElement1/i1804/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1804/SLICE_109/textElement1/i1804/GATE_H0 ));
  selmux20040 \textElement1/i1804/SLICE_109_K0K1MUX ( 
    .D0(\textElement1/i1804/SLICE_109/textElement1/i1804/GATE_H0 ), 
    .D1(\textElement1/i1804/SLICE_109/textElement1/i1804/SLICE_109_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1706_SLICE_110 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \textElement1/i1706/SLICE_110/textElement1/i1706/SLICE_110_K1_H1 , 
         \textElement1/i1706/SLICE_110/textElement1/i1706/GATE_H0 ;

  lut40048 \textElement1/i1706/SLICE_110_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1706/SLICE_110/textElement1/i1706/SLICE_110_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \textElement1/i1706/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1706/SLICE_110/textElement1/i1706/GATE_H0 ));
  selmux20040 \textElement1/i1706/SLICE_110_K0K1MUX ( 
    .D0(\textElement1/i1706/SLICE_110/textElement1/i1706/GATE_H0 ), 
    .D1(\textElement1/i1706/SLICE_110/textElement1/i1706/SLICE_110_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1707_SLICE_111 ( input C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \textElement1/i1707/SLICE_111/textElement1/i1707/SLICE_111_K1_H1 , 
         \textElement1/i1707/SLICE_111/textElement1/i1707/GATE_H0 ;

  lut40048 \textElement1/i1707/SLICE_111_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1707/SLICE_111/textElement1/i1707/SLICE_111_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \textElement1/i1707/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1707/SLICE_111/textElement1/i1707/GATE_H0 ));
  selmux20040 \textElement1/i1707/SLICE_111_K0K1MUX ( 
    .D0(\textElement1/i1707/SLICE_111/textElement1/i1707/GATE_H0 ), 
    .D1(\textElement1/i1707/SLICE_111/textElement1/i1707/SLICE_111_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1707/SLICE_111_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_i1719_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1719/SLICE_112/textElement1/i1719/SLICE_112_K1_H1 , 
         \textElement1/i1719/SLICE_112/textElement1/i1719/GATE_H0 ;

  lut40050 \textElement1/i1719/SLICE_112_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1719/SLICE_112/textElement1/i1719/SLICE_112_K1_H1 ));
  lut40051 \textElement1/i1719/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1719/SLICE_112/textElement1/i1719/GATE_H0 ));
  selmux20040 \textElement1/i1719/SLICE_112_K0K1MUX ( 
    .D0(\textElement1/i1719/SLICE_112/textElement1/i1719/GATE_H0 ), 
    .D1(\textElement1/i1719/SLICE_112/textElement1/i1719/SLICE_112_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF960) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC55C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1697_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1697/SLICE_113/textElement1/i1697/SLICE_113_K1_H1 , 
         \textElement1/i1697/SLICE_113/textElement1/i1697/GATE_H0 ;

  lut40052 \textElement1/i1697/SLICE_113_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1697/SLICE_113/textElement1/i1697/SLICE_113_K1_H1 ));
  lut40050 \textElement1/i1697/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1697/SLICE_113/textElement1/i1697/GATE_H0 ));
  selmux20040 \textElement1/i1697/SLICE_113_K0K1MUX ( 
    .D0(\textElement1/i1697/SLICE_113/textElement1/i1697/GATE_H0 ), 
    .D1(\textElement1/i1697/SLICE_113/textElement1/i1697/SLICE_113_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7340) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1713_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1713/SLICE_114/textElement1/i1713/SLICE_114_K1_H1 , 
         \textElement1/i1713/SLICE_114/textElement1/i1713/GATE_H0 ;

  lut40053 \textElement1/i1713/SLICE_114_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1713/SLICE_114/textElement1/i1713/SLICE_114_K1_H1 ));
  lut40054 \textElement1/i1713/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1713/SLICE_114/textElement1/i1713/GATE_H0 ));
  selmux20040 \textElement1/i1713/SLICE_114_K0K1MUX ( 
    .D0(\textElement1/i1713/SLICE_114/textElement1/i1713/GATE_H0 ), 
    .D1(\textElement1/i1713/SLICE_114/textElement1/i1713/SLICE_114_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6F09) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1714_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, FXB, FXA, output OFX0, OFX1 );
  wire   \textElement1/i1714/SLICE_115/textElement1/i1714/SLICE_115_K1_H1 , 
         \textElement1/i1714/SLICE_115/textElement1/i1714/GATE_H0 ;

  lut40055 \textElement1/i1714/SLICE_115_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1714/SLICE_115/textElement1/i1714/SLICE_115_K1_H1 ));
  lut40056 \textElement1/i1714/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1714/SLICE_115/textElement1/i1714/GATE_H0 ));
  selmux20040 \textElement1/i1714/SLICE_115_K0K1MUX ( 
    .D0(\textElement1/i1714/SLICE_115/textElement1/i1714/GATE_H0 ), 
    .D1(\textElement1/i1714/SLICE_115/textElement1/i1714/SLICE_115_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1714/SLICE_115_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3120) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_mux_136_Mux_3_i30_SLICE_116 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/SLICE_116_K1_H1 
         , 
         \textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/GATE_H0 
         ;

  lut40057 \textElement1/mux_136_Mux_3_i30/SLICE_116_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/SLICE_116_K1_H1 )
    );
  lut40058 \textElement1/mux_136_Mux_3_i30/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/GATE_H0 )
    );
  selmux20040 \textElement1/mux_136_Mux_3_i30/SLICE_116_K0K1MUX ( 
    .D0(\textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/GATE_H0 )
    , 
    .D1(\textElement1/mux_136_Mux_3_i30/SLICE_116/textElement1/mux_136_Mux_3_i30/SLICE_116_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0095) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0440) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1800_SLICE_117 ( input C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \textElement1/i1800/SLICE_117/textElement1/i1800/SLICE_117_K1_H1 , 
         \textElement1/i1800/SLICE_117/textElement1/i1800/GATE_H0 ;

  lut40059 \textElement1/i1800/SLICE_117_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1800/SLICE_117/textElement1/i1800/SLICE_117_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \textElement1/i1800/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1800/SLICE_117/textElement1/i1800/GATE_H0 ));
  selmux20040 \textElement1/i1800/SLICE_117_K0K1MUX ( 
    .D0(\textElement1/i1800/SLICE_117/textElement1/i1800/GATE_H0 ), 
    .D1(\textElement1/i1800/SLICE_117/textElement1/i1800/SLICE_117_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1800/SLICE_117_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1724_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1724/SLICE_118/textElement1/i1724/SLICE_118_K1_H1 , 
         \textElement1/i1724/SLICE_118/textElement1/i1724/GATE_H0 ;

  lut40060 \textElement1/i1724/SLICE_118_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1724/SLICE_118/textElement1/i1724/SLICE_118_K1_H1 ));
  lut40061 \textElement1/i1724/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1724/SLICE_118/textElement1/i1724/GATE_H0 ));
  selmux20040 \textElement1/i1724/SLICE_118_K0K1MUX ( 
    .D0(\textElement1/i1724/SLICE_118/textElement1/i1724/GATE_H0 ), 
    .D1(\textElement1/i1724/SLICE_118/textElement1/i1724/SLICE_118_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h96E7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1822_SLICE_119 ( input C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \textElement1/i1822/SLICE_119/textElement1/i1822/SLICE_119_K1_H1 , 
         \textElement1/i1822/SLICE_119/textElement1/i1822/GATE_H0 ;

  lut40062 \textElement1/i1822/SLICE_119_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1822/SLICE_119/textElement1/i1822/SLICE_119_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \textElement1/i1822/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1822/SLICE_119/textElement1/i1822/GATE_H0 ));
  selmux20040 \textElement1/i1822/SLICE_119_K0K1MUX ( 
    .D0(\textElement1/i1822/SLICE_119/textElement1/i1822/GATE_H0 ), 
    .D1(\textElement1/i1822/SLICE_119/textElement1/i1822/SLICE_119_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1822/SLICE_119_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2727) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1716_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1716/SLICE_120/textElement1/i1716/SLICE_120_K1_H1 , 
         \textElement1/i1716/SLICE_120/textElement1/i1716/GATE_H0 ;

  lut40063 \textElement1/i1716/SLICE_120_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1716/SLICE_120/textElement1/i1716/SLICE_120_K1_H1 ));
  lut40064 \textElement1/i1716/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1716/SLICE_120/textElement1/i1716/GATE_H0 ));
  selmux20040 \textElement1/i1716/SLICE_120_K0K1MUX ( 
    .D0(\textElement1/i1716/SLICE_120/textElement1/i1716/GATE_H0 ), 
    .D1(\textElement1/i1716/SLICE_120/textElement1/i1716/SLICE_120_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h82BE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC341) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1717_SLICE_121 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   \textElement1/i1717/SLICE_121/textElement1/i1717/SLICE_121_K1_H1 , 
         GNDI, \textElement1/i1717/SLICE_121/textElement1/i1717/GATE_H0 ;

  lut40065 \textElement1/i1717/SLICE_121_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1717/SLICE_121/textElement1/i1717/SLICE_121_K1_H1 ));
  lut40066 \textElement1/i1717/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1717/SLICE_121/textElement1/i1717/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20040 \textElement1/i1717/SLICE_121_K0K1MUX ( 
    .D0(\textElement1/i1717/SLICE_121/textElement1/i1717/GATE_H0 ), 
    .D1(\textElement1/i1717/SLICE_121/textElement1/i1717/SLICE_121_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1717/SLICE_121_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1504) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6060) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_mux_136_Mux_2_i25_SLICE_122 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/SLICE_122_K1_H1 
         , 
         \textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/GATE_H0 
         ;

  lut40067 \textElement1/mux_136_Mux_2_i25/SLICE_122_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/SLICE_122_K1_H1 )
    );
  lut40068 \textElement1/mux_136_Mux_2_i25/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/GATE_H0 )
    );
  selmux20040 \textElement1/mux_136_Mux_2_i25/SLICE_122_K0K1MUX ( 
    .D0(\textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/GATE_H0 )
    , 
    .D1(\textElement1/mux_136_Mux_2_i25/SLICE_122/textElement1/mux_136_Mux_2_i25/SLICE_122_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1826_SLICE_123 ( input C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \textElement1/i1826/SLICE_123/textElement1/i1826/SLICE_123_K1_H1 , 
         \textElement1/i1826/SLICE_123/textElement1/i1826/GATE_H0 ;

  lut40062 \textElement1/i1826/SLICE_123_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\textElement1/i1826/SLICE_123/textElement1/i1826/SLICE_123_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \textElement1/i1826/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\textElement1/i1826/SLICE_123/textElement1/i1826/GATE_H0 ));
  selmux20040 \textElement1/i1826/SLICE_123_K0K1MUX ( 
    .D0(\textElement1/i1826/SLICE_123/textElement1/i1826/GATE_H0 ), 
    .D1(\textElement1/i1826/SLICE_123/textElement1/i1826/SLICE_123_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_i1812_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \textElement1/i1812/SLICE_124/textElement1/i1812/SLICE_124_K1_H1 , 
         \textElement1/i1812/SLICE_124/textElement1/i1812/GATE_H0 ;

  lut40069 \textElement1/i1812/SLICE_124_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1812/SLICE_124/textElement1/i1812/SLICE_124_K1_H1 ));
  lut40070 \textElement1/i1812/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1812/SLICE_124/textElement1/i1812/GATE_H0 ));
  selmux20040 \textElement1/i1812/SLICE_124_K0K1MUX ( 
    .D0(\textElement1/i1812/SLICE_124/textElement1/i1812/GATE_H0 ), 
    .D1(\textElement1/i1812/SLICE_124/textElement1/i1812/SLICE_124_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_i1720_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, FXB, FXA, output OFX0, OFX1 );
  wire   \textElement1/i1720/SLICE_125/textElement1/i1720/SLICE_125_K1_H1 , 
         \textElement1/i1720/SLICE_125/textElement1/i1720/GATE_H0 ;

  lut40071 \textElement1/i1720/SLICE_125_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\textElement1/i1720/SLICE_125/textElement1/i1720/SLICE_125_K1_H1 ));
  lut40050 \textElement1/i1720/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\textElement1/i1720/SLICE_125/textElement1/i1720/GATE_H0 ));
  selmux20040 \textElement1/i1720/SLICE_125_K0K1MUX ( 
    .D0(\textElement1/i1720/SLICE_125/textElement1/i1720/GATE_H0 ), 
    .D1(\textElement1/i1720/SLICE_125/textElement1/i1720/SLICE_125_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux20040 \textElement1/i1720/SLICE_125_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5140) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_mux_136_Mux_5_i15_SLICE_126 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/SLICE_126_K1_H1 
         , 
         \textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/GATE_H0 
         ;

  lut40072 \textElement1/mux_136_Mux_5_i15/SLICE_126_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/SLICE_126_K1_H1 )
    );
  lut40069 \textElement1/mux_136_Mux_5_i15/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/GATE_H0 )
    );
  selmux20040 \textElement1/mux_136_Mux_5_i15/SLICE_126_K0K1MUX ( 
    .D0(\textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/GATE_H0 )
    , 
    .D1(\textElement1/mux_136_Mux_5_i15/SLICE_126/textElement1/mux_136_Mux_5_i15/SLICE_126_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h95FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_mux_136_Mux_1_i25_SLICE_127 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/SLICE_127_K1_H1 
         , 
         \textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/GATE_H0 
         ;

  lut40071 \textElement1/mux_136_Mux_1_i25/SLICE_127_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/SLICE_127_K1_H1 )
    );
  lut40073 \textElement1/mux_136_Mux_1_i25/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/GATE_H0 )
    );
  selmux20040 \textElement1/mux_136_Mux_1_i25/SLICE_127_K0K1MUX ( 
    .D0(\textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/GATE_H0 )
    , 
    .D1(\textElement1/mux_136_Mux_1_i25/SLICE_127/textElement1/mux_136_Mux_1_i25/SLICE_127_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_i865_SLICE_128 ( input D1, C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   
         \memory_test_unit/i865/SLICE_128/memory_test_unit/i865/SLICE_128_K1_H1 , 
         GNDI, \memory_test_unit/i865/SLICE_128/memory_test_unit/i865/GATE_H0 ;

  lut40074 \memory_test_unit/i865/SLICE_128_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\memory_test_unit/i865/SLICE_128/memory_test_unit/i865/SLICE_128_K1_H1 ));
  lut40075 \memory_test_unit/i865/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\memory_test_unit/i865/SLICE_128/memory_test_unit/i865/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20040 \memory_test_unit/i865/SLICE_128_K0K1MUX ( 
    .D0(\memory_test_unit/i865/SLICE_128/memory_test_unit/i865/GATE_H0 ), 
    .D1(\memory_test_unit/i865/SLICE_128/memory_test_unit/i865/SLICE_128_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEB28) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5656) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 \memory_test_unit/i1759_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \textElement1/i1769_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_130 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \memory_test_unit/data_3__I_0_110_Mux_0_i14_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \textElement1/i1199_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5140) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40033 \vga_sync_unit/i3_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \vga_sync_unit/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40033 \vga_sync_unit/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \vga_sync_unit/i1_4_lut_adj_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \vga_sync_unit/i1_3_lut_rep_24_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \vga_sync_unit/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_134 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \vga_sync_unit/i1_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \vga_sync_unit/i2_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_sync_unit_SLICE_135 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \vga_sync_unit/i1_2_lut_rep_26 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \vga_sync_unit/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_136 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40024 \textElement1/i445_2_lut_rep_13_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \textElement1/tmp3_3__I_0_Mux_0_i15_3_lut_3_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_137 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \memory_test_unit/i379_2_lut_rep_22 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \textElement1/i1200_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40084 \textElement1/rgb_c_bdd_2_lut_1814_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40082 \textElement1/n3592_bdd_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \memory_test_unit/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \textElement1/i450_2_lut_rep_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40087 \textElement1/i1223_2_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40088 \textElement1/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_141 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \memory_test_unit/i1212_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40090 \textElement1/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A28) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6060) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_142 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \memory_test_unit/i1235_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \textElement1/i1241_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_143 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40093 \textElement1/i443_2_lut_rep_14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \textElement1/mux_136_Mux_1_i14_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_144 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40094 \textElement1/i1134_2_lut_3_lut_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \textElement1/mux_136_Mux_1_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1818) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF960) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_145 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \textElement1/i1787_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \textElement1/i437_2_lut_rep_16 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40086 \textElement1/i457_2_lut_rep_8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40097 \textElement1/i1150_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40098 \textElement1/i1790_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \textElement1/i1792_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0311) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_148 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40099 \memory_test_unit/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \memory_test_unit/i387_2_lut_rep_20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF95) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40088 \memory_test_unit/tmp6_3__I_10_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40100 \memory_test_unit/data_6__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7C02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40033 \memory_test_unit/i784_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \memory_test_unit/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40033 \memory_test_unit/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \memory_test_unit/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_152 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40026 \memory_test_unit/i381_2_lut_rep_23 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \memory_test_unit/i401_3_lut_rep_18_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40086 \memory_test_unit/i394_2_lut_rep_17_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \memory_test_unit/data_6__bdd_4_lut_1895 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h43D6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_154 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40103 \textElement1/i1180_2_lut_rep_11_3_lut_3_lut_4_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \textElement1/i452_2_lut_rep_9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_155 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \textElement1/i541_2_lut_rep_12_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \textElement1/i2_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9090) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_156 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \textElement1/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \textElement1/i1169_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module textElement1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40101 \textElement1/i464_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \textElement1/i1187_2_lut_rep_7_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_158 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40091 \memory_test_unit/i1239_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \memory_test_unit/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module memory_test_unit_SLICE_159 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \memory_test_unit/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \memory_test_unit/i1_2_lut_rep_27 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_160 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40109 \memory_test_unit/i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \memory_test_unit/i1166_2_lut_rep_28 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_sync_unit_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40110 \vga_sync_unit/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \vga_sync_unit/i64_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_162 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \memory_test_unit/data_3__I_0_110_Mux_1_i14_4_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \textElement1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9898) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_163 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40114 \memory_test_unit/tmp2_3__I_0_Mux_0_i15_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \memory_test_unit/i4_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h56AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module memory_test_unit_SLICE_164 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \memory_test_unit/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \memory_test_unit/i389_2_lut_rep_19_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module textElement1_SLICE_165 ( input C1, B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \textElement1/i1712_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \textElement1/inv_37_i2_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module reset ( output PADDI, input reset );

  xo2iobuf reset_pad( .Z(PADDI), .PAD(reset));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
    $width (posedge reset, 0:0:0);
    $width (negedge reset, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module ext_clk ( output PADDI, input ext_clk );

  xo2iobuf ext_clk_pad( .Z(PADDI), .PAD(ext_clk));

  specify
    (ext_clk => PADDI) = (0:0:0,0:0:0);
    $width (posedge ext_clk, 0:0:0);
    $width (negedge ext_clk, 0:0:0);
  endspecify

endmodule

module sram_we ( input PADDO, output sram_we );
  wire   GNDI;

  xo2iobuf0116 sram_we_pad( .I(PADDO), .T(GNDI), .PAD(sram_we));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => sram_we) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0116 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module sram_oe ( input PADDO, output sram_oe );
  wire   GNDI;

  xo2iobuf0116 sram_oe_pad( .I(PADDO), .T(GNDI), .PAD(sram_oe));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => sram_oe) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_cs ( input PADDO, output sram_cs );
  wire   GNDI;

  xo2iobuf0116 sram_cs_pad( .I(PADDO), .T(GNDI), .PAD(sram_cs));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => sram_cs) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_0_ ( input PADDO, output srama0 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_0( .I(PADDO), .T(GNDI), .PAD(srama0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_1_ ( input PADDO, output srama1 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_1( .I(PADDO), .T(GNDI), .PAD(srama1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_2_ ( input PADDO, output srama2 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_2( .I(PADDO), .T(GNDI), .PAD(srama2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama2) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_3_ ( input PADDO, output srama3 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_3( .I(PADDO), .T(GNDI), .PAD(srama3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama3) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_4_ ( input PADDO, output srama4 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_4( .I(PADDO), .T(GNDI), .PAD(srama4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama4) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_5_ ( input PADDO, output srama5 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_5( .I(PADDO), .T(GNDI), .PAD(srama5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama5) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_6_ ( input PADDO, output srama6 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_6( .I(PADDO), .T(GNDI), .PAD(srama6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama6) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_7_ ( input PADDO, output srama7 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_7( .I(PADDO), .T(GNDI), .PAD(srama7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama7) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_8_ ( input PADDO, output srama8 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_8( .I(PADDO), .T(GNDI), .PAD(srama8));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama8) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_9_ ( input PADDO, output srama9 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_9( .I(PADDO), .T(GNDI), .PAD(srama9));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama9) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_10_ ( input PADDO, output srama10 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_10( .I(PADDO), .T(GNDI), .PAD(srama10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama10) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_11_ ( input PADDO, output srama11 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_11( .I(PADDO), .T(GNDI), .PAD(srama11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama11) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_12_ ( input PADDO, output srama12 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_12( .I(PADDO), .T(GNDI), .PAD(srama12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama12) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_13_ ( input PADDO, output srama13 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_13( .I(PADDO), .T(GNDI), .PAD(srama13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama13) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_14_ ( input PADDO, output srama14 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_14( .I(PADDO), .T(GNDI), .PAD(srama14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama14) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_15_ ( input PADDO, output srama15 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_15( .I(PADDO), .T(GNDI), .PAD(srama15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama15) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_16_ ( input PADDO, output srama16 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_16( .I(PADDO), .T(GNDI), .PAD(srama16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama16) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_17_ ( input PADDO, output srama17 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_17( .I(PADDO), .T(GNDI), .PAD(srama17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama17) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_a_18_ ( input PADDO, output srama18 );
  wire   GNDI;

  xo2iobuf0116 sram_a_pad_18( .I(PADDO), .T(GNDI), .PAD(srama18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => srama18) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   GNDI;

  xo2iobuf0116 rgb_pad_0( .I(PADDO), .T(GNDI), .PAD(rgb0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   GNDI;

  xo2iobuf0116 rgb_pad_1( .I(PADDO), .T(GNDI), .PAD(rgb1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   GNDI;

  xo2iobuf0116 rgb_pad_2( .I(PADDO), .T(GNDI), .PAD(rgb2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   GNDI;

  xo2iobuf0116 vsync_pad( .I(PADDO), .T(GNDI), .PAD(vsync));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   GNDI;

  xo2iobuf0116 hsync_pad( .I(PADDO), .T(GNDI), .PAD(hsync));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module sram_d_0_ ( output PADDI, input PADDT, PADDO, inout sramd0 );

  xo2iobuf0117 sram_d_pad_0( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd0), 
    .PADI(sramd0));

  specify
    (PADDT => sramd0) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd0) = (0:0:0,0:0:0);
    (sramd0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd0, 0:0:0);
    $width (negedge sramd0, 0:0:0);
  endspecify

endmodule

module xo2iobuf0117 ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule

module sram_d_1_ ( output PADDI, input PADDT, PADDO, inout sramd1 );

  xo2iobuf0117 sram_d_pad_1( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd1), 
    .PADI(sramd1));

  specify
    (PADDT => sramd1) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd1) = (0:0:0,0:0:0);
    (sramd1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd1, 0:0:0);
    $width (negedge sramd1, 0:0:0);
  endspecify

endmodule

module sram_d_2_ ( output PADDI, input PADDT, PADDO, inout sramd2 );

  xo2iobuf0117 sram_d_pad_2( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd2), 
    .PADI(sramd2));

  specify
    (PADDT => sramd2) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd2) = (0:0:0,0:0:0);
    (sramd2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd2, 0:0:0);
    $width (negedge sramd2, 0:0:0);
  endspecify

endmodule

module sram_d_3_ ( output PADDI, input PADDT, PADDO, inout sramd3 );

  xo2iobuf0117 sram_d_pad_3( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd3), 
    .PADI(sramd3));

  specify
    (PADDT => sramd3) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd3) = (0:0:0,0:0:0);
    (sramd3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd3, 0:0:0);
    $width (negedge sramd3, 0:0:0);
  endspecify

endmodule

module sram_d_4_ ( output PADDI, input PADDT, PADDO, inout sramd4 );

  xo2iobuf0117 sram_d_pad_4( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd4), 
    .PADI(sramd4));

  specify
    (PADDT => sramd4) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd4) = (0:0:0,0:0:0);
    (sramd4 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd4, 0:0:0);
    $width (negedge sramd4, 0:0:0);
  endspecify

endmodule

module sram_d_6_ ( output PADDI, input PADDT, PADDO, inout sramd6 );

  xo2iobuf0117 sram_d_pad_6( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd6), 
    .PADI(sramd6));

  specify
    (PADDT => sramd6) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd6) = (0:0:0,0:0:0);
    (sramd6 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd6, 0:0:0);
    $width (negedge sramd6, 0:0:0);
  endspecify

endmodule

module sram_d_5_ ( output PADDI, input PADDT, PADDO, inout sramd5 );

  xo2iobuf0117 sram_d_pad_5( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd5), 
    .PADI(sramd5));

  specify
    (PADDT => sramd5) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd5) = (0:0:0,0:0:0);
    (sramd5 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd5, 0:0:0);
    $width (negedge sramd5, 0:0:0);
  endspecify

endmodule

module sram_d_7_ ( output PADDI, input PADDT, PADDO, inout sramd7 );

  xo2iobuf0117 sram_d_pad_7( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(sramd7), 
    .PADI(sramd7));

  specify
    (PADDT => sramd7) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => sramd7) = (0:0:0,0:0:0);
    (sramd7 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sramd7, 0:0:0);
    $width (negedge sramd7, 0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule

module textElement1_fontRom_mux_82 ( input ADA12, ADA11, ADA10, ADA9, ADA8, 
    ADA7, ADA6, ADA5, ADA4, ADA3, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, 
    DOA1, DOA0, input CLKA );
  wire   VCCI, GNDI, ADA12_dly, CLKA_dly, ADA11_dly, ADA10_dly, ADA9_dly, 
         ADA8_dly, ADA7_dly, ADA6_dly, ADA5_dly, ADA4_dly, ADA3_dly;

  SP8KC_B \textElement1/fontRom/mux_82_SP8KC ( .CE(VCCI), .OCE(VCCI), 
    .CLK(CLKA_dly), .WE(GNDI), .CS0(GNDI), .CS1(GNDI), .CS2(GNDI), .RST(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .AD0(GNDI), .AD1(GNDI), .AD2(GNDI), 
    .AD3(ADA3_dly), .AD4(ADA4_dly), .AD5(ADA5_dly), .AD6(ADA6_dly), 
    .AD7(ADA7_dly), .AD8(ADA8_dly), .AD9(ADA9_dly), .AD10(ADA10_dly), 
    .AD11(ADA11_dly), .AD12(ADA12_dly), .DO0(DOA0), .DO1(DOA1), .DO2(DOA2), 
    .DO3(DOA3), .DO4(DOA4), .DO5(DOA5), .DO6(DOA6), .DO7(DOA7), .DO8());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module SP8KC_B ( input CE, OCE, CLK, WE, CS0, CS1, CS2, RST, DI0, DI1, DI2, 
    DI3, DI4, DI5, DI6, DI7, DI8, AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, 
    AD9, AD10, AD11, AD12, output DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8 );

  SP8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .AD0(AD0), .AD1(AD1), 
    .AD2(AD2), .AD3(AD3), .AD4(AD4), .AD5(AD5), .AD6(AD6), .AD7(AD7), 
    .AD8(AD8), .AD9(AD9), .AD10(AD10), .AD11(AD11), .AD12(AD12), .CE(CE), 
    .OCE(OCE), .CLK(CLK), .WE(WE), .CS0(CS0), .CS1(CS1), .CS2(CS2), .RST(RST), 
    .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), .DO5(DO5), 
    .DO6(DO6), .DO7(DO7), .DO8(DO8));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE = "0b000";
  defparam INST10.DATA_WIDTH = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x000000000018CC618CC61FCC618C6C070100000000000000000F8C01B8DE1BCDE18CC618C7C00000";

    defparam INST10.INITVAL_01 = "0x000000000007866184C0180C0180C20CC3C0000000000000001F8660CC660CC7C0CC660CCFC00000";

    defparam INST10.INITVAL_02 = "0x00000000001FC660C4600D0780D0620CCFE0000000000000001F06C0CC660CC660CC660D8F800000";

    defparam INST10.INITVAL_03 = "0x00000000000746618CC61BCC0180C20CC3C0000000000000001E0600C0600D0780D0620CCFE00000";

    defparam INST10.INITVAL_04 = "0x0000000000078180301803018030180303C00000000000000018CC618CC618CFE18CC618CC600000";

    defparam INST10.INITVAL_05 = "0x00000000001CC660CC6C0F0780D8660CCE60000000000000000F0CC198CC0180C0180C0181E00000";

    defparam INST10.INITVAL_06 = "0x0000000000186C3186C3186DB1FEFF1CEC30000000000000001FC660C4600C0600C0600C0F000000";

    defparam INST10.INITVAL_07 = "0x00000000000F8C618CC618CC618CC618C7C00000000000000018CC618CC619CDE1FCF61CCC600000";

    defparam INST10.INITVAL_08 = "0x0000001C0C0F8DE1ACC618CC618CC618C7C0000000000000001E0600C0600C07C0CC660CCFC00000";

    defparam INST10.INITVAL_09 = "0x00000000000F8C618C06018380C0C618C7C0000000000000001CC660CC660D87C0CC660CCFC00000";

    defparam INST10.INITVAL_0A = "0x00000000000F8C618CC618CC618CC618CC6000000000000000078180301803018030991B6FF00000";

    defparam INST10.INITVAL_0B = "0x00000000000CC661FEDB1B6C3186C3186C30000000000000000303C0CCC3186C3186C3186C300000";

    defparam INST10.INITVAL_0C = "0x000000000007818030180303C0CCC3186C3000000000000000186C30CC3C0301807866186C300000";

    defparam INST10.INITVAL_0D = "0x0000000000078300603006030060300603C0000000000000001FEC3182600601801886186FF00000";

    defparam INST10.INITVAL_0E = "0x00000000000780C0180C0180C0180C0183C0000000000000000040601C1C070701C0C01000000000";

    defparam INST10.INITVAL_0F = "0x000001FE0000000000000000000000000000000000000000000000000000000000000018C6C07010";

    defparam INST10.INITVAL_10 = "0x00000000000ECCC198CC0F80C0F00000000000000000000000000000000000000000000001806030";

    defparam INST10.INITVAL_11 = "0x00000000000F8C6180C0180C60F800000000000000000000000F8660CC660CC6C0F0600C0E000000";

    defparam INST10.INITVAL_12 = "0x00000000000F8C6180C01FCC60F800000000000000000000000ECCC198CC1986C0780C0181C00000";

    defparam INST10.INITVAL_13 = "0x000781980C0F8CC198CC198CC0EC00000000000000000000001E0600C0600C0F00C0640D83800000";

    defparam INST10.INITVAL_14 = "0x000000000007818030180301807000030180000000000000001CC660CC660CC760D8600C0E000000";

    defparam INST10.INITVAL_15 = "0x00000000001CC660D8780F06C0CC600C0E0000000003C0CC6600C0600C0600C0601C0000C0600000";

    defparam INST10.INITVAL_16 = "0x00000000001B6DB1B6DB1B6FF1CC0000000000000000000000078180301803018030180303800000";

    defparam INST10.INITVAL_17 = "0x00000000000F8C618CC618CC60F800000000000000000000000CC660CC660CC661B8000000000000";

    defparam INST10.INITVAL_18 = "0x0001E0180C0F8CC198CC198CC0EC000000000000000F00C0600F8660CC660CC661B8000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000F8C6018380C0C60F800000000000000000000001E0600C0600CC761B8000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000ECCC198CC198CC19800000000000000000000000383606030060301F8300601000000";

    defparam INST10.INITVAL_1B = "0x00000000000CCFF1B6DB186C318600000000000000000000000303C0CCC3186C3186000000000000";

    defparam INST10.INITVAL_1C = "0x000F8018060FCC618CC618CC618C0000000000000000000000186660781807866186000000000000";

    defparam INST10.INITVAL_1D = "0x000000000001C180301803070030180300E0000000000000001FCC60C030030CC1FC000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000E018030180300E0301803070000000000000000030180301803000030180301800000";

    defparam INST10.INITVAL_1F = "0x0000000000000FE18CC618C6C0701000000000000000000000000000000000000000001B87600000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE = "NORMAL";
endmodule

module textElement1_fontRom_mux_81 ( input ADA12, ADA11, ADA10, ADA9, ADA8, 
    ADA7, ADA6, ADA5, ADA4, ADA3, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, 
    DOA1, DOA0, input CLKA );
  wire   VCCI, GNDI, ADA12_dly, CLKA_dly, ADA11_dly, ADA10_dly, ADA9_dly, 
         ADA8_dly, ADA7_dly, ADA6_dly, ADA5_dly, ADA4_dly, ADA3_dly;

  SP8KC0118 \textElement1/fontRom/mux_81_SP8KC ( .CE(VCCI), .OCE(VCCI), 
    .CLK(CLKA_dly), .WE(GNDI), .CS0(GNDI), .CS1(GNDI), .CS2(GNDI), .RST(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .AD0(GNDI), .AD1(GNDI), .AD2(GNDI), 
    .AD3(ADA3_dly), .AD4(ADA4_dly), .AD5(ADA5_dly), .AD6(ADA6_dly), 
    .AD7(ADA7_dly), .AD8(ADA8_dly), .AD9(ADA9_dly), .AD10(ADA10_dly), 
    .AD11(ADA11_dly), .AD12(ADA12_dly), .DO0(DOA0), .DO1(DOA1), .DO2(DOA2), 
    .DO3(DOA3), .DO4(DOA4), .DO5(DOA5), .DO6(DOA6), .DO7(DOA7), .DO8());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module SP8KC0118 ( input CE, OCE, CLK, WE, CS0, CS1, CS2, RST, DI0, DI1, DI2, 
    DI3, DI4, DI5, DI6, DI7, DI8, AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, 
    AD9, AD10, AD11, AD12, output DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8 );

  SP8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .AD0(AD0), .AD1(AD1), 
    .AD2(AD2), .AD3(AD3), .AD4(AD4), .AD5(AD5), .AD6(AD6), .AD7(AD7), 
    .AD8(AD8), .AD9(AD9), .AD10(AD10), .AD11(AD11), .AD12(AD12), .CE(CE), 
    .OCE(OCE), .CLK(CLK), .WE(WE), .CS0(CS0), .CS1(CS1), .CS2(CS2), .RST(RST), 
    .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), .DO5(DO5), 
    .DO6(DO6), .DO7(DO7), .DO8(DO8));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE = "0b000";
  defparam INST10.DATA_WIDTH = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000FC811029917A81102A51027E000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x0000000000020380F8FE1FCFE1FC6C000000000000000000000FCFF1FEE7186FF1FEDB1FE7E00000";

    defparam INST10.INITVAL_02 = "0x000000000007818030E71CEE70783C03000000000000000000000100707C1FC7C070100000000000";

    defparam INST10.INITVAL_03 = "0x0000000000000000303C078180000000000000000000000000078180307E1FEFF0FC3C0300000000";

    defparam INST10.INITVAL_04 = "0x00000000000003C0CC42084660780000000000001FEFF1FEFF1FEFF1CEC3186E71FEFF1FEFF1FEFF";

    defparam INST10.INITVAL_05 = "0x00000000000F0CC198CC198780641A01C1E000001FEFF1FEFF1FEC3132BD17A99186FF1FEFF1FEFF";

    defparam INST10.INITVAL_06 = "0x00000000001C0F00E030060300603F0663F000000000000000030180FC18078660CC660CC3C00000";

    defparam INST10.INITVAL_07 = "0x0000000000030181B63C1CE3C1B618030000000000000000C01CCE70CE630C6630C67F0C67F00000";

    defparam INST10.INITVAL_08 = "0x00000000000040601C1E07CFE07C1E01C06004000000000000100C01C0F01F0FE1F0F01C0C010000";

    defparam INST10.INITVAL_09 = "0x00000000000CC66000660CC660CC660CC66000000000000000000180787E030180307E0781800000";

    defparam INST10.INITVAL_0A = "0x000000007C18C0C0706C18CC60D8380C0C60F80000000000000361B0361B0367B1B6DB1B67F00000";

    defparam INST10.INITVAL_0B = "0x00000000300FC180787E030180307E078180000000000000001FCFE1FCFE00000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000303C0FC180301803018030180000000000000000301803018030180307E0781800000";

    defparam INST10.INITVAL_0D = "0x000000000000000060601FC600600000000000000000000000000000300C1FC0C030000000000000";

    defparam INST10.INITVAL_0E = "0x000000000000000048661FE660480000000000000000000000000001FCC0180C0000000000000000";

    defparam INST10.INITVAL_0F = "0x000000000000010070380F87C1FCFE00000000000000000000000FE1FC7C0F838070100000000000";

    defparam INST10.INITVAL_10 = "0x00000000000301800018030180783C07818000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000D86C1FC6C0D86C1FC6C0D800000000000000000000000000000000000240CC660CC00";

    defparam INST10.INITVAL_12 = "0x000000000010CC60C0300300C18CC2000000000000000030180F8C610C0600C7C180C218C7C03018";

    defparam INST10.INITVAL_13 = "0x000000000000000000000000000060060300600000000000000ECCC198CC1B8760706C0D83800000";

    defparam INST10.INITVAL_14 = "0x0000000000060180180C0180C0180C03030000000000000000018180603006030060300300C00000";

    defparam INST10.INITVAL_15 = "0x000000000000000030180FC180300000000000000000000000000000CC3C1FE3C0CC000000000000";

    defparam INST10.INITVAL_16 = "0x000000000000000000000FC000000000000000000000000030030180300000000000000000000000";

    defparam INST10.INITVAL_17 = "0x0000000000100C00C0300300C00C0200000000000000000000030180000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000FC18030180301803078070180000000000000000F8C618CE61ECDE19CC618C7C00000";

    defparam INST10.INITVAL_19 = "0x00000000000F8C600C0600C3C00C0618C7C0000000000000001FCC618060060180180618C7C00000";

    defparam INST10.INITVAL_1A = "0x00000000000F8C600C0600CFC180C0180FE00000000000000003C0C0180C1FCCC0D83C0380C00000";

    defparam INST10.INITVAL_1B = "0x000000000006030060300300C00C0618CFE0000000000000000F8C618CC618CFC180C00C03800000";

    defparam INST10.INITVAL_1C = "0x00000000000F00C00C0600C7E18CC618C7C0000000000000000F8C618CC618C7C18CC618C7C00000";

    defparam INST10.INITVAL_1D = "0x00000000000601803000000000301800000000000000000000000180300000000030180000000000";

    defparam INST10.INITVAL_1E = "0x0000000000000000007E000000FC000000000000000000000000C0C030300C0300300C00C0000000";

    defparam INST10.INITVAL_1F = "0x0000000000030180001803018018C618C7C0000000000000000C0300300C00C0C030300C00000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE = "NORMAL";
endmodule
