VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2909-gdadca7ecf
Compiled: 2022-10-26T09:51:55
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.65 seconds (max_rss 27.4 MiB, delta_rss +23.7 MiB)
# Building complex block graph
# Building complex block graph took 0.16 seconds (max_rss 34.1 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 27 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 17
    .input    :       3
    .output   :       3
    BIDIR_CELL:       6
    GND       :       1
    T_FRAG    :       3
    VCC       :       1
  Nets  : 14
    Avg Fanout:     3.0
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 56
  Timing Graph Edges: 75
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.008975 seconds).
# Load Packing took 0.01 seconds (max_rss 34.3 MiB, delta_rss +0.2 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #8 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #9 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 8
Netlist num_blocks: 10
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 6.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 15


Pb types usage...
  PB-LOGIC          : 2
   LOGIC            : 2
    FRAGS           : 2
     c_frag_modes   : 2
      SPLIT         : 2
       b_frag       : 2
       t_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 6
   BIDIR            : 6
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 3
     bidir          : 3
     outpad         : 3
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		2	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		6	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.19 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 34.5 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.67 seconds (max_rss 342.4 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.11 seconds (max_rss 389.9 MiB, delta_rss +355.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 36.23 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 36.23 seconds (max_rss 389.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.36 seconds (max_rss 448.0 MiB, delta_rss +58.1 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 448.0 MiB, delta_rss +0.0 MiB)

There are 35 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 367

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.537595 td_cost: 1.20761e-07
Initial placement estimated Critical Path Delay (CPD): 42.6799 ns
Initial placement estimated setup Total Negative Slack (sTNS): -116.451 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -42.6799 ns

Initial placement estimated setup slack histogram:
[ -4.3e-08: -4.2e-08) 1 ( 33.3%) |*************************
[ -4.2e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.7e-08) 2 ( 66.7%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 21
Warning 11: Starting t: 4 of 10 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.4e+00   1.076       0.53 1.2421e-07  40.213       -113  -40.213   0.714  0.0925   38.0     1.00        21  0.200
   2    0.0 1.4e+00   1.034       0.59 1.3265e-07  43.262       -123  -43.262   0.810  0.1294   38.0     1.00        42  0.950
   3    0.0 1.2e+00   1.093       0.60 1.603e-07   43.637       -128  -43.637   0.714  0.0885   38.0     1.00        63  0.900
   4    0.0 1.2e+00   0.975       0.62 1.5079e-07  48.229       -133  -48.229   0.952  0.0857   38.0     1.00        84  0.950
   5    0.0 1.0e+00   1.177       0.54 1.3567e-07  40.939       -121  -40.939   0.714  0.0696   38.0     1.00       105  0.900
   6    0.0 9.9e-01   0.891       0.51 1.2509e-07  44.567       -125  -44.567   0.571  0.0647   38.0     1.00       126  0.950
   7    0.0 9.4e-01   1.192       0.56 1.3204e-07  40.569       -117  -40.569   0.667  0.0999   38.0     1.00       147  0.950
   8    0.0 8.9e-01   1.183       0.59 1.5506e-07  40.751       -116  -40.751   0.571  0.0847   38.0     1.00       168  0.950
   9    0.0 8.5e-01   1.009       0.61 1.489e-07   44.685       -128  -44.685   0.524  0.0830   38.0     1.00       189  0.950
  10    0.0 8.0e-01   0.820       0.53 1.342e-07   47.489       -141  -47.489   0.429  0.0584   38.0     1.00       210  0.950
  11    0.0 7.6e-01   1.162       0.54 1.4882e-07  39.064       -116  -39.064   0.667  0.1025   37.6     1.08       231  0.950
  12    0.0 7.3e-01   0.953       0.55 1.3756e-07  43.049       -126  -43.049   0.762  0.0510   38.0     1.00       252  0.950
  13    0.0 6.9e-01   1.048       0.58 1.2614e-07  42.076       -118  -42.076   0.762  0.0962   38.0     1.00       273  0.950
  14    0.0 6.5e-01   1.040       0.57 1.2417e-07  45.152       -134  -45.152   0.524  0.0277   38.0     1.00       294  0.950
  15    0.0 6.2e-01   1.000       0.52 1.3744e-07  42.398       -123  -42.398   0.667  0.0845   38.0     1.00       315  0.950
  16    0.0 5.9e-01   0.974       0.53 1.0803e-07  42.655       -118  -42.655   0.762  0.0615   38.0     1.00       336  0.950
  17    0.0 5.6e-01   0.905       0.55 1.2002e-07  41.823       -124  -41.823   0.667  0.1035   38.0     1.00       357  0.950
  18    0.0 5.3e-01   1.097       0.54 1.3563e-07  40.871       -122  -40.871   0.429  0.0666   38.0     1.00       378  0.950
  19    0.0 5.1e-01   1.045       0.60 1.2542e-07  41.748       -119  -41.748   0.762  0.1352   37.6     1.08       399  0.950
  20    0.0 4.8e-01   1.201       0.58 1.5558e-07  39.145       -117  -39.145   0.619  0.2162   38.0     1.00       420  0.950
  21    0.0 4.6e-01   0.893       0.61 1.5233e-07  48.108       -135  -48.108   0.571  0.0539   38.0     1.00       441  0.950
  22    0.0 4.3e-01   1.039       0.60 1.4639e-07  44.740       -127  -44.740   0.667  0.0931   38.0     1.00       462  0.950
  23    0.0 4.1e-01   0.911       0.57 1.447e-07   45.873       -132  -45.873   0.667  0.0443   38.0     1.00       483  0.950
  24    0.0 3.9e-01   0.995       0.61 1.3996e-07  44.792       -130  -44.792   0.571  0.0720   38.0     1.00       504  0.950
  25    0.0 3.7e-01   0.930       0.60 1.6681e-07  42.245       -125  -42.245   0.619  0.0639   38.0     1.00       525  0.950
  26    0.0 3.5e-01   0.832       0.53 1.2155e-07  45.383       -131  -45.383   0.571  0.0813   38.0     1.00       546  0.950
  27    0.0 3.4e-01   0.764       0.47 1.1199e-07  43.368       -128  -43.368   0.476  0.0703   38.0     1.00       567  0.950
  28    0.0 3.2e-01   1.269       0.56 1.4313e-07  36.341       -107  -36.341   0.381  0.1491   38.0     1.00       588  0.950
  29    0.0 3.0e-01   1.123       0.57 1.2215e-07  40.643       -118  -40.643   0.476  0.0857   35.8     1.42       609  0.950
  30    0.0 2.9e-01   1.037       0.59 1.0915e-07  47.926       -127  -47.926   0.714  0.0983   37.1     1.18       630  0.950
  31    0.0 2.7e-01   1.018       0.59 1.3626e-07  43.774       -124  -43.774   0.524  0.0436   38.0     1.00       651  0.950
  32    0.0 2.6e-01   1.041       0.57 1.3518e-07  41.636       -123  -41.636   0.619  0.0928   38.0     1.00       672  0.950
  33    0.0 2.5e-01   1.056       0.55 1.3632e-07  42.231       -123  -42.231   0.571  0.0616   38.0     1.00       693  0.950
  34    0.0 2.3e-01   0.935       0.56 1.3377e-07  45.514       -132  -45.514   0.476  0.0394   38.0     1.00       714  0.950
  35    0.0 2.2e-01   1.101       0.60 1.3151e-07  43.546       -118  -43.546   0.429  0.0376   38.0     1.00       735  0.950
  36    0.0 2.1e-01   0.889       0.55 1.361e-07   44.215       -131  -44.215   0.333  0.0820   37.6     1.08       756  0.950
  37    0.0 2.0e-01   1.060       0.52 1.2527e-07  40.239       -117  -40.239   0.571  0.0783   33.6     1.84       777  0.950
  38    0.0 1.9e-01   0.964       0.50 1.3505e-07  39.520       -118  -39.520   0.476  0.0541   38.0     1.01       798  0.950
  39    0.0 1.8e-01   1.128       0.49 1.4177e-07  40.835       -119  -40.835   0.524  0.1283   38.0     1.00       819  0.950
  40    0.0 1.7e-01   1.260       0.52 1.2682e-07  35.377       -105  -35.377   0.476  0.1400   38.0     1.00       840  0.950
  41    0.0 1.6e-01   1.028       0.58 1.4456e-07  44.456       -126  -44.456   0.524  0.0522   38.0     1.00       861  0.950
  42    0.0 1.6e-01   0.930       0.54 1.2767e-07  45.602       -126  -45.602   0.429  0.0540   38.0     1.00       882  0.950
  43    0.0 1.5e-01   1.128       0.55 1.4116e-07  41.630       -124  -41.630   0.571  0.0723   37.6     1.08       903  0.950
  44    0.0 1.4e-01   1.023       0.59 1.3427e-07  43.022       -124  -43.022   0.667  0.0615   38.0     1.00       924  0.950
  45    0.0 1.3e-01   1.130       0.60 1.4875e-07  42.774       -127  -42.774   0.571  0.0923   38.0     1.00       945  0.950
  46    0.0 1.3e-01   0.920       0.54 1.26e-07    43.416       -124  -43.416   0.476  0.0630   38.0     1.00       966  0.950
  47    0.0 1.2e-01   0.926       0.55 1.1521e-07  47.717       -128  -47.717   0.810  0.0664   38.0     1.00       987  0.950
  48    0.0 1.1e-01   0.864       0.46 1.102e-07   40.666       -121  -40.666   0.476  0.1360   38.0     1.00      1008  0.900
  49    0.0 1.0e-01   1.040       0.51 1.162e-07   41.640       -123  -41.640   0.238  0.0211   38.0     1.00      1029  0.950
  50    0.0 9.8e-02   1.086       0.55 1.1295e-07  42.540       -124  -42.540   0.429  0.0690   30.3     2.45      1050  0.950
  51    0.0 9.3e-02   0.963       0.54 1.1723e-07  41.308       -117  -41.308   0.476  0.0203   30.0     2.52      1071  0.950
  52    0.0 8.8e-02   0.986       0.56 9.4472e-08  46.342       -125  -46.342   0.286  0.0517   31.1     2.31      1092  0.950
  53    0.0 8.4e-02   1.105       0.56 1.1997e-07  40.386       -120  -40.386   0.476  0.0817   26.3     3.22      1113  0.950
  54    0.0 8.0e-02   0.829       0.50 1.1229e-07  41.649       -121  -41.649   0.286  0.1282   27.2     3.04      1134  0.950
  55    0.0 7.6e-02   1.081       0.50 9.4694e-08  39.177       -115  -39.177   0.286  0.1121   23.0     3.83      1155  0.950
  56    0.0 7.2e-02   0.879       0.44 6.4788e-08  40.598       -115  -40.598   0.333  0.0642   19.5     4.51      1176  0.950
  57    0.0 6.8e-02   0.796       0.41 5.3659e-08  42.256       -126  -42.256   0.143  0.0145   17.4     4.90      1197  0.950
  58    0.0 6.5e-02   1.009       0.42 6.4439e-08  36.260       -106  -36.260   0.143  0.0730   12.2     5.88      1218  0.950
  59    0.0 6.2e-02   1.145       0.42 7.0239e-08  34.733      -99.3  -34.733   0.238  0.1132    8.6     6.56      1239  0.950
  60    0.0 5.9e-02   1.002       0.48 6.7468e-08  40.169       -117  -40.169   0.429  0.0633    6.9     6.89      1260  0.950
  61    0.0 5.6e-02   1.049       0.50 5.5971e-08  38.897       -106  -38.897   0.333  0.0545    6.8     6.91      1281  0.950
  62    0.0 5.3e-02   1.154       0.57 8.2511e-08  39.799       -117  -39.799   0.667  0.0639    6.1     7.04      1302  0.950
  63    0.0 5.0e-02   0.917       0.52 9.3272e-08  41.393       -118  -41.393   0.476  0.0388    7.4     6.78      1323  0.950
  64    0.0 4.8e-02   1.003       0.53 5.3723e-08  41.980       -110  -41.980   0.333  0.0270    7.7     6.73      1344  0.950
  65    0.0 4.5e-02   1.018       0.54 7.3517e-08  43.401       -126  -43.401   0.667  0.0342    6.9     6.89      1365  0.950
  66    0.0 4.3e-02   0.864       0.49 8.8672e-08  42.176       -121  -42.176   0.429  0.1102    8.4     6.59      1386  0.950
  67    0.0 4.1e-02   1.008       0.48 5.7901e-08  41.835       -120  -41.835   0.476  0.0375    8.3     6.61      1407  0.950
  68    0.0 3.9e-02   0.894       0.46 6.3847e-08  40.149       -113  -40.149   0.381  0.0849    8.6     6.55      1428  0.950
  69    0.0 3.7e-02   0.942       0.40 5.2904e-08  39.019       -114  -39.019   0.143  0.0444    8.1     6.65      1449  0.950
  70    0.0 3.5e-02   1.091       0.43 4.7754e-08  36.939       -103  -36.939   0.190  0.0519    5.7     7.11      1470  0.950
  71    0.0 3.3e-02   0.908       0.42 5.4432e-08  38.024       -112  -38.024   0.238  0.0253    4.3     7.38      1491  0.950
  72    0.0 3.2e-02   1.004       0.42 4.1462e-08  38.252       -104  -38.252   0.333  0.0489    3.4     7.54      1512  0.950
  73    0.0 3.0e-02   1.011       0.40 6.1463e-08  35.293       -105  -35.293   0.143  0.0158    3.1     7.61      1533  0.950
  74    0.0 2.9e-02   1.005       0.41 5.4468e-08  36.381       -106  -36.381   0.286  0.0177    2.1     7.78      1554  0.950
  75    0.0 2.7e-02   1.004       0.42 5.5609e-08  36.204       -104  -36.204   0.333  0.0231    1.8     7.85      1575  0.950
  76    0.0 2.6e-02   0.990       0.43 4.4367e-08  38.429       -108  -38.429   0.429  0.0180    1.6     7.88      1596  0.950
  77    0.0 2.5e-02   1.062       0.45 5.7787e-08  38.055       -107  -38.055   0.286  0.0568    1.6     7.89      1617  0.950
  78    0.0 2.3e-02   0.925       0.41 4.5929e-08  37.860       -107  -37.860   0.286  0.0323    1.4     7.93      1638  0.950
  79    0.0 2.2e-02   1.017       0.41 4.1402e-08  36.647       -102  -36.647   0.095  0.0237    1.1     7.97      1659  0.950
  80    0.0 2.1e-02   0.986       0.41 3.8951e-08  36.647       -102  -36.647   0.048  0.0000    1.0     8.00      1680  0.950
  81    0.0 1.7e-02   1.015       0.41 3.9481e-08  36.647       -102  -36.647   0.143  0.0158    1.0     8.00      1701  0.800
  82    0.0 1.3e-02   1.001       0.40 4.5264e-08  35.733       -102  -35.733   0.190  0.0116    1.0     8.00      1722  0.800
  83    0.0 1.3e-02   0.995       0.40 3.7236e-08  36.700       -102  -36.700   0.095  0.0071    1.0     8.00      1743  0.950
  84    0.0 1.0e-02   0.975       0.40 3.5858e-08  36.700       -102  -36.700   0.143  0.0107    1.0     8.00      1764  0.800
  85    0.0 8.2e-03   0.976       0.40 3.4772e-08  36.315      -99.4  -36.315   0.048  0.0000    1.0     8.00      1785  0.800
  86    0.0 6.5e-03   1.000       0.40 3.8319e-08  35.405      -98.5  -35.405   0.000  0.0000    1.0     8.00      1806  0.800
  87    0.0 5.2e-03   1.000       0.40 3.8319e-08  35.405      -98.5  -35.405   0.000  0.0000    1.0     8.00      1827  0.800
  88    0.0 4.2e-03   0.969       0.39 3.6491e-08  35.405      -98.5  -35.405   0.048  0.0000    1.0     8.00      1848  0.800
  89    0.0 3.3e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1869  0.800
  90    0.0 2.7e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1890  0.800
  91    0.0 2.1e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1911  0.800
  92    0.0 1.7e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1932  0.800
  93    0.0 1.4e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1953  0.800
  94    0.0 1.1e-03   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1974  0.800
  95    0.0 8.8e-04   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      1995  0.800
  96    0.0 7.0e-04   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      2016  0.800
  97    0.0 0.0e+00   1.000       0.39 4.112e-08   34.461      -97.6  -34.461   0.000  0.0000    1.0     8.00      2037  0.800
## Placement Quench took 0.00 seconds (max_rss 448.0 MiB)

BB estimate of min-dist (placement) wire length: 263

Completed placement consistency check successfully.

Swaps called: 2047

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 34.4605 ns, Fmax: 29.0187 MHz
Placement estimated setup Worst Negative Slack (sWNS): -34.4605 ns
Placement estimated setup Total Negative Slack (sTNS): -97.5934 ns

Placement estimated setup slack histogram:
[ -3.4e-08: -3.4e-08) 1 ( 33.3%) |**************************************************
[ -3.4e-08: -3.4e-08) 0 (  0.0%) |
[ -3.4e-08: -3.3e-08) 0 (  0.0%) |
[ -3.3e-08: -3.3e-08) 0 (  0.0%) |
[ -3.3e-08: -3.3e-08) 0 (  0.0%) |
[ -3.3e-08: -3.2e-08) 0 (  0.0%) |
[ -3.2e-08: -3.2e-08) 1 ( 33.3%) |**************************************************
[ -3.2e-08: -3.2e-08) 0 (  0.0%) |
[ -3.2e-08: -3.1e-08) 0 (  0.0%) |
[ -3.1e-08: -3.1e-08) 1 ( 33.3%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.391615, td_cost: 4.11199e-08, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 2
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 6
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 97
Placement total # of swap attempts: 2047
	Swaps accepted:  834 (40.7 %)
	Swaps rejected:  547 (26.7 %)
	Swaps aborted :  666 (32.5 %)
Placement Quench timing analysis took 4.0833e-05 seconds (2.8438e-05 STA, 1.2395e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00460615 seconds (0.00315182 STA, 0.00145432 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 99 in 0.000352451 sec
Full Max Req/Worst Slack updates 50 in 0.000141301 sec
Incr Max Req/Worst Slack updates 49 in 0.000112079 sec
Incr Criticality updates 14 in 5.7497e-05 sec
Full Criticality updates 85 in 0.000369376 sec
# Placement took 1.39 seconds (max_rss 448.0 MiB, delta_rss +58.1 MiB)

Flow timing analysis took 0.00460615 seconds (0.00315182 STA, 0.00145432 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 40.62 seconds (max_rss 448.0 MiB)
