#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 31 14:54:46 2019
# Process ID: 11452
# Current directory: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper.vdi
# Journal file: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Assignment_2/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_classify_0_1/system_classify_0_1.dcp' for cell 'system_i/classify_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_led_ip_0_0/system_led_ip_0_0.dcp' for cell 'system_i/led_ip'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/Xilinx/zybo.xdc]
Parsing XDC File [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 551.465 ; gain = 294.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 561.105 ; gain = 9.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d5c6b910

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1042.797 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 290 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 188efd9fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1042.797 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 45 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c97a3cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1042.797 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 175 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c97a3cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1042.797 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c97a3cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1042.797 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1042.797 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c97a3cb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1042.797 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 8
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 207b37c8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1157.508 ; gain = 0.000
Ending Power Optimization Task | Checksum: 207b37c8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1157.508 ; gain = 114.711
37 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.508 ; gain = 606.043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1097e8c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 77c908db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1110a2d8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1110a2d8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1110a2d8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1acc81015

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1acc81015

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173d934ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13dcf5879

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196dde553

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12e25f5e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d326254f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 119aca449

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 119aca449

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 119aca449

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 62e7f894

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 62e7f894

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.385. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 89df198c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 89df198c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 89df198c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 89df198c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: a7ba5cd0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a7ba5cd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000
Ending Placer Task | Checksum: 35d0c727

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000
56 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.508 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1157.508 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1157.508 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1157.508 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b60df4 ConstDB: 0 ShapeSum: 351ab933 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18c2af3b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18c2af3b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18c2af3b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18c2af3b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1157.508 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1884f3ffc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.389  | TNS=0.000  | WHS=-0.190 | THS=-42.825|

Phase 2 Router Initialization | Checksum: 14e085384

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10169bb95

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 450
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 183a11eaf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 807a87f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 807a87f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d1297761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.403  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d1297761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d1297761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: d1297761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 975db67e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.403  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a5530b02

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.508 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: a5530b02

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.3308 %
  Global Horizontal Routing Utilization  = 2.92279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 76cbacdf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 76cbacdf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 118ff3e8d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.508 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.403  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 118ff3e8d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.508 ; gain = 0.000

Routing Is Done.
70 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1157.508 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1157.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.508 ; gain = 0.000
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U10/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U10/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U11/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U11/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U13/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U13/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U15/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U15/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U18/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U18/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U19/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U19/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U2/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U2/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U20/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U20/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U21/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U21/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U22/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U22/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U23/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U23/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U24/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U24/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U25/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U25/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U26/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U26/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U3/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U3/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U30/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U30/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U31/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U31/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U32/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U32/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U4/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U4/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U5/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U5/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U6/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U6/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U7/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U7/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U8/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U8/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U9/classify_mac_mulacud_DSP48_0_U/p input system_i/classify_0/U0/classify_mac_mulacud_U9/classify_mac_mulacud_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U10/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U10/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U11/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U11/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U13/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U13/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U15/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U15/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U18/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U18/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U19/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U19/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U2/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U2/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U20/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U20/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U21/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U21/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U22/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U22/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U23/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U23/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U24/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U24/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U25/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U25/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U26/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U26/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U3/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U3/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U30/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U30/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U31/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U31/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U32/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U32/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U4/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U4/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U5/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U5/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U6/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U6/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U7/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U7/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U8/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U8/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/classify_0/U0/classify_mac_mulacud_U9/classify_mac_mulacud_DSP48_0_U/p multiplier stage system_i/classify_0/U0/classify_mac_mulacud_U9/classify_mac_mulacud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 64 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
87 Infos, 73 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1538.527 ; gain = 346.246
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 14:57:17 2019...
