--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu16controller.twx cpu16controller.ncd -o
cpu16controller.twr cpu16controller.pcf -ucf cpu16controller.ucf

Design file:              cpu16controller.ncd
Physical constraint file: cpu16controller.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        16.682(F)|      SLOW  |         6.879(F)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |        15.642(F)|      SLOW  |         6.824(F)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |        16.669(F)|      SLOW  |         6.871(F)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |        14.555(F)|      SLOW  |         6.901(F)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |        17.677(F)|      SLOW  |         6.994(F)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |        16.344(F)|      SLOW  |         6.944(F)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |         |    7.387|
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 19 02:06:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



