/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkDmaConfigWrapperMemPortalPipes.h"


/* String declarations */
static std::string const __str_literal_1("***\n\n underflow! \n\n****", 23u);
static std::string const __str_literal_2("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****", 44u);
static std::string const __str_literal_3("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****", 45u);


/* Constructor */
MOD_mkDmaConfigWrapperMemPortalPipes::MOD_mkDmaConfigWrapperMemPortalPipes(tSimStateHdl simHdl,
									   char const *name,
									   Module *parent,
									   tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(simHdl,
							       "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
							       this,
							       23u,
							       2u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg(simHdl,
							  "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
							  this,
							  8u,
							  (tUInt8)0u,
							  (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg(simHdl,
								"memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
								this,
								8u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg(simHdl,
							     "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
							     this,
							     1u,
							     (tUInt8)1u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg(simHdl,
							    "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
							    this,
							    1u,
							    (tUInt8)0u,
							    (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(simHdl,
							      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
							      this,
							      22u,
							      1u,
							      1u,
							      0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(simHdl,
								"memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
								this,
								23u,
								2u,
								1u,
								0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg(simHdl,
							   "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
							   this,
							   8u,
							   (tUInt8)0u,
							   (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg(simHdl,
								 "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
								 this,
								 8u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg(simHdl,
							      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
							      this,
							      1u,
							      (tUInt8)1u,
							      (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg(simHdl,
							     "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
							     this,
							     1u,
							     (tUInt8)0u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(simHdl,
							       "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
							       this,
							       22u,
							       1u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlWriteDataFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDataFifo",
					      this,
					      39u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDoneFifo",
					      this,
					      6u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_interruptEnableReg(simHdl,
					       "memPortal_ctrlPort_interruptEnableReg",
					       this,
					       1u,
					       (tUInt8)0u,
					       (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeReadCountReg(simHdl,
						   "memPortal_ctrlPort_outOfRangeReadCountReg",
						   this,
						   32u,
						   0u,
						   (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeWriteCount(simHdl,
						 "memPortal_ctrlPort_outOfRangeWriteCount",
						 this,
						 32u,
						 0u,
						 (tUInt8)0u),
    INST_memPortal_ctrlPort_underflowReadCountReg(simHdl,
						  "memPortal_ctrlPort_underflowReadCountReg",
						  this,
						  32u,
						  0u,
						  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_memslave_doneFifo(simHdl, "memPortal_memslave_doneFifo", this, 6u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_ars(simHdl, "memPortal_memslave_req_ars", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_aws(simHdl, "memPortal_memslave_req_aws", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_rs(simHdl, "memPortal_memslave_rs", this, 3u, 1u, 1u, 0u),
    INST_memPortal_memslave_ws(simHdl, "memPortal_memslave_ws", this, 3u, 1u, 1u, 0u),
    INST_memPortal_putFailedIndicationFifo(simHdl,
					   "memPortal_putFailedIndicationFifo",
					   this,
					   32u,
					   2u,
					   1u,
					   0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_0_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_0_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_0_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_1_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_1_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_1_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_2_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_2_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_2_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_3_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_3_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_3_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									 "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
									 this,
									 23u,
									 2u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg(simHdl,
								    "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg",
								    this,
								    8u,
								    (tUInt8)0u,
								    (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg(simHdl,
									  "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
									  this,
									  8u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg(simHdl,
								       "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
								       this,
								       1u,
								       (tUInt8)1u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg(simHdl,
								      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg",
								      this,
								      1u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo(simHdl,
									"memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo",
									this,
									22u,
									1u,
									1u,
									0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									  "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
									  this,
									  23u,
									  2u,
									  1u,
									  0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg(simHdl,
								     "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg",
								     this,
								     8u,
								     (tUInt8)0u,
								     (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg(simHdl,
									   "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
									   this,
									   8u,
									   (tUInt8)0u,
									   (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg(simHdl,
									"memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
									this,
									1u,
									(tUInt8)1u,
									(tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg(simHdl,
								       "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
								       this,
								       1u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo(simHdl,
									 "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
									 this,
									 22u,
									 1u,
									 1u,
									 0u),
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo(simHdl,
							"memPortal_requestMemSlaves_4_fifoWriteDoneFifo",
							this,
							6u,
							2u,
							1u,
							0u),
    INST_memPortal_requestMemSlaves_4_putFailedFifo(simHdl,
						    "memPortal_requestMemSlaves_4_putFailedFifo",
						    this,
						    1u,
						    2u,
						    1u,
						    0u),
    INST_p(simHdl, "p", this, ARG_id),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id)
{
  PORT_pipes_requestSizeBits.setSize(160u);
  PORT_pipes_requestSizeBits.clear();
  PORT_pipes_sglist_PipeOut_first.setSize(160u);
  PORT_pipes_sglist_PipeOut_first.clear();
  PORT_pipes_region_PipeOut_first.setSize(320u);
  PORT_pipes_region_PipeOut_first.clear();
  symbol_count = 139u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDmaConfigWrapperMemPortalPipes::init_symbols_0()
{
  init_symbol(&symbols[0u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[1u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[2u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  init_symbol(&symbols[3u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[4u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[5u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  init_symbol(&symbols[6u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  init_symbol(&symbols[7u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[8u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  init_symbol(&symbols[9u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[10u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[11u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[12u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[13u],
	      "memPortal_ctrlPort_ctrlWriteDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  init_symbol(&symbols[14u],
	      "memPortal_ctrlPort_ctrlWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  init_symbol(&symbols[15u],
	      "memPortal_ctrlPort_interruptEnableReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_interruptEnableReg);
  init_symbol(&symbols[16u],
	      "memPortal_ctrlPort_outOfRangeReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  init_symbol(&symbols[17u],
	      "memPortal_ctrlPort_outOfRangeWriteCount",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeWriteCount);
  init_symbol(&symbols[18u],
	      "memPortal_ctrlPort_underflowReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_underflowReadCountReg);
  init_symbol(&symbols[19u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[20u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[21u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[22u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[23u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[24u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[25u],
	      "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  init_symbol(&symbols[26u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[27u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[28u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[29u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[30u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[31u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[32u],
	      "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[33u],
	      "memPortal_memslave_doneFifo",
	      SYM_MODULE,
	      &INST_memPortal_memslave_doneFifo);
  init_symbol(&symbols[34u],
	      "memPortal_memslave_req_ars",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_ars);
  init_symbol(&symbols[35u],
	      "memPortal_memslave_req_aws",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_aws);
  init_symbol(&symbols[36u], "memPortal_memslave_rs", SYM_MODULE, &INST_memPortal_memslave_rs);
  init_symbol(&symbols[37u], "memPortal_memslave_ws", SYM_MODULE, &INST_memPortal_memslave_ws);
  init_symbol(&symbols[38u],
	      "memPortal_putFailedIndicationFifo",
	      SYM_MODULE,
	      &INST_memPortal_putFailedIndicationFifo);
  init_symbol(&symbols[39u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[40u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[41u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[42u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[43u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[44u],
	      "memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[45u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[46u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[47u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[48u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[49u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[50u],
	      "memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[51u],
	      "memPortal_requestMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[52u],
	      "memPortal_requestMemSlaves_0_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_0_putFailedFifo);
  init_symbol(&symbols[53u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[54u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[55u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[56u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[57u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[58u],
	      "memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[59u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[60u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[61u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[62u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[63u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[64u],
	      "memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[65u],
	      "memPortal_requestMemSlaves_1_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo);
  init_symbol(&symbols[66u],
	      "memPortal_requestMemSlaves_1_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_1_putFailedFifo);
  init_symbol(&symbols[67u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[68u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[69u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[70u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[71u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[72u],
	      "memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[73u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[74u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[75u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[76u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[77u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[78u],
	      "memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[79u],
	      "memPortal_requestMemSlaves_2_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo);
  init_symbol(&symbols[80u],
	      "memPortal_requestMemSlaves_2_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_2_putFailedFifo);
  init_symbol(&symbols[81u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[82u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[83u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[84u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[85u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[86u],
	      "memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[87u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[88u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[89u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[90u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[91u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[92u],
	      "memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[93u],
	      "memPortal_requestMemSlaves_3_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo);
  init_symbol(&symbols[94u],
	      "memPortal_requestMemSlaves_3_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_3_putFailedFifo);
  init_symbol(&symbols[95u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[96u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[97u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[98u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[99u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[100u],
	      "memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[101u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[102u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[103u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[104u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[105u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[106u],
	      "memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[107u],
	      "memPortal_requestMemSlaves_4_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo);
  init_symbol(&symbols[108u],
	      "memPortal_requestMemSlaves_4_putFailedFifo",
	      SYM_MODULE,
	      &INST_memPortal_requestMemSlaves_4_putFailedFifo);
  init_symbol(&symbols[109u], "p", SYM_MODULE, &INST_p);
  init_symbol(&symbols[110u],
	      "pipes_region_PipeOut_first",
	      SYM_PORT,
	      &PORT_pipes_region_PipeOut_first,
	      320u);
  init_symbol(&symbols[111u], "pipes_requestSizeBits", SYM_PORT, &PORT_pipes_requestSizeBits, 160u);
  init_symbol(&symbols[112u],
	      "pipes_sglist_PipeOut_first",
	      SYM_PORT,
	      &PORT_pipes_sglist_PipeOut_first,
	      160u);
  init_symbol(&symbols[113u], "RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[114u], "RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[115u], "RL_memPortal_ctrlPort_writeDataRule", SYM_RULE);
  init_symbol(&symbols[116u],
	      "RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[117u],
	      "RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[118u], "RL_memPortal_indicationMemSlaves_0_readDataRule", SYM_RULE);
  init_symbol(&symbols[119u], "RL_memPortal_memslave_req_ar", SYM_RULE);
  init_symbol(&symbols[120u], "RL_memPortal_memslave_req_aw", SYM_RULE);
  init_symbol(&symbols[121u], "RL_memPortal_memslave_write_done", SYM_RULE);
  init_symbol(&symbols[122u],
	      "RL_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[123u],
	      "RL_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[124u],
	      "RL_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[125u],
	      "RL_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[126u],
	      "RL_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[127u],
	      "RL_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[128u],
	      "RL_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[129u],
	      "RL_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[130u],
	      "RL_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[131u],
	      "RL_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[132u], "x__h15801", SYM_DEF, &DEF_x__h15801, 3u);
  init_symbol(&symbols[133u], "x__h16419", SYM_DEF, &DEF_x__h16419, 1u);
  init_symbol(&symbols[134u], "x__h16472", SYM_DEF, &DEF_x__h16472, 1u);
  init_symbol(&symbols[135u], "x__h16525", SYM_DEF, &DEF_x__h16525, 1u);
  init_symbol(&symbols[136u], "x__h16578", SYM_DEF, &DEF_x__h16578, 1u);
  init_symbol(&symbols[137u], "x__h16631", SYM_DEF, &DEF_x__h16631, 1u);
  init_symbol(&symbols[138u], "x__h16918", SYM_DEF, &DEF_x__h16918, 3u);
}


/* Rule actions */

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22;
  tUInt8 DEF_x__h1142;
  tUInt8 DEF_nextBurstCount__h1128;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19;
  tUInt8 DEF_burstCount___1__h1161;
  tUInt8 DEF_burstCount__h1126;
  tUInt8 DEF_addr__h1123;
  tUInt8 DEF_x_tag__h1351;
  tUInt8 DEF_addr___1__h1160;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1153;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1261;
  tUInt8 DEF_addr__h1119;
  tUInt8 DEF_burstCount__h1120;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5;
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1120 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1119 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1261 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h1160 = (tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 14u);
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1153 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h1351 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5);
  DEF_addr__h1123 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1153 ? DEF_addr___1__h1160 : DEF_addr__h1119;
  DEF_burstCount___1__h1161 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 8u)));
  DEF_burstCount__h1126 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1153 ? DEF_burstCount___1__h1161 : DEF_burstCount__h1120;
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19 = DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1153 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d5 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1261;
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15 = DEF_burstCount__h1126 == (tUInt8)2u;
  DEF_nextBurstCount__h1128 = (tUInt8)255u & (DEF_burstCount__h1126 - (tUInt8)1u);
  DEF_x__h1142 = (tUInt8)255u & (DEF_addr__h1123 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22 = 8388607u & ((((((tUInt32)(DEF_addr__h1123)) << 15u) | (((tUInt32)(DEF_burstCount__h1126)) << 7u)) | (((tUInt32)(DEF_x_tag__h1351)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19));
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h1142);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1128);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d15);
  if (DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d19);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_0_fifoReadAddrGe_ETC___d22);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44;
  tUInt8 DEF_x__h1785;
  tUInt8 DEF_nextBurstCount__h1771;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41;
  tUInt8 DEF_addr__h1766;
  tUInt8 DEF_burstCount___1__h1804;
  tUInt8 DEF_burstCount__h1769;
  tUInt8 DEF_x_tag__h1994;
  tUInt8 DEF_addr___1__h1803;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1796;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1904;
  tUInt8 DEF_addr__h1762;
  tUInt8 DEF_burstCount__h1763;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27;
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1763 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1762 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1904 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h1803 = (tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 14u);
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1796 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h1994 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27);
  DEF_burstCount___1__h1804 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 8u)));
  DEF_burstCount__h1769 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1796 ? DEF_burstCount___1__h1804 : DEF_burstCount__h1763;
  DEF_addr__h1766 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1796 ? DEF_addr___1__h1803 : DEF_addr__h1762;
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1796 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d27 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1904;
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37 = DEF_burstCount__h1769 == (tUInt8)2u;
  DEF_nextBurstCount__h1771 = (tUInt8)255u & (DEF_burstCount__h1769 - (tUInt8)1u);
  DEF_x__h1785 = (tUInt8)255u & (DEF_addr__h1766 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44 = 8388607u & ((((((tUInt32)(DEF_addr__h1766)) << 15u) | (((tUInt32)(DEF_burstCount__h1769)) << 7u)) | (((tUInt32)(DEF_x_tag__h1994)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41));
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h1785);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1771);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d37);
  if (DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d41);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_0_fifoWriteAddrG_ETC___d44);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66;
  tUInt8 DEF_x__h2615;
  tUInt8 DEF_nextBurstCount__h2601;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63;
  tUInt8 DEF_addr__h2596;
  tUInt8 DEF_burstCount___1__h2634;
  tUInt8 DEF_burstCount__h2599;
  tUInt8 DEF_x_tag__h2824;
  tUInt8 DEF_addr___1__h2633;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2626;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2734;
  tUInt8 DEF_addr__h2592;
  tUInt8 DEF_burstCount__h2593;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49;
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h2593 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h2592 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2734 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h2633 = (tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 14u);
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2626 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h2824 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49);
  DEF_burstCount___1__h2634 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 8u)));
  DEF_burstCount__h2599 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2626 ? DEF_burstCount___1__h2634 : DEF_burstCount__h2593;
  DEF_addr__h2596 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2626 ? DEF_addr___1__h2633 : DEF_addr__h2592;
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63 = DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2626 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d49 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg__h2734;
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59 = DEF_burstCount__h2599 == (tUInt8)2u;
  DEF_nextBurstCount__h2601 = (tUInt8)255u & (DEF_burstCount__h2599 - (tUInt8)1u);
  DEF_x__h2615 = (tUInt8)255u & (DEF_addr__h2596 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66 = 8388607u & ((((((tUInt32)(DEF_addr__h2596)) << 15u) | (((tUInt32)(DEF_burstCount__h2599)) << 7u)) | (((tUInt32)(DEF_x_tag__h2824)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63));
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h2615);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h2601);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d59);
  if (DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d63);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_1_fifoReadAddrGe_ETC___d66);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88;
  tUInt8 DEF_x__h3258;
  tUInt8 DEF_nextBurstCount__h3244;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85;
  tUInt8 DEF_addr__h3239;
  tUInt8 DEF_burstCount___1__h3277;
  tUInt8 DEF_burstCount__h3242;
  tUInt8 DEF_x_tag__h3467;
  tUInt8 DEF_addr___1__h3276;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3269;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3377;
  tUInt8 DEF_addr__h3235;
  tUInt8 DEF_burstCount__h3236;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71;
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3236 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3235 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3377 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h3276 = (tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 14u);
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3269 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h3467 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71);
  DEF_burstCount___1__h3277 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 8u)));
  DEF_burstCount__h3242 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3269 ? DEF_burstCount___1__h3277 : DEF_burstCount__h3236;
  DEF_addr__h3239 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3269 ? DEF_addr___1__h3276 : DEF_addr__h3235;
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3269 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d71 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3377;
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81 = DEF_burstCount__h3242 == (tUInt8)2u;
  DEF_nextBurstCount__h3244 = (tUInt8)255u & (DEF_burstCount__h3242 - (tUInt8)1u);
  DEF_x__h3258 = (tUInt8)255u & (DEF_addr__h3239 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88 = 8388607u & ((((((tUInt32)(DEF_addr__h3239)) << 15u) | (((tUInt32)(DEF_burstCount__h3242)) << 7u)) | (((tUInt32)(DEF_x_tag__h3467)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85));
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h3258);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3244);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d81);
  if (DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d85);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_1_fifoWriteAddrG_ETC___d88);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110;
  tUInt8 DEF_x__h4088;
  tUInt8 DEF_nextBurstCount__h4074;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107;
  tUInt8 DEF_addr__h4069;
  tUInt8 DEF_burstCount___1__h4107;
  tUInt8 DEF_burstCount__h4072;
  tUInt8 DEF_x_tag__h4297;
  tUInt8 DEF_addr___1__h4106;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4099;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4207;
  tUInt8 DEF_addr__h4065;
  tUInt8 DEF_burstCount__h4066;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93;
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4066 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4065 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4207 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h4106 = (tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 14u);
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4099 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h4297 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93);
  DEF_burstCount___1__h4107 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 8u)));
  DEF_burstCount__h4072 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4099 ? DEF_burstCount___1__h4107 : DEF_burstCount__h4066;
  DEF_addr__h4069 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4099 ? DEF_addr___1__h4106 : DEF_addr__h4065;
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107 = DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4099 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d93 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4207;
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103 = DEF_burstCount__h4072 == (tUInt8)2u;
  DEF_nextBurstCount__h4074 = (tUInt8)255u & (DEF_burstCount__h4072 - (tUInt8)1u);
  DEF_x__h4088 = (tUInt8)255u & (DEF_addr__h4069 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110 = 8388607u & ((((((tUInt32)(DEF_addr__h4069)) << 15u) | (((tUInt32)(DEF_burstCount__h4072)) << 7u)) | (((tUInt32)(DEF_x_tag__h4297)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107));
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h4088);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4074);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d103);
  if (DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d107);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_2_fifoReadAddrGe_ETC___d110);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132;
  tUInt8 DEF_x__h4731;
  tUInt8 DEF_nextBurstCount__h4717;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129;
  tUInt8 DEF_addr__h4712;
  tUInt8 DEF_burstCount___1__h4750;
  tUInt8 DEF_burstCount__h4715;
  tUInt8 DEF_x_tag__h4940;
  tUInt8 DEF_addr___1__h4749;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4742;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4850;
  tUInt8 DEF_addr__h4708;
  tUInt8 DEF_burstCount__h4709;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115;
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4709 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4708 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4850 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h4749 = (tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 14u);
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4742 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h4940 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115);
  DEF_burstCount___1__h4750 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 8u)));
  DEF_burstCount__h4715 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4742 ? DEF_burstCount___1__h4750 : DEF_burstCount__h4709;
  DEF_addr__h4712 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4742 ? DEF_addr___1__h4749 : DEF_addr__h4708;
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h4742 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d115 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h4850;
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125 = DEF_burstCount__h4715 == (tUInt8)2u;
  DEF_nextBurstCount__h4717 = (tUInt8)255u & (DEF_burstCount__h4715 - (tUInt8)1u);
  DEF_x__h4731 = (tUInt8)255u & (DEF_addr__h4712 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132 = 8388607u & ((((((tUInt32)(DEF_addr__h4712)) << 15u) | (((tUInt32)(DEF_burstCount__h4715)) << 7u)) | (((tUInt32)(DEF_x_tag__h4940)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129));
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h4731);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4717);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d125);
  if (DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d129);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_2_fifoWriteAddrG_ETC___d132);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154;
  tUInt8 DEF_x__h5561;
  tUInt8 DEF_nextBurstCount__h5547;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151;
  tUInt8 DEF_addr__h5542;
  tUInt8 DEF_burstCount___1__h5580;
  tUInt8 DEF_burstCount__h5545;
  tUInt8 DEF_x_tag__h5770;
  tUInt8 DEF_addr___1__h5579;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5572;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5680;
  tUInt8 DEF_addr__h5538;
  tUInt8 DEF_burstCount__h5539;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137;
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h5539 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h5538 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5680 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h5579 = (tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 14u);
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5572 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h5770 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137);
  DEF_burstCount___1__h5580 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 8u)));
  DEF_burstCount__h5545 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5572 ? DEF_burstCount___1__h5580 : DEF_burstCount__h5539;
  DEF_addr__h5542 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5572 ? DEF_addr___1__h5579 : DEF_addr__h5538;
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151 = DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h5572 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d137 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg__h5680;
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147 = DEF_burstCount__h5545 == (tUInt8)2u;
  DEF_nextBurstCount__h5547 = (tUInt8)255u & (DEF_burstCount__h5545 - (tUInt8)1u);
  DEF_x__h5561 = (tUInt8)255u & (DEF_addr__h5542 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154 = 8388607u & ((((((tUInt32)(DEF_addr__h5542)) << 15u) | (((tUInt32)(DEF_burstCount__h5545)) << 7u)) | (((tUInt32)(DEF_x_tag__h5770)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151));
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h5561);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h5547);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d147);
  if (DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d151);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_3_fifoReadAddrGe_ETC___d154);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176;
  tUInt8 DEF_x__h6204;
  tUInt8 DEF_nextBurstCount__h6190;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173;
  tUInt8 DEF_addr__h6185;
  tUInt8 DEF_burstCount___1__h6223;
  tUInt8 DEF_burstCount__h6188;
  tUInt8 DEF_x_tag__h6413;
  tUInt8 DEF_addr___1__h6222;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6215;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6323;
  tUInt8 DEF_addr__h6181;
  tUInt8 DEF_burstCount__h6182;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159;
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h6182 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h6181 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6323 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h6222 = (tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 14u);
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6215 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h6413 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159);
  DEF_burstCount___1__h6223 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 8u)));
  DEF_burstCount__h6188 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6215 ? DEF_burstCount___1__h6223 : DEF_burstCount__h6182;
  DEF_addr__h6185 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6215 ? DEF_addr___1__h6222 : DEF_addr__h6181;
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h6215 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d159 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h6323;
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169 = DEF_burstCount__h6188 == (tUInt8)2u;
  DEF_nextBurstCount__h6190 = (tUInt8)255u & (DEF_burstCount__h6188 - (tUInt8)1u);
  DEF_x__h6204 = (tUInt8)255u & (DEF_addr__h6185 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176 = 8388607u & ((((((tUInt32)(DEF_addr__h6185)) << 15u) | (((tUInt32)(DEF_burstCount__h6188)) << 7u)) | (((tUInt32)(DEF_x_tag__h6413)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173));
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h6204);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h6190);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d169);
  if (DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d173);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_3_fifoWriteAddrG_ETC___d176);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198;
  tUInt8 DEF_x__h7034;
  tUInt8 DEF_nextBurstCount__h7020;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195;
  tUInt8 DEF_addr__h7015;
  tUInt8 DEF_burstCount___1__h7053;
  tUInt8 DEF_burstCount__h7018;
  tUInt8 DEF_x_tag__h7243;
  tUInt8 DEF_addr___1__h7052;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7045;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7153;
  tUInt8 DEF_addr__h7011;
  tUInt8 DEF_burstCount__h7012;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181;
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7012 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7011 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7153 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h7052 = (tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 14u);
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7045 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h7243 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181);
  DEF_burstCount___1__h7053 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 8u)));
  DEF_burstCount__h7018 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7045 ? DEF_burstCount___1__h7053 : DEF_burstCount__h7012;
  DEF_addr__h7015 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7045 ? DEF_addr___1__h7052 : DEF_addr__h7011;
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195 = DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h7045 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d181 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg__h7153;
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191 = DEF_burstCount__h7018 == (tUInt8)2u;
  DEF_nextBurstCount__h7020 = (tUInt8)255u & (DEF_burstCount__h7018 - (tUInt8)1u);
  DEF_x__h7034 = (tUInt8)255u & (DEF_addr__h7015 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198 = 8388607u & ((((((tUInt32)(DEF_addr__h7015)) << 15u) | (((tUInt32)(DEF_burstCount__h7018)) << 7u)) | (((tUInt32)(DEF_x_tag__h7243)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195));
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h7034);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7020);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d191);
  if (DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d195);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_4_fifoReadAddrGe_ETC___d198);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220;
  tUInt8 DEF_x__h7677;
  tUInt8 DEF_nextBurstCount__h7663;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213;
  tUInt8 DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217;
  tUInt8 DEF_addr__h7658;
  tUInt8 DEF_burstCount___1__h7696;
  tUInt8 DEF_burstCount__h7661;
  tUInt8 DEF_x_tag__h7886;
  tUInt8 DEF_addr___1__h7695;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7688;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7796;
  tUInt8 DEF_addr__h7654;
  tUInt8 DEF_burstCount__h7655;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203;
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7655 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7654 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7796 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h7695 = (tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 14u);
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7688 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h7886 = (tUInt8)((tUInt8)63u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203);
  DEF_burstCount___1__h7696 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 8u)));
  DEF_burstCount__h7661 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7688 ? DEF_burstCount___1__h7696 : DEF_burstCount__h7655;
  DEF_addr__h7658 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7688 ? DEF_addr___1__h7695 : DEF_addr__h7654;
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h7688 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d203 >> 6u))) == (tUInt8)4u : DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h7796;
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213 = DEF_burstCount__h7661 == (tUInt8)2u;
  DEF_nextBurstCount__h7663 = (tUInt8)255u & (DEF_burstCount__h7661 - (tUInt8)1u);
  DEF_x__h7677 = (tUInt8)255u & (DEF_addr__h7658 + (tUInt8)1u);
  DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220 = 8388607u & ((((((tUInt32)(DEF_addr__h7658)) << 15u) | (((tUInt32)(DEF_burstCount__h7661)) << 7u)) | (((tUInt32)(DEF_x_tag__h7886)) << 1u)) | (tUInt32)(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217));
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h7677);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7663);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d213);
  if (DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d217);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_requestMemSlaves_4_fifoWriteAddrG_ETC___d220);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d242;
  tUInt8 DEF_x__h8653;
  tUInt8 DEF_nextBurstCount__h8639;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d235;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239;
  tUInt8 DEF_addr__h8634;
  tUInt8 DEF_burstCount___1__h8672;
  tUInt8 DEF_burstCount__h8637;
  tUInt8 DEF_x_tag__h8862;
  tUInt8 DEF_addr___1__h8671;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h8664;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h8772;
  tUInt8 DEF_addr__h8630;
  tUInt8 DEF_burstCount__h8631;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225;
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8631 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8630 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h8772 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8671 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225 >> 14u);
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h8664 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h8862 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225);
  DEF_burstCount___1__h8672 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225 >> 8u)));
  DEF_burstCount__h8637 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h8664 ? DEF_burstCount___1__h8672 : DEF_burstCount__h8631;
  DEF_addr__h8634 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h8664 ? DEF_addr___1__h8671 : DEF_addr__h8630;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h8664 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d225 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h8772;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d235 = DEF_burstCount__h8637 == (tUInt8)2u;
  DEF_nextBurstCount__h8639 = (tUInt8)255u & (DEF_burstCount__h8637 - (tUInt8)1u);
  DEF_x__h8653 = (tUInt8)255u & (DEF_addr__h8634 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d242 = 8388607u & ((((((tUInt32)(DEF_addr__h8634)) << 15u) | (((tUInt32)(DEF_burstCount__h8637)) << 7u)) | (((tUInt32)(DEF_x_tag__h8862)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h8653);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8639);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d235);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d239);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d242);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d264;
  tUInt8 DEF_x__h9296;
  tUInt8 DEF_nextBurstCount__h9282;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d257;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261;
  tUInt8 DEF_addr__h9277;
  tUInt8 DEF_burstCount___1__h9315;
  tUInt8 DEF_burstCount__h9280;
  tUInt8 DEF_x_tag__h9505;
  tUInt8 DEF_addr___1__h9314;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h9307;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h9415;
  tUInt8 DEF_addr__h9273;
  tUInt8 DEF_burstCount__h9274;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h9274 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h9273 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h9415 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h9314 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247 >> 14u);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h9307 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h9505 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247);
  DEF_burstCount___1__h9315 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247 >> 8u)));
  DEF_burstCount__h9280 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h9307 ? DEF_burstCount___1__h9315 : DEF_burstCount__h9274;
  DEF_addr__h9277 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h9307 ? DEF_addr___1__h9314 : DEF_addr__h9273;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h9307 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d247 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h9415;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d257 = DEF_burstCount__h9280 == (tUInt8)2u;
  DEF_nextBurstCount__h9282 = (tUInt8)255u & (DEF_burstCount__h9280 - (tUInt8)1u);
  DEF_x__h9296 = (tUInt8)255u & (DEF_addr__h9277 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d264 = 8388607u & ((((((tUInt32)(DEF_addr__h9277)) << 15u) | (((tUInt32)(DEF_burstCount__h9280)) << 7u)) | (((tUInt32)(DEF_x_tag__h9505)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261));
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h9296);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h9282);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d257);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d261);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d264);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_indicationMemSlaves_0_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d282;
  tUInt32 DEF_v___1__h9770;
  tUInt32 DEF_v__h9808;
  DEF_v__h9808 = INST_memPortal_putFailedIndicationFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268) {
  case (tUInt8)0u:
    DEF_v___1__h9770 = DEF_v__h9808;
    break;
  case (tUInt8)4u:
    DEF_v___1__h9770 = (tUInt32)(DEF_memPortal_putFailedIndicationFifo_notEmpty____d277);
    break;
  default:
    DEF_v___1__h9770 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d282 = 549755813887llu & ((((tUInt64)(DEF_v___1__h9770)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267)));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269)
    INST_memPortal_putFailedIndicationFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d282);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d304;
  tUInt8 DEF_x__h10400;
  tUInt8 DEF_nextBurstCount__h10386;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d297;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301;
  tUInt8 DEF_addr__h10381;
  tUInt8 DEF_burstCount___1__h10419;
  tUInt8 DEF_burstCount__h10384;
  tUInt8 DEF_x_tag__h10609;
  tUInt8 DEF_addr___1__h10418;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10411;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10519;
  tUInt8 DEF_addr__h10377;
  tUInt8 DEF_burstCount__h10378;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287;
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h10378 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h10377 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10519 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h10418 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287 >> 14u);
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10411 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h10609 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287);
  DEF_burstCount___1__h10419 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287 >> 8u)));
  DEF_burstCount__h10384 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10411 ? DEF_burstCount___1__h10419 : DEF_burstCount__h10378;
  DEF_addr__h10381 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10411 ? DEF_addr___1__h10418 : DEF_addr__h10377;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10411 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d287 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10519;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d297 = DEF_burstCount__h10384 == (tUInt8)2u;
  DEF_nextBurstCount__h10386 = (tUInt8)255u & (DEF_burstCount__h10384 - (tUInt8)1u);
  DEF_x__h10400 = (tUInt8)255u & (DEF_addr__h10381 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d304 = 8388607u & ((((((tUInt32)(DEF_addr__h10381)) << 15u) | (((tUInt32)(DEF_burstCount__h10384)) << 7u)) | (((tUInt32)(DEF_x_tag__h10609)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301));
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_write(DEF_x__h10400);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h10386);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d297);
  if (DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d301);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d304);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d326;
  tUInt8 DEF_x__h11043;
  tUInt8 DEF_nextBurstCount__h11029;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d319;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323;
  tUInt8 DEF_addr__h11024;
  tUInt8 DEF_burstCount___1__h11062;
  tUInt8 DEF_burstCount__h11027;
  tUInt8 DEF_x_tag__h11252;
  tUInt8 DEF_addr___1__h11061;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h11054;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h11162;
  tUInt8 DEF_addr__h11020;
  tUInt8 DEF_burstCount__h11021;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h11021 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h11020 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h11162 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h11061 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309 >> 14u);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h11054 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h11252 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309);
  DEF_burstCount___1__h11062 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309 >> 8u)));
  DEF_burstCount__h11027 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h11054 ? DEF_burstCount___1__h11062 : DEF_burstCount__h11021;
  DEF_addr__h11024 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h11054 ? DEF_addr___1__h11061 : DEF_addr__h11020;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h11054 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d309 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h11162;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d319 = DEF_burstCount__h11027 == (tUInt8)2u;
  DEF_nextBurstCount__h11029 = (tUInt8)255u & (DEF_burstCount__h11027 - (tUInt8)1u);
  DEF_x__h11043 = (tUInt8)255u & (DEF_addr__h11024 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d326 = 8388607u & ((((((tUInt32)(DEF_addr__h11024)) << 15u) | (((tUInt32)(DEF_burstCount__h11027)) << 7u)) | (((tUInt32)(DEF_x_tag__h11252)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323));
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_write(DEF_x__h11043);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h11029);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d319);
  if (DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d323);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d326);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_ctrlPort_writeDataRule()
{
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d337;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__38_ETC___d339;
  tUInt8 DEF_x__h11942;
  tUInt8 DEF_addr__h11765;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_addr__h11765 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329 >> 15u);
  DEF_x__h11942 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329 >> 1u));
  DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__38_ETC___d339 = (tUInt8)((tUInt8)1u & (INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_first() >> 7u));
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d337 = DEF_addr__h11765 == (tUInt8)4u;
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d337)
    INST_memPortal_ctrlPort_interruptEnableReg.METH_write(DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__38_ETC___d339);
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_enq(DEF_x__h11942);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_memslave_write_done()
{
  tUInt8 DEF_v__h12412;
  tUInt8 DEF_y_avValue__h13551;
  tUInt8 DEF_y_avValue__h13557;
  tUInt8 DEF_y_avValue__h13563;
  tUInt8 DEF_y_avValue__h13569;
  tUInt8 DEF_y_avValue__h13575;
  tUInt8 DEF_y_avValue__h13581;
  tUInt8 DEF_v__h13368;
  DEF_x__h16918 = INST_memPortal_memslave_ws.METH_first();
  DEF_v__h13368 = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_first();
  DEF_y_avValue__h13581 = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13575 = INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13569 = INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13557 = INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13563 = INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13551 = INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_first();
  switch (DEF_x__h16918) {
  case (tUInt8)0u:
    DEF_v__h12412 = DEF_v__h13368;
    break;
  case (tUInt8)1u:
    DEF_v__h12412 = DEF_y_avValue__h13551;
    break;
  case (tUInt8)2u:
    DEF_v__h12412 = DEF_y_avValue__h13557;
    break;
  case (tUInt8)3u:
    DEF_v__h12412 = DEF_y_avValue__h13563;
    break;
  case (tUInt8)4u:
    DEF_v__h12412 = DEF_y_avValue__h13569;
    break;
  case (tUInt8)5u:
    DEF_v__h12412 = DEF_y_avValue__h13575;
    break;
  case (tUInt8)6u:
    DEF_v__h12412 = DEF_y_avValue__h13581;
    break;
  default:
    DEF_v__h12412 = (tUInt8)42u;
  }
  DEF_memPortal_memslave_ws_first__43_EQ_6___d360 = DEF_x__h16918 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__43_EQ_5___d359 = DEF_x__h16918 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__43_EQ_4___d358 = DEF_x__h16918 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__43_EQ_3___d357 = DEF_x__h16918 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__43_EQ_2___d356 = DEF_x__h16918 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__43_EQ_0___d354 = DEF_x__h16918 == (tUInt8)0u;
  DEF_memPortal_memslave_ws_first__43_EQ_1___d355 = DEF_x__h16918 == (tUInt8)1u;
  if (DEF_memPortal_memslave_ws_first__43_EQ_0___d354)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_1___d355)
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_2___d356)
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_3___d357)
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_4___d358)
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_5___d359)
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_6___d360)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  INST_memPortal_memslave_ws.METH_deq();
  INST_memPortal_memslave_doneFifo.METH_enq(DEF_v__h12412);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_memslave_req_aw()
{
  tUInt32 DEF_memPortal_memslave_req_aws_first____d381;
  DEF_x__h16918 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_memslave_req_aws_first____d381 = INST_memPortal_memslave_req_aws.METH_first();
  DEF_memPortal_memslave_ws_first__43_EQ_6___d360 = DEF_x__h16918 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__43_EQ_5___d359 = DEF_x__h16918 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__43_EQ_4___d358 = DEF_x__h16918 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__43_EQ_3___d357 = DEF_x__h16918 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__43_EQ_2___d356 = DEF_x__h16918 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__43_EQ_1___d355 = DEF_x__h16918 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__43_EQ_0___d354 = DEF_x__h16918 == (tUInt8)0u;
  INST_memPortal_memslave_req_aws.METH_deq();
  if (DEF_memPortal_memslave_ws_first__43_EQ_0___d354)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_1___d355)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_2___d356)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_3___d357)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_4___d358)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_5___d359)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
  if (DEF_memPortal_memslave_ws_first__43_EQ_6___d360)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d381);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::RL_memPortal_memslave_req_ar()
{
  tUInt8 DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d404;
  tUInt32 DEF_memPortal_memslave_req_ars_first____d396;
  DEF_x__h15801 = INST_memPortal_memslave_rs.METH_first();
  DEF_memPortal_memslave_req_ars_first____d396 = INST_memPortal_memslave_req_ars.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_memPortal_memslave_rs_first__84_EQ_6___d402 = DEF_x__h15801 == (tUInt8)6u;
  DEF_memPortal_memslave_rs_first__84_EQ_5___d401 = DEF_x__h15801 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__84_EQ_4___d400 = DEF_x__h15801 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__84_EQ_3___d399 = DEF_x__h15801 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__84_EQ_2___d398 = DEF_x__h15801 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__84_EQ_1___d397 = DEF_x__h15801 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__84_EQ_0___d395 = DEF_x__h15801 == (tUInt8)0u;
  DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d404 = !DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 && DEF_memPortal_memslave_rs_first__84_EQ_6___d402;
  INST_memPortal_memslave_req_ars.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_0___d395)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_1___d397)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_2___d398)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_3___d399)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_4___d400)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_5___d401)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (DEF_memPortal_memslave_rs_first__84_EQ_6___d402)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d396);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_memPortal_putFailedIndicationFifo_notEmpty_ETC___d404)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}


/* Methods */

tUWide MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_requestSizeBits()
{
  PORT_pipes_requestSizeBits = INST_p.METH_requestSizeBits();
  return PORT_pipes_requestSizeBits;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_requestSizeBits()
{
  tUInt8 DEF_CAN_FIRE_pipes_requestSizeBits;
  tUInt8 PORT_RDY_pipes_requestSizeBits;
  DEF_CAN_FIRE_pipes_requestSizeBits = (tUInt8)1u;
  PORT_RDY_pipes_requestSizeBits = DEF_CAN_FIRE_pipes_requestSizeBits;
  return PORT_RDY_pipes_requestSizeBits;
}

tUInt32 MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = 2812900373u;
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_0_enq(tUInt32 ARG_pipes_inputPipes_0_enq_v)
{
  INST_p.METH_inputPipes_0_enq(ARG_pipes_inputPipes_0_enq_v);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_0_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_0_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_0_enq;
  DEF_p_RDY_inputPipes_0_enq____d405 = INST_p.METH_RDY_inputPipes_0_enq();
  DEF_CAN_FIRE_pipes_inputPipes_0_enq = DEF_p_RDY_inputPipes_0_enq____d405;
  PORT_RDY_pipes_inputPipes_0_enq = DEF_CAN_FIRE_pipes_inputPipes_0_enq;
  return PORT_RDY_pipes_inputPipes_0_enq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_0_notFull()
{
  tUInt8 PORT_pipes_inputPipes_0_notFull;
  DEF_x__h16419 = INST_p.METH_inputPipes_0_notFull();
  PORT_pipes_inputPipes_0_notFull = DEF_x__h16419;
  return PORT_pipes_inputPipes_0_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_0_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_0_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_0_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_0_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_0_notFull = DEF_CAN_FIRE_pipes_inputPipes_0_notFull;
  return PORT_RDY_pipes_inputPipes_0_notFull;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_1_enq(tUInt32 ARG_pipes_inputPipes_1_enq_v)
{
  INST_p.METH_inputPipes_1_enq(ARG_pipes_inputPipes_1_enq_v);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_1_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_1_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_1_enq;
  DEF_p_RDY_inputPipes_1_enq____d407 = INST_p.METH_RDY_inputPipes_1_enq();
  DEF_CAN_FIRE_pipes_inputPipes_1_enq = DEF_p_RDY_inputPipes_1_enq____d407;
  PORT_RDY_pipes_inputPipes_1_enq = DEF_CAN_FIRE_pipes_inputPipes_1_enq;
  return PORT_RDY_pipes_inputPipes_1_enq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_1_notFull()
{
  tUInt8 PORT_pipes_inputPipes_1_notFull;
  DEF_x__h16472 = INST_p.METH_inputPipes_1_notFull();
  PORT_pipes_inputPipes_1_notFull = DEF_x__h16472;
  return PORT_pipes_inputPipes_1_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_1_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_1_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_1_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_1_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_1_notFull = DEF_CAN_FIRE_pipes_inputPipes_1_notFull;
  return PORT_RDY_pipes_inputPipes_1_notFull;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_2_enq(tUInt32 ARG_pipes_inputPipes_2_enq_v)
{
  INST_p.METH_inputPipes_2_enq(ARG_pipes_inputPipes_2_enq_v);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_2_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_2_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_2_enq;
  DEF_p_RDY_inputPipes_2_enq____d409 = INST_p.METH_RDY_inputPipes_2_enq();
  DEF_CAN_FIRE_pipes_inputPipes_2_enq = DEF_p_RDY_inputPipes_2_enq____d409;
  PORT_RDY_pipes_inputPipes_2_enq = DEF_CAN_FIRE_pipes_inputPipes_2_enq;
  return PORT_RDY_pipes_inputPipes_2_enq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_2_notFull()
{
  tUInt8 PORT_pipes_inputPipes_2_notFull;
  DEF_x__h16525 = INST_p.METH_inputPipes_2_notFull();
  PORT_pipes_inputPipes_2_notFull = DEF_x__h16525;
  return PORT_pipes_inputPipes_2_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_2_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_2_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_2_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_2_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_2_notFull = DEF_CAN_FIRE_pipes_inputPipes_2_notFull;
  return PORT_RDY_pipes_inputPipes_2_notFull;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_3_enq(tUInt32 ARG_pipes_inputPipes_3_enq_v)
{
  INST_p.METH_inputPipes_3_enq(ARG_pipes_inputPipes_3_enq_v);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_3_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_3_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_3_enq;
  DEF_p_RDY_inputPipes_3_enq____d411 = INST_p.METH_RDY_inputPipes_3_enq();
  DEF_CAN_FIRE_pipes_inputPipes_3_enq = DEF_p_RDY_inputPipes_3_enq____d411;
  PORT_RDY_pipes_inputPipes_3_enq = DEF_CAN_FIRE_pipes_inputPipes_3_enq;
  return PORT_RDY_pipes_inputPipes_3_enq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_3_notFull()
{
  tUInt8 PORT_pipes_inputPipes_3_notFull;
  DEF_x__h16578 = INST_p.METH_inputPipes_3_notFull();
  PORT_pipes_inputPipes_3_notFull = DEF_x__h16578;
  return PORT_pipes_inputPipes_3_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_3_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_3_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_3_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_3_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_3_notFull = DEF_CAN_FIRE_pipes_inputPipes_3_notFull;
  return PORT_RDY_pipes_inputPipes_3_notFull;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_4_enq(tUInt32 ARG_pipes_inputPipes_4_enq_v)
{
  INST_p.METH_inputPipes_4_enq(ARG_pipes_inputPipes_4_enq_v);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_4_enq()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_4_enq;
  tUInt8 PORT_RDY_pipes_inputPipes_4_enq;
  DEF_p_RDY_inputPipes_4_enq____d413 = INST_p.METH_RDY_inputPipes_4_enq();
  DEF_CAN_FIRE_pipes_inputPipes_4_enq = DEF_p_RDY_inputPipes_4_enq____d413;
  PORT_RDY_pipes_inputPipes_4_enq = DEF_CAN_FIRE_pipes_inputPipes_4_enq;
  return PORT_RDY_pipes_inputPipes_4_enq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_inputPipes_4_notFull()
{
  tUInt8 PORT_pipes_inputPipes_4_notFull;
  DEF_x__h16631 = INST_p.METH_inputPipes_4_notFull();
  PORT_pipes_inputPipes_4_notFull = DEF_x__h16631;
  return PORT_pipes_inputPipes_4_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_inputPipes_4_notFull()
{
  tUInt8 DEF_CAN_FIRE_pipes_inputPipes_4_notFull;
  tUInt8 PORT_RDY_pipes_inputPipes_4_notFull;
  DEF_CAN_FIRE_pipes_inputPipes_4_notFull = (tUInt8)1u;
  PORT_RDY_pipes_inputPipes_4_notFull = DEF_CAN_FIRE_pipes_inputPipes_4_notFull;
  return PORT_RDY_pipes_inputPipes_4_notFull;
}

tUWide MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_sglist_PipeOut_first()
{
  PORT_pipes_sglist_PipeOut_first = INST_p.METH_sglist_PipeOut_first();
  return PORT_pipes_sglist_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_sglist_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_sglist_PipeOut_first;
  tUInt8 PORT_RDY_pipes_sglist_PipeOut_first;
  DEF_CAN_FIRE_pipes_sglist_PipeOut_first = INST_p.METH_RDY_sglist_PipeOut_first();
  PORT_RDY_pipes_sglist_PipeOut_first = DEF_CAN_FIRE_pipes_sglist_PipeOut_first;
  return PORT_RDY_pipes_sglist_PipeOut_first;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_sglist_PipeOut_deq()
{
  INST_p.METH_sglist_PipeOut_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_sglist_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_sglist_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_sglist_PipeOut_deq;
  DEF_CAN_FIRE_pipes_sglist_PipeOut_deq = INST_p.METH_RDY_sglist_PipeOut_deq();
  PORT_RDY_pipes_sglist_PipeOut_deq = DEF_CAN_FIRE_pipes_sglist_PipeOut_deq;
  return PORT_RDY_pipes_sglist_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_sglist_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_sglist_PipeOut_notEmpty;
  PORT_pipes_sglist_PipeOut_notEmpty = INST_p.METH_sglist_PipeOut_notEmpty();
  return PORT_pipes_sglist_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_sglist_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_sglist_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_sglist_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_sglist_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_sglist_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_sglist_PipeOut_notEmpty;
  return PORT_RDY_pipes_sglist_PipeOut_notEmpty;
}

tUWide MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_region_PipeOut_first()
{
  PORT_pipes_region_PipeOut_first = INST_p.METH_region_PipeOut_first();
  return PORT_pipes_region_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_region_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_region_PipeOut_first;
  tUInt8 PORT_RDY_pipes_region_PipeOut_first;
  DEF_CAN_FIRE_pipes_region_PipeOut_first = INST_p.METH_RDY_region_PipeOut_first();
  PORT_RDY_pipes_region_PipeOut_first = DEF_CAN_FIRE_pipes_region_PipeOut_first;
  return PORT_RDY_pipes_region_PipeOut_first;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_region_PipeOut_deq()
{
  INST_p.METH_region_PipeOut_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_region_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_region_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_region_PipeOut_deq;
  DEF_CAN_FIRE_pipes_region_PipeOut_deq = INST_p.METH_RDY_region_PipeOut_deq();
  PORT_RDY_pipes_region_PipeOut_deq = DEF_CAN_FIRE_pipes_region_PipeOut_deq;
  return PORT_RDY_pipes_region_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_region_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_region_PipeOut_notEmpty;
  PORT_pipes_region_PipeOut_notEmpty = INST_p.METH_region_PipeOut_notEmpty();
  return PORT_pipes_region_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_region_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_region_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_region_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_region_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_region_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_region_PipeOut_notEmpty;
  return PORT_RDY_pipes_region_PipeOut_notEmpty;
}

tUInt64 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_addrRequest_PipeOut_first()
{
  tUInt64 PORT_pipes_addrRequest_PipeOut_first;
  PORT_pipes_addrRequest_PipeOut_first = INST_p.METH_addrRequest_PipeOut_first();
  return PORT_pipes_addrRequest_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_addrRequest_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_addrRequest_PipeOut_first;
  tUInt8 PORT_RDY_pipes_addrRequest_PipeOut_first;
  DEF_CAN_FIRE_pipes_addrRequest_PipeOut_first = INST_p.METH_RDY_addrRequest_PipeOut_first();
  PORT_RDY_pipes_addrRequest_PipeOut_first = DEF_CAN_FIRE_pipes_addrRequest_PipeOut_first;
  return PORT_RDY_pipes_addrRequest_PipeOut_first;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_addrRequest_PipeOut_deq()
{
  INST_p.METH_addrRequest_PipeOut_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_addrRequest_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_addrRequest_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_addrRequest_PipeOut_deq;
  DEF_CAN_FIRE_pipes_addrRequest_PipeOut_deq = INST_p.METH_RDY_addrRequest_PipeOut_deq();
  PORT_RDY_pipes_addrRequest_PipeOut_deq = DEF_CAN_FIRE_pipes_addrRequest_PipeOut_deq;
  return PORT_RDY_pipes_addrRequest_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_addrRequest_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_addrRequest_PipeOut_notEmpty;
  PORT_pipes_addrRequest_PipeOut_notEmpty = INST_p.METH_addrRequest_PipeOut_notEmpty();
  return PORT_pipes_addrRequest_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_addrRequest_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_addrRequest_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_addrRequest_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_addrRequest_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_addrRequest_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_addrRequest_PipeOut_notEmpty;
  return PORT_RDY_pipes_addrRequest_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getStateDbg_PipeOut_first()
{
  tUInt8 PORT_pipes_getStateDbg_PipeOut_first;
  PORT_pipes_getStateDbg_PipeOut_first = INST_p.METH_getStateDbg_PipeOut_first();
  return PORT_pipes_getStateDbg_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getStateDbg_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_first;
  tUInt8 PORT_RDY_pipes_getStateDbg_PipeOut_first;
  DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_first = INST_p.METH_RDY_getStateDbg_PipeOut_first();
  PORT_RDY_pipes_getStateDbg_PipeOut_first = DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_first;
  return PORT_RDY_pipes_getStateDbg_PipeOut_first;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getStateDbg_PipeOut_deq()
{
  INST_p.METH_getStateDbg_PipeOut_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getStateDbg_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_getStateDbg_PipeOut_deq;
  DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_deq = INST_p.METH_RDY_getStateDbg_PipeOut_deq();
  PORT_RDY_pipes_getStateDbg_PipeOut_deq = DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_deq;
  return PORT_RDY_pipes_getStateDbg_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getStateDbg_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_getStateDbg_PipeOut_notEmpty;
  PORT_pipes_getStateDbg_PipeOut_notEmpty = INST_p.METH_getStateDbg_PipeOut_notEmpty();
  return PORT_pipes_getStateDbg_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getStateDbg_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_getStateDbg_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_getStateDbg_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_getStateDbg_PipeOut_notEmpty;
  return PORT_RDY_pipes_getStateDbg_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getMemoryTraffic_PipeOut_first()
{
  tUInt8 PORT_pipes_getMemoryTraffic_PipeOut_first;
  PORT_pipes_getMemoryTraffic_PipeOut_first = INST_p.METH_getMemoryTraffic_PipeOut_first();
  return PORT_pipes_getMemoryTraffic_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getMemoryTraffic_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_first;
  tUInt8 PORT_RDY_pipes_getMemoryTraffic_PipeOut_first;
  DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_first = INST_p.METH_RDY_getMemoryTraffic_PipeOut_first();
  PORT_RDY_pipes_getMemoryTraffic_PipeOut_first = DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_first;
  return PORT_RDY_pipes_getMemoryTraffic_PipeOut_first;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getMemoryTraffic_PipeOut_deq()
{
  INST_p.METH_getMemoryTraffic_PipeOut_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getMemoryTraffic_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_deq;
  tUInt8 PORT_RDY_pipes_getMemoryTraffic_PipeOut_deq;
  DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_deq = INST_p.METH_RDY_getMemoryTraffic_PipeOut_deq();
  PORT_RDY_pipes_getMemoryTraffic_PipeOut_deq = DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_deq;
  return PORT_RDY_pipes_getMemoryTraffic_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_pipes_getMemoryTraffic_PipeOut_notEmpty()
{
  tUInt8 PORT_pipes_getMemoryTraffic_PipeOut_notEmpty;
  PORT_pipes_getMemoryTraffic_PipeOut_notEmpty = INST_p.METH_getMemoryTraffic_PipeOut_notEmpty();
  return PORT_pipes_getMemoryTraffic_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_pipes_getMemoryTraffic_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_notEmpty;
  tUInt8 PORT_RDY_pipes_getMemoryTraffic_PipeOut_notEmpty;
  DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_pipes_getMemoryTraffic_PipeOut_notEmpty = DEF_CAN_FIRE_pipes_getMemoryTraffic_PipeOut_notEmpty;
  return PORT_RDY_pipes_getMemoryTraffic_PipeOut_notEmpty;
}

tUInt32 MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = PORT_id;
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d418;
  tUInt8 DEF_x__h15745;
  tUInt8 DEF_req_burstLen__h15667;
  tUInt32 DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d415;
  DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d415 = (tUInt32)(4194303u & ARG_portalIfc_slave_read_server_readReq_put);
  DEF_req_burstLen__h15667 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_read_server_readReq_put >> 6u));
  DEF_x__h15745 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_read_server_readReq_put >> 22u));
  DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d418 = !(DEF_req_burstLen__h15667 <= (tUInt8)4u);
  INST_memPortal_memslave_req_ars.METH_enq(DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d415);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d418)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_req_burstLen__h15667);
  INST_memPortal_memslave_rs.METH_enq(DEF_x__h15745);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_slave_read_server_readReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readReq_put;
  DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put = INST_memPortal_memslave_req_ars.METH_i_notFull() && INST_memPortal_memslave_rs.METH_i_notFull();
  PORT_RDY_portalIfc_slave_read_server_readReq_put = DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  return PORT_RDY_portalIfc_slave_read_server_readReq_put;
}

tUInt64 MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_slave_read_server_readData_get()
{
  tUInt32 DEF_v___1__h16353;
  tUInt32 DEF__theResult___snd__h16268;
  tUInt32 DEF_y_avValue_data__h16187;
  tUInt32 DEF_y_avValue_data__h16194;
  tUInt32 DEF_y_avValue_data__h16201;
  tUInt32 DEF_y_avValue_data__h16208;
  tUInt32 DEF_y_avValue_data__h16215;
  tUInt32 DEF_y_avValue_data__h16222;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484;
  tUInt32 DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475;
  tUInt8 DEF_y_avValue_tag__h16188;
  tUInt8 DEF_y_avValue_tag__h16195;
  tUInt8 DEF_y_avValue_tag__h16202;
  tUInt8 DEF_y_avValue_tag__h16209;
  tUInt8 DEF_y_avValue_tag__h16216;
  tUInt8 DEF_y_avValue_tag__h16223;
  tUInt8 DEF_addr__h16183;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d447;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d452;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d457;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d462;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d467;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d422;
  tUInt32 DEF_v___1__h16366;
  tUInt32 DEF_v___1__h16363;
  tUInt32 DEF_v___1__h16360;
  tUInt64 DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d472;
  tUInt64 PORT_portalIfc_slave_read_server_readData_get;
  DEF_x__h15801 = INST_memPortal_memslave_rs.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d472 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_first();
  DEF_v___1__h16360 = INST_memPortal_ctrlPort_outOfRangeWriteCount.METH_read();
  DEF_v___1__h16363 = INST_memPortal_ctrlPort_outOfRangeReadCountReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d422 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_v___1__h16366 = INST_memPortal_ctrlPort_underflowReadCountReg.METH_read();
  DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d467 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d462 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d457 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d452 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_ctrlPort_interruptEnableReg__h16376 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d447 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  DEF_x__h16472 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h16419 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h16525 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h16578 = INST_p.METH_inputPipes_3_notFull();
  DEF_addr__h16183 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d422 >> 15u);
  DEF_x__h16631 = INST_p.METH_inputPipes_4_notFull();
  DEF_y_avValue_tag__h16223 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d467 >> 1u));
  DEF_y_avValue_tag__h16216 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d462 >> 1u));
  DEF_y_avValue_tag__h16209 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d457 >> 1u));
  DEF_y_avValue_tag__h16195 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d447 >> 1u));
  DEF_y_avValue_tag__h16202 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d452 >> 1u));
  DEF_y_avValue_tag__h16188 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d422 >> 1u));
  switch (DEF_x__h15801) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16188;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16195;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16202;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16209;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16216;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = DEF_y_avValue_tag__h16223;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d472 >> 1u));
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484 = (tUInt8)42u;
  }
  switch (DEF_x__h15801) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d422);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d447);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d452);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d457);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d462);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d467);
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d472);
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493 = (tUInt8)0u;
  }
  DEF_y_avValue_data__h16222 = ((tUInt8)(DEF_memPortal_requestMemSlaves_4_fifoReadAddrGener_ETC___d467 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h16631) : 0u;
  DEF_y_avValue_data__h16215 = ((tUInt8)(DEF_memPortal_requestMemSlaves_3_fifoReadAddrGener_ETC___d462 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h16578) : 0u;
  DEF_y_avValue_data__h16208 = ((tUInt8)(DEF_memPortal_requestMemSlaves_2_fifoReadAddrGener_ETC___d457 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h16525) : 0u;
  DEF_y_avValue_data__h16201 = ((tUInt8)(DEF_memPortal_requestMemSlaves_1_fifoReadAddrGener_ETC___d452 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h16472) : 0u;
  DEF_y_avValue_data__h16194 = ((tUInt8)(DEF_memPortal_requestMemSlaves_0_fifoReadAddrGener_ETC___d447 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h16419) : 0u;
  DEF_memPortal_memslave_rs_first__84_EQ_6___d402 = DEF_x__h15801 == (tUInt8)6u;
  DEF__theResult___snd__h16268 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 ? 0u : 4294967295u;
  DEF_v___1__h16353 = DEF__theResult___snd__h16268 + 1u;
  switch (DEF_addr__h16183) {
  case (tUInt8)24u:
    DEF_y_avValue_data__h16187 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 ? DEF_v___1__h16353 : 0u;
    break;
  case (tUInt8)20u:
    DEF_y_avValue_data__h16187 = DEF_v___1__h16360;
    break;
  case (tUInt8)16u:
    DEF_y_avValue_data__h16187 = DEF_v___1__h16363;
    break;
  case (tUInt8)12u:
    DEF_y_avValue_data__h16187 = DEF_v___1__h16366;
    break;
  case (tUInt8)8u:
    DEF_y_avValue_data__h16187 = 7u;
    break;
  case (tUInt8)4u:
    DEF_y_avValue_data__h16187 = DEF_memPortal_ctrlPort_interruptEnableReg__h16376 ? 1u : 0u;
    break;
  case (tUInt8)0u:
    DEF_y_avValue_data__h16187 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 ? 1u : 0u;
    break;
  default:
    DEF_y_avValue_data__h16187 = 5899680u;
  }
  switch (DEF_x__h15801) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16187;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16194;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16201;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16208;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16215;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = DEF_y_avValue_data__h16222;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = (tUInt32)(DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d472 >> 7u);
    break;
  default:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475 = 2863311530u;
  }
  PORT_portalIfc_slave_read_server_readData_get = 549755813887llu & (((((tUInt64)(DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d475)) << 7u) | (((tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d484)) << 1u)) | (tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d493));
  DEF_memPortal_memslave_rs_first__84_EQ_5___d401 = DEF_x__h15801 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__84_EQ_4___d400 = DEF_x__h15801 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__84_EQ_3___d399 = DEF_x__h15801 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__84_EQ_2___d398 = DEF_x__h15801 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__84_EQ_1___d397 = DEF_x__h15801 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__84_EQ_0___d395 = DEF_x__h15801 == (tUInt8)0u;
  if (DEF_memPortal_memslave_rs_first__84_EQ_0___d395)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_1___d397)
    INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_2___d398)
    INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_3___d399)
    INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_4___d400)
    INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_5___d401)
    INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  INST_memPortal_memslave_rs.METH_deq();
  if (DEF_memPortal_memslave_rs_first__84_EQ_6___d402)
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_deq();
  return PORT_portalIfc_slave_read_server_readData_get;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readData_get;
  DEF_memPortal_memslave_rs_i_notEmpty____d383 = INST_memPortal_memslave_rs.METH_i_notEmpty();
  DEF_x__h15801 = INST_memPortal_memslave_rs.METH_first();
  switch (DEF_x__h15801) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)6u:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_i_notEmpty();
    break;
  default:
    DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get = DEF_memPortal_memslave_rs_i_notEmpty____d383 && DEF_CASE_memPortal_memslave_rs_first__84_0_memPort_ETC___d501;
  PORT_RDY_portalIfc_slave_read_server_readData_get = DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  return PORT_RDY_portalIfc_slave_read_server_readData_get;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d505;
  tUInt8 DEF_x__h16869;
  tUInt8 DEF_req_burstLen__h16791;
  tUInt32 DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d502;
  DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d502 = (tUInt32)(4194303u & ARG_portalIfc_slave_write_server_writeReq_put);
  DEF_req_burstLen__h16791 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_write_server_writeReq_put >> 6u));
  DEF_x__h16869 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_write_server_writeReq_put >> 22u));
  DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d505 = !(DEF_req_burstLen__h16791 <= (tUInt8)4u);
  INST_memPortal_memslave_req_aws.METH_enq(DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d502);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d505)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_req_burstLen__h16791);
  INST_memPortal_memslave_ws.METH_enq(DEF_x__h16869);
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeReq_put;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put = INST_memPortal_memslave_req_aws.METH_i_notFull() && INST_memPortal_memslave_ws.METH_i_notFull();
  PORT_RDY_portalIfc_slave_write_server_writeReq_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  return PORT_RDY_portalIfc_slave_write_server_writeReq_put;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put)
{
  tUInt8 DEF_p_inputPipes_0_notFull__06_AND_memPortal_memsl_ETC___d513;
  tUInt8 DEF_p_inputPipes_1_notFull__08_AND_memPortal_memsl_ETC___d519;
  tUInt8 DEF_p_inputPipes_2_notFull__10_AND_memPortal_memsl_ETC___d524;
  tUInt8 DEF_p_inputPipes_3_notFull__12_AND_memPortal_memsl_ETC___d529;
  tUInt8 DEF_p_inputPipes_4_notFull__14_AND_memPortal_memsl_ETC___d534;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d511;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d517;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d522;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d527;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d532;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d537;
  tUInt8 DEF_x__h17316;
  tUInt8 DEF_x__h17409;
  tUInt8 DEF_x__h17502;
  tUInt8 DEF_x__h17595;
  tUInt8 DEF_x__h17688;
  tUInt8 DEF_x__h17753;
  tUInt32 DEF_v__h17728;
  DEF_x__h16918 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h16419 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h16472 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h16525 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h16578 = INST_p.METH_inputPipes_3_notFull();
  DEF_x__h16631 = INST_p.METH_inputPipes_4_notFull();
  DEF_v__h17728 = (tUInt32)(ARG_portalIfc_slave_write_server_writeData_put >> 7u);
  DEF_x__h17753 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535 >> 1u));
  DEF_x__h17688 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530 >> 1u));
  DEF_x__h17595 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525 >> 1u));
  DEF_x__h17502 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520 >> 1u));
  DEF_x__h17409 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515 >> 1u));
  DEF_x__h17316 = (tUInt8)((tUInt8)63u & (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509 >> 1u));
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535);
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530);
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525);
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520);
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515);
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509);
  DEF_memPortal_memslave_ws_first__43_EQ_6___d360 = DEF_x__h16918 == (tUInt8)6u;
  DEF_memPortal_memslave_ws_first__43_EQ_5___d359 = DEF_x__h16918 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__43_EQ_4___d358 = DEF_x__h16918 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__43_EQ_3___d357 = DEF_x__h16918 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__43_EQ_1___d355 = DEF_x__h16918 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__43_EQ_2___d356 = DEF_x__h16918 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__43_EQ_0___d354 = DEF_x__h16918 == (tUInt8)0u;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d537 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 && DEF_memPortal_memslave_ws_first__43_EQ_6___d360;
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d532 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 && DEF_memPortal_memslave_ws_first__43_EQ_5___d359;
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d527 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 && DEF_memPortal_memslave_ws_first__43_EQ_4___d358;
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d522 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 && DEF_memPortal_memslave_ws_first__43_EQ_3___d357;
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d517 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 && DEF_memPortal_memslave_ws_first__43_EQ_2___d356;
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d511 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 && DEF_memPortal_memslave_ws_first__43_EQ_1___d355;
  DEF_p_inputPipes_4_notFull__14_AND_memPortal_memsl_ETC___d534 = DEF_x__h16631 && DEF_memPortal_memslave_ws_first__43_EQ_5___d359;
  DEF_p_inputPipes_3_notFull__12_AND_memPortal_memsl_ETC___d529 = DEF_x__h16578 && DEF_memPortal_memslave_ws_first__43_EQ_4___d358;
  DEF_p_inputPipes_2_notFull__10_AND_memPortal_memsl_ETC___d524 = DEF_x__h16525 && DEF_memPortal_memslave_ws_first__43_EQ_3___d357;
  DEF_p_inputPipes_1_notFull__08_AND_memPortal_memsl_ETC___d519 = DEF_x__h16472 && DEF_memPortal_memslave_ws_first__43_EQ_2___d356;
  DEF_p_inputPipes_0_notFull__06_AND_memPortal_memsl_ETC___d513 = DEF_x__h16419 && DEF_memPortal_memslave_ws_first__43_EQ_1___d355;
  if (DEF_memPortal_memslave_ws_first__43_EQ_0___d354)
    INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_enq(ARG_portalIfc_slave_write_server_writeData_put);
  if (DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d511)
    INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h17316);
  if (DEF_memPortal_memslave_ws_first__43_EQ_1___d355)
    INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_p_inputPipes_0_notFull__06_AND_memPortal_memsl_ETC___d513)
    INST_p.METH_inputPipes_0_enq(DEF_v__h17728);
  if (DEF_memPortal_memslave_ws_first__43_EQ_2___d356)
    INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d517)
    INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_enq(DEF_x__h17409);
  if (DEF_p_inputPipes_1_notFull__08_AND_memPortal_memsl_ETC___d519)
    INST_p.METH_inputPipes_1_enq(DEF_v__h17728);
  if (DEF_memPortal_memslave_ws_first__43_EQ_3___d357)
    INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d522)
    INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_enq(DEF_x__h17502);
  if (DEF_p_inputPipes_2_notFull__10_AND_memPortal_memsl_ETC___d524)
    INST_p.METH_inputPipes_2_enq(DEF_v__h17728);
  if (DEF_memPortal_memslave_ws_first__43_EQ_4___d358)
    INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d527)
    INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_enq(DEF_x__h17595);
  if (DEF_p_inputPipes_3_notFull__12_AND_memPortal_memsl_ETC___d529)
    INST_p.METH_inputPipes_3_enq(DEF_v__h17728);
  if (DEF_memPortal_memslave_ws_first__43_EQ_5___d359)
    INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d532)
    INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_enq(DEF_x__h17688);
  if (DEF_p_inputPipes_4_notFull__14_AND_memPortal_memsl_ETC___d534)
    INST_p.METH_inputPipes_4_enq(DEF_v__h17728);
  if (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d537)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h17753);
  if (DEF_memPortal_memslave_ws_first__43_EQ_6___d360)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeData_put()
{
  tUInt8 DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeData_put;
  DEF_memPortal_memslave_ws_i_notEmpty____d341 = INST_memPortal_memslave_ws.METH_i_notEmpty();
  DEF_p_RDY_inputPipes_4_enq____d413 = INST_p.METH_RDY_inputPipes_4_enq();
  DEF_p_RDY_inputPipes_3_enq____d411 = INST_p.METH_RDY_inputPipes_3_enq();
  DEF_p_RDY_inputPipes_2_enq____d409 = INST_p.METH_RDY_inputPipes_2_enq();
  DEF_p_RDY_inputPipes_1_enq____d407 = INST_p.METH_RDY_inputPipes_1_enq();
  DEF_p_RDY_inputPipes_0_enq____d405 = INST_p.METH_RDY_inputPipes_0_enq();
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h16918 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h16419 = INST_p.METH_inputPipes_0_notFull();
  DEF_x__h16472 = INST_p.METH_inputPipes_1_notFull();
  DEF_x__h16525 = INST_p.METH_inputPipes_2_notFull();
  DEF_x__h16578 = INST_p.METH_inputPipes_3_notFull();
  DEF_x__h16631 = INST_p.METH_inputPipes_4_notFull();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535);
  DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530);
  DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525);
  DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520);
  DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515);
  DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 = (tUInt8)((tUInt8)1u & DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509);
  switch (DEF_x__h16918) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_i_notFull();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h16419 || DEF_p_RDY_inputPipes_0_enq____d405) && (!DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 || INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h16472 || DEF_p_RDY_inputPipes_1_enq____d407) && (!DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 || INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h16525 || DEF_p_RDY_inputPipes_2_enq____d409) && (!DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 || INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h16578 || DEF_p_RDY_inputPipes_3_enq____d411) && (!DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 || INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && ((!DEF_x__h16631 || DEF_p_RDY_inputPipes_4_enq____d413) && (!DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 || INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.METH_i_notFull()));
    break;
  case (tUInt8)6u:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 || INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull());
    break;
  default:
    DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put = DEF_memPortal_memslave_ws_i_notEmpty____d341 && DEF_CASE_memPortal_memslave_ws_first__43_0_memPort_ETC___d585;
  PORT_RDY_portalIfc_slave_write_server_writeData_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  return PORT_RDY_portalIfc_slave_write_server_writeData_put;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  tUInt8 PORT_portalIfc_slave_write_server_writeDone_get;
  DEF_portalIfc_slave_write_server_writeDone_get__avValue1 = INST_memPortal_memslave_doneFifo.METH_first();
  PORT_portalIfc_slave_write_server_writeDone_get = DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  INST_memPortal_memslave_doneFifo.METH_deq();
  return PORT_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeDone_get;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get = INST_memPortal_memslave_doneFifo.METH_i_notEmpty();
  PORT_RDY_portalIfc_slave_write_server_writeDone_get = DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  return PORT_RDY_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_portalIfc_interrupt__read()
{
  tUInt8 PORT_portalIfc_interrupt__read;
  DEF_memPortal_ctrlPort_interruptEnableReg__h16376 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = INST_memPortal_putFailedIndicationFifo.METH_notEmpty();
  PORT_portalIfc_interrupt__read = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 && DEF_memPortal_ctrlPort_interruptEnableReg__h16376;
  return PORT_portalIfc_interrupt__read;
}

tUInt8 MOD_mkDmaConfigWrapperMemPortalPipes::METH_RDY_portalIfc_interrupt__read()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_interrupt__read;
  tUInt8 PORT_RDY_portalIfc_interrupt__read;
  DEF_CAN_FIRE_portalIfc_interrupt__read = (tUInt8)1u;
  PORT_RDY_portalIfc_interrupt__read = DEF_CAN_FIRE_portalIfc_interrupt__read;
  return PORT_RDY_portalIfc_interrupt__read;
}


/* Reset routines */

void MOD_mkDmaConfigWrapperMemPortalPipes::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_p.reset_RST_N(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_putFailedIndicationFifo.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_ws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_rs.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_aws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_ars.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_doneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_underflowReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDmaConfigWrapperMemPortalPipes::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDmaConfigWrapperMemPortalPipes::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_doneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_req_ars.dump_state(indent + 2u);
  INST_memPortal_memslave_req_aws.dump_state(indent + 2u);
  INST_memPortal_memslave_rs.dump_state(indent + 2u);
  INST_memPortal_memslave_ws.dump_state(indent + 2u);
  INST_memPortal_putFailedIndicationFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_state(indent + 2u);
  INST_p.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDmaConfigWrapperMemPortalPipes::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 159u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_interruptEnableReg__h16376", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_0___d395", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_1___d397", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_2___d398", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_3___d399", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_4___d400", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_5___d401", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__84_EQ_6___d402", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_i_notEmpty____d383", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_0___d354", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_1___d355", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_2___d356", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_3___d357", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_4___d358", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_5___d359", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__43_EQ_6___d360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_i_notEmpty____d341", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_putFailedIndicationFifo_notEmpty____d277", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_0_enq____d405", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_1_enq____d407", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_2_enq____d409", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_3_enq____d411", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_RDY_inputPipes_4_enq____d413", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15801", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16419", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16525", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16578", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16631", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16918", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipes_region_PipeOut_first", 320u);
  vcd_write_def(sim_hdl, num++, "pipes_requestSizeBits", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipes_sglist_PipeOut_first", 160u);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_doneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_ars.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_aws.dump_VCD_defs(num);
  num = INST_memPortal_memslave_rs.dump_VCD_defs(num);
  num = INST_memPortal_memslave_ws.dump_VCD_defs(num);
  num = INST_memPortal_putFailedIndicationFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_p.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDmaConfigWrapperMemPortalPipes::dump_VCD(tVCDDumpType dt,
						    unsigned int levels,
						    MOD_mkDmaConfigWrapperMemPortalPipes &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::vcd_defs(tVCDDumpType dt,
						    MOD_mkDmaConfigWrapperMemPortalPipes &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 320u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329, 23u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330, 1u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_interruptEnableReg__h16376) != DEF_memPortal_ctrlPort_interruptEnableReg__h16376)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_interruptEnableReg__h16376, 1u);
	backing.DEF_memPortal_ctrlPort_interruptEnableReg__h16376 = DEF_memPortal_ctrlPort_interruptEnableReg__h16376;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268, 8u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_0___d395) != DEF_memPortal_memslave_rs_first__84_EQ_0___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_0___d395, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_0___d395 = DEF_memPortal_memslave_rs_first__84_EQ_0___d395;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_1___d397) != DEF_memPortal_memslave_rs_first__84_EQ_1___d397)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_1___d397, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_1___d397 = DEF_memPortal_memslave_rs_first__84_EQ_1___d397;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_2___d398) != DEF_memPortal_memslave_rs_first__84_EQ_2___d398)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_2___d398, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_2___d398 = DEF_memPortal_memslave_rs_first__84_EQ_2___d398;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_3___d399) != DEF_memPortal_memslave_rs_first__84_EQ_3___d399)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_3___d399, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_3___d399 = DEF_memPortal_memslave_rs_first__84_EQ_3___d399;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_4___d400) != DEF_memPortal_memslave_rs_first__84_EQ_4___d400)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_4___d400, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_4___d400 = DEF_memPortal_memslave_rs_first__84_EQ_4___d400;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_5___d401) != DEF_memPortal_memslave_rs_first__84_EQ_5___d401)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_5___d401, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_5___d401 = DEF_memPortal_memslave_rs_first__84_EQ_5___d401;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__84_EQ_6___d402) != DEF_memPortal_memslave_rs_first__84_EQ_6___d402)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__84_EQ_6___d402, 1u);
	backing.DEF_memPortal_memslave_rs_first__84_EQ_6___d402 = DEF_memPortal_memslave_rs_first__84_EQ_6___d402;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_i_notEmpty____d383) != DEF_memPortal_memslave_rs_i_notEmpty____d383)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_i_notEmpty____d383, 1u);
	backing.DEF_memPortal_memslave_rs_i_notEmpty____d383 = DEF_memPortal_memslave_rs_i_notEmpty____d383;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_0___d354) != DEF_memPortal_memslave_ws_first__43_EQ_0___d354)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_0___d354, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_0___d354 = DEF_memPortal_memslave_ws_first__43_EQ_0___d354;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_1___d355) != DEF_memPortal_memslave_ws_first__43_EQ_1___d355)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_1___d355, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_1___d355 = DEF_memPortal_memslave_ws_first__43_EQ_1___d355;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_2___d356) != DEF_memPortal_memslave_ws_first__43_EQ_2___d356)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_2___d356, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_2___d356 = DEF_memPortal_memslave_ws_first__43_EQ_2___d356;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_3___d357) != DEF_memPortal_memslave_ws_first__43_EQ_3___d357)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_3___d357, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_3___d357 = DEF_memPortal_memslave_ws_first__43_EQ_3___d357;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_4___d358) != DEF_memPortal_memslave_ws_first__43_EQ_4___d358)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_4___d358, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_4___d358 = DEF_memPortal_memslave_ws_first__43_EQ_4___d358;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_5___d359) != DEF_memPortal_memslave_ws_first__43_EQ_5___d359)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_5___d359, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_5___d359 = DEF_memPortal_memslave_ws_first__43_EQ_5___d359;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__43_EQ_6___d360) != DEF_memPortal_memslave_ws_first__43_EQ_6___d360)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__43_EQ_6___d360, 1u);
	backing.DEF_memPortal_memslave_ws_first__43_EQ_6___d360 = DEF_memPortal_memslave_ws_first__43_EQ_6___d360;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_i_notEmpty____d341) != DEF_memPortal_memslave_ws_i_notEmpty____d341)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_i_notEmpty____d341, 1u);
	backing.DEF_memPortal_memslave_ws_i_notEmpty____d341 = DEF_memPortal_memslave_ws_i_notEmpty____d341;
      }
      ++num;
      if ((backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d277) != DEF_memPortal_putFailedIndicationFifo_notEmpty____d277)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_putFailedIndicationFifo_notEmpty____d277, 1u);
	backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509) != DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509, 23u);
	backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510) != DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510, 1u);
	backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515) != DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515, 23u);
	backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516) != DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516, 1u);
	backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520) != DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520, 23u);
	backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521) != DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521, 1u);
	backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525) != DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525, 23u);
	backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526) != DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526, 1u);
	backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530) != DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530, 23u);
	backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530;
      }
      ++num;
      if ((backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531) != DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531, 1u);
	backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_0_enq____d405) != DEF_p_RDY_inputPipes_0_enq____d405)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_0_enq____d405, 1u);
	backing.DEF_p_RDY_inputPipes_0_enq____d405 = DEF_p_RDY_inputPipes_0_enq____d405;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_1_enq____d407) != DEF_p_RDY_inputPipes_1_enq____d407)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_1_enq____d407, 1u);
	backing.DEF_p_RDY_inputPipes_1_enq____d407 = DEF_p_RDY_inputPipes_1_enq____d407;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_2_enq____d409) != DEF_p_RDY_inputPipes_2_enq____d409)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_2_enq____d409, 1u);
	backing.DEF_p_RDY_inputPipes_2_enq____d409 = DEF_p_RDY_inputPipes_2_enq____d409;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_3_enq____d411) != DEF_p_RDY_inputPipes_3_enq____d411)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_3_enq____d411, 1u);
	backing.DEF_p_RDY_inputPipes_3_enq____d411 = DEF_p_RDY_inputPipes_3_enq____d411;
      }
      ++num;
      if ((backing.DEF_p_RDY_inputPipes_4_enq____d413) != DEF_p_RDY_inputPipes_4_enq____d413)
      {
	vcd_write_val(sim_hdl, num, DEF_p_RDY_inputPipes_4_enq____d413, 1u);
	backing.DEF_p_RDY_inputPipes_4_enq____d413 = DEF_p_RDY_inputPipes_4_enq____d413;
      }
      ++num;
      if ((backing.DEF_x__h15801) != DEF_x__h15801)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15801, 3u);
	backing.DEF_x__h15801 = DEF_x__h15801;
      }
      ++num;
      if ((backing.DEF_x__h16419) != DEF_x__h16419)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16419, 1u);
	backing.DEF_x__h16419 = DEF_x__h16419;
      }
      ++num;
      if ((backing.DEF_x__h16472) != DEF_x__h16472)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16472, 1u);
	backing.DEF_x__h16472 = DEF_x__h16472;
      }
      ++num;
      if ((backing.DEF_x__h16525) != DEF_x__h16525)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16525, 1u);
	backing.DEF_x__h16525 = DEF_x__h16525;
      }
      ++num;
      if ((backing.DEF_x__h16578) != DEF_x__h16578)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16578, 1u);
	backing.DEF_x__h16578 = DEF_x__h16578;
      }
      ++num;
      if ((backing.DEF_x__h16631) != DEF_x__h16631)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16631, 1u);
	backing.DEF_x__h16631 = DEF_x__h16631;
      }
      ++num;
      if ((backing.DEF_x__h16918) != DEF_x__h16918)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16918, 3u);
	backing.DEF_x__h16918 = DEF_x__h16918;
      }
      ++num;
      if ((backing.PORT_pipes_region_PipeOut_first) != PORT_pipes_region_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_region_PipeOut_first, 320u);
	backing.PORT_pipes_region_PipeOut_first = PORT_pipes_region_PipeOut_first;
      }
      ++num;
      if ((backing.PORT_pipes_requestSizeBits) != PORT_pipes_requestSizeBits)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_requestSizeBits, 160u);
	backing.PORT_pipes_requestSizeBits = PORT_pipes_requestSizeBits;
      }
      ++num;
      if ((backing.PORT_pipes_sglist_PipeOut_first) != PORT_pipes_sglist_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_pipes_sglist_PipeOut_first, 160u);
	backing.PORT_pipes_sglist_PipeOut_first = PORT_pipes_sglist_PipeOut_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329, 23u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330, 1u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_interruptEnableReg__h16376, 1u);
      backing.DEF_memPortal_ctrlPort_interruptEnableReg__h16376 = DEF_memPortal_ctrlPort_interruptEnableReg__h16376;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268, 8u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_0___d395, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_0___d395 = DEF_memPortal_memslave_rs_first__84_EQ_0___d395;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_1___d397, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_1___d397 = DEF_memPortal_memslave_rs_first__84_EQ_1___d397;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_2___d398, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_2___d398 = DEF_memPortal_memslave_rs_first__84_EQ_2___d398;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_3___d399, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_3___d399 = DEF_memPortal_memslave_rs_first__84_EQ_3___d399;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_4___d400, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_4___d400 = DEF_memPortal_memslave_rs_first__84_EQ_4___d400;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_5___d401, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_5___d401 = DEF_memPortal_memslave_rs_first__84_EQ_5___d401;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__84_EQ_6___d402, 1u);
      backing.DEF_memPortal_memslave_rs_first__84_EQ_6___d402 = DEF_memPortal_memslave_rs_first__84_EQ_6___d402;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_i_notEmpty____d383, 1u);
      backing.DEF_memPortal_memslave_rs_i_notEmpty____d383 = DEF_memPortal_memslave_rs_i_notEmpty____d383;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_0___d354, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_0___d354 = DEF_memPortal_memslave_ws_first__43_EQ_0___d354;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_1___d355, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_1___d355 = DEF_memPortal_memslave_ws_first__43_EQ_1___d355;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_2___d356, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_2___d356 = DEF_memPortal_memslave_ws_first__43_EQ_2___d356;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_3___d357, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_3___d357 = DEF_memPortal_memslave_ws_first__43_EQ_3___d357;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_4___d358, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_4___d358 = DEF_memPortal_memslave_ws_first__43_EQ_4___d358;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_5___d359, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_5___d359 = DEF_memPortal_memslave_ws_first__43_EQ_5___d359;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__43_EQ_6___d360, 1u);
      backing.DEF_memPortal_memslave_ws_first__43_EQ_6___d360 = DEF_memPortal_memslave_ws_first__43_EQ_6___d360;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_i_notEmpty____d341, 1u);
      backing.DEF_memPortal_memslave_ws_i_notEmpty____d341 = DEF_memPortal_memslave_ws_i_notEmpty____d341;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_putFailedIndicationFifo_notEmpty____d277, 1u);
      backing.DEF_memPortal_putFailedIndicationFifo_notEmpty____d277 = DEF_memPortal_putFailedIndicationFifo_notEmpty____d277;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509, 23u);
      backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510, 1u);
      backing.DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510 = DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515, 23u);
      backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516, 1u);
      backing.DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516 = DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520, 23u);
      backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521, 1u);
      backing.DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521 = DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525, 23u);
      backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526, 1u);
      backing.DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526 = DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530, 23u);
      backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531, 1u);
      backing.DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531 = DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_0_enq____d405, 1u);
      backing.DEF_p_RDY_inputPipes_0_enq____d405 = DEF_p_RDY_inputPipes_0_enq____d405;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_1_enq____d407, 1u);
      backing.DEF_p_RDY_inputPipes_1_enq____d407 = DEF_p_RDY_inputPipes_1_enq____d407;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_2_enq____d409, 1u);
      backing.DEF_p_RDY_inputPipes_2_enq____d409 = DEF_p_RDY_inputPipes_2_enq____d409;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_3_enq____d411, 1u);
      backing.DEF_p_RDY_inputPipes_3_enq____d411 = DEF_p_RDY_inputPipes_3_enq____d411;
      vcd_write_val(sim_hdl, num++, DEF_p_RDY_inputPipes_4_enq____d413, 1u);
      backing.DEF_p_RDY_inputPipes_4_enq____d413 = DEF_p_RDY_inputPipes_4_enq____d413;
      vcd_write_val(sim_hdl, num++, DEF_x__h15801, 3u);
      backing.DEF_x__h15801 = DEF_x__h15801;
      vcd_write_val(sim_hdl, num++, DEF_x__h16419, 1u);
      backing.DEF_x__h16419 = DEF_x__h16419;
      vcd_write_val(sim_hdl, num++, DEF_x__h16472, 1u);
      backing.DEF_x__h16472 = DEF_x__h16472;
      vcd_write_val(sim_hdl, num++, DEF_x__h16525, 1u);
      backing.DEF_x__h16525 = DEF_x__h16525;
      vcd_write_val(sim_hdl, num++, DEF_x__h16578, 1u);
      backing.DEF_x__h16578 = DEF_x__h16578;
      vcd_write_val(sim_hdl, num++, DEF_x__h16631, 1u);
      backing.DEF_x__h16631 = DEF_x__h16631;
      vcd_write_val(sim_hdl, num++, DEF_x__h16918, 3u);
      backing.DEF_x__h16918 = DEF_x__h16918;
      vcd_write_val(sim_hdl, num++, PORT_pipes_region_PipeOut_first, 320u);
      backing.PORT_pipes_region_PipeOut_first = PORT_pipes_region_PipeOut_first;
      vcd_write_val(sim_hdl, num++, PORT_pipes_requestSizeBits, 160u);
      backing.PORT_pipes_requestSizeBits = PORT_pipes_requestSizeBits;
      vcd_write_val(sim_hdl, num++, PORT_pipes_sglist_PipeOut_first, 160u);
      backing.PORT_pipes_sglist_PipeOut_first = PORT_pipes_sglist_PipeOut_first;
    }
}

void MOD_mkDmaConfigWrapperMemPortalPipes::vcd_prims(tVCDDumpType dt,
						     MOD_mkDmaConfigWrapperMemPortalPipes &backing)
{
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD(dt,
								 backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD(dt,
								   backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD(dt,
								  backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD(dt,
						      backing.INST_memPortal_ctrlPort_interruptEnableReg);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD(dt,
							  backing.INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD(dt,
							backing.INST_memPortal_ctrlPort_outOfRangeWriteCount);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD(dt,
							 backing.INST_memPortal_ctrlPort_underflowReadCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_memslave_doneFifo.dump_VCD(dt, backing.INST_memPortal_memslave_doneFifo);
  INST_memPortal_memslave_req_ars.dump_VCD(dt, backing.INST_memPortal_memslave_req_ars);
  INST_memPortal_memslave_req_aws.dump_VCD(dt, backing.INST_memPortal_memslave_req_aws);
  INST_memPortal_memslave_rs.dump_VCD(dt, backing.INST_memPortal_memslave_rs);
  INST_memPortal_memslave_ws.dump_VCD(dt, backing.INST_memPortal_memslave_ws);
  INST_memPortal_putFailedIndicationFifo.dump_VCD(dt, backing.INST_memPortal_putFailedIndicationFifo);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_0_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_0_putFailedFifo);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_1_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_1_putFailedFifo);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_2_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_2_putFailedFifo);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_3_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_3_putFailedFifo);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									   backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									     backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										 backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									    backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										  backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									       backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									      backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										backing.INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo.dump_VCD(dt,
							       backing.INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo);
  INST_memPortal_requestMemSlaves_4_putFailedFifo.dump_VCD(dt,
							   backing.INST_memPortal_requestMemSlaves_4_putFailedFifo);
}

void MOD_mkDmaConfigWrapperMemPortalPipes::vcd_submodules(tVCDDumpType dt,
							  unsigned int levels,
							  MOD_mkDmaConfigWrapperMemPortalPipes &backing)
{
  INST_p.dump_VCD(dt, levels, backing.INST_p);
}
