@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x513 at PC=0x0
@line:5591  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @3.00: [Decoder]	Forwarding data: imm=0x0 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:144   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0x793 at PC=0x4
@line:5591  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @4.00: [Decoder]	Forwarding data: imm=0x0 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @4.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1080  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @4.00: [Executor]	EX: Bypass Update: 0x0
@line:1345  Cycle @4.00: [Executor]	EX: ALU Result: 0x0
@line:1413  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:1586  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:144   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @5.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @5.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1080  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @5.00: [Executor]	EX: Bypass Update: 0x0
@line:1345  Cycle @5.00: [Executor]	EX: ALU Result: 0x0
@line:1413  Cycle @5.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:1586  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x0
@line:144   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=0
@line:262   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @6.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @6.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @6.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @6.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @6.00: [WB]	WB: Write x10 <= 0x0
@line:144   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @7.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @7.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:313   Cycle @7.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @7.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1080  Cycle @7.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @7.00: [Executor]	EX: Bypass Update: 0x0
@line:1345  Cycle @7.00: [Executor]	EX: ALU Result: 0x0
@line:1413  Cycle @7.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @7.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @7.00: [WB]	WB: Write x15 <= 0x0
@line:144   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=15
@line:262   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @8.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @8.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @8.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @8.00: [Executor]	EX: Bypass Update: 0x1
@line:1345  Cycle @8.00: [Executor]	EX: ALU Result: 0x1
@line:1413  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @8.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @8.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:5591  Cycle @9.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @9.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x0 rs2_data=0x0 Imm=0xfffffff4
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @9.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1)
@line:327   Cycle @9.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @9.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @9.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @9.00: [Executor]	EX: Bypass Update: 0xffffff9c
@line:1345  Cycle @9.00: [Executor]	EX: ALU Result: 0xffffff9c
@line:1413  Cycle @9.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @9.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @9.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @9.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @9.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @9.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @9.00: [WB]	WB: Write x10 <= 0x0
@line:144   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5591  Cycle @10.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @10.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @10.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @10.00: [Executor]	EX: Flush
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @10.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @10.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1230  Cycle @10.00: [Executor]	EX: ALU Operation: SYS
@line:1335  Cycle @10.00: [Executor]	EX: Bypass Update: 0x1
@line:1345  Cycle @10.00: [Executor]	EX: ALU Result: 0x1
@line:1413  Cycle @10.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x18
@line:1586  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0xffffff9c
@line:30    Cycle @10.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @10.00: [WB]	WB: Write x15 <= 0x1
@line:144   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @10.00: [Fetcher_Impl]	IF: Flush to 0x8
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:137   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @11.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @11.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @11.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @11.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @11.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1245  Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1335  Cycle @11.00: [Executor]	EX: Bypass Update: 0x0
@line:1345  Cycle @11.00: [Executor]	EX: ALU Result: 0x0
@line:1413  Cycle @11.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x1c
@line:1586  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @11.00: [WB]	Input: rd=x0 wdata=0xffffff9c
@line:144   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @12.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @12.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x1
@line:74    Cycle @12.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @12.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @12.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @12.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @12.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @12.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0x1
@line:144   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @13.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x1 Imm=0x0
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @13.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1080  Cycle @13.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @13.00: [Executor]	EX: Bypass Update: 0x1
@line:1345  Cycle @13.00: [Executor]	EX: ALU Result: 0x1
@line:1413  Cycle @13.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @13.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @13.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @13.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @14.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @14.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0x65
@line:74    Cycle @14.00: [Executor]	Input: pc=0x10 rs1_data=0x1 rs2_data=0x0 Imm=0x1
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @14.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @14.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @14.00: [Executor]	EX: Bypass Update: 0x2
@line:1345  Cycle @14.00: [Executor]	EX: ALU Result: 0x2
@line:1413  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @14.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @14.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @15.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @15.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @15.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @15.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2)
@line:327   Cycle @15.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @15.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @15.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @15.00: [Executor]	EX: Bypass Update: 0xffffff9d
@line:1345  Cycle @15.00: [Executor]	EX: ALU Result: 0xffffff9d
@line:1413  Cycle @15.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @15.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @15.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @15.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @15.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @15.00: [WB]	Input: rd=x10 wdata=0x1
@line:35    Cycle @15.00: [WB]	WB: Write x10 <= 0x1
@line:144   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @16.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x1
@line:74    Cycle @16.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @16.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @16.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @16.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @16.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @16.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @16.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0xffffff9d
@line:30    Cycle @16.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @16.00: [WB]	WB: Write x15 <= 0x2
@line:144   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @17.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @17.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @17.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x1 Imm=0x0
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @17.00: [Executor]	EX: RS2 source: WB Bypass (0x2)
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @17.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:1080  Cycle @17.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @17.00: [Executor]	EX: Bypass Update: 0x3
@line:1345  Cycle @17.00: [Executor]	EX: ALU Result: 0x3
@line:1413  Cycle @17.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @17.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @17.00: [WB]	Input: rd=x0 wdata=0xffffff9d
@line:144   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @17.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @18.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @18.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0x65
@line:74    Cycle @18.00: [Executor]	Input: pc=0x10 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @18.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @18.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @18.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @18.00: [Executor]	EX: Bypass Update: 0x3
@line:1345  Cycle @18.00: [Executor]	EX: ALU Result: 0x3
@line:1413  Cycle @18.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @18.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @18.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @18.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @19.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @19.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @19.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3)
@line:327   Cycle @19.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @19.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @19.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @19.00: [Executor]	EX: Bypass Update: 0xffffff9e
@line:1345  Cycle @19.00: [Executor]	EX: ALU Result: 0xffffff9e
@line:1413  Cycle @19.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @19.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @19.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @19.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @19.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @19.00: [WB]	Input: rd=x10 wdata=0x3
@line:35    Cycle @19.00: [WB]	WB: Write x10 <= 0x3
@line:144   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @19.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @20.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @20.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x3 rs2_data=0x2
@line:74    Cycle @20.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @20.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @20.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @20.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @20.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @20.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @20.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0xffffff9e
@line:30    Cycle @20.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @20.00: [WB]	WB: Write x15 <= 0x3
@line:144   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @21.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @21.00: [Executor]	Input: pc=0xc rs1_data=0x3 rs2_data=0x2 Imm=0x0
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @21.00: [Executor]	EX: RS2 source: WB Bypass (0x3)
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @21.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:1080  Cycle @21.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @21.00: [Executor]	EX: Bypass Update: 0x6
@line:1345  Cycle @21.00: [Executor]	EX: ALU Result: 0x6
@line:1413  Cycle @21.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @21.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @21.00: [WB]	Input: rd=x0 wdata=0xffffff9e
@line:144   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @21.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @22.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @22.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0x65
@line:74    Cycle @22.00: [Executor]	Input: pc=0x10 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @22.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @22.00: [Executor]	EX: Bypass Update: 0x4
@line:1345  Cycle @22.00: [Executor]	EX: ALU Result: 0x4
@line:1413  Cycle @22.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @22.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @22.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @23.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @23.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @23.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4)
@line:327   Cycle @23.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @23.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @23.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @23.00: [Executor]	EX: Bypass Update: 0xffffff9f
@line:1345  Cycle @23.00: [Executor]	EX: ALU Result: 0xffffff9f
@line:1413  Cycle @23.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @23.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @23.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @23.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @23.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @23.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @23.00: [WB]	Input: rd=x10 wdata=0x6
@line:35    Cycle @23.00: [WB]	WB: Write x10 <= 0x6
@line:144   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @23.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @24.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @24.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x6 rs2_data=0x3
@line:74    Cycle @24.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @24.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @24.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @24.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0xffffff9f
@line:30    Cycle @24.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @24.00: [WB]	WB: Write x15 <= 0x4
@line:144   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @25.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @25.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @25.00: [Executor]	Input: pc=0xc rs1_data=0x6 rs2_data=0x3 Imm=0x0
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @25.00: [Executor]	EX: RS2 source: WB Bypass (0x4)
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @25.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:1080  Cycle @25.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @25.00: [Executor]	EX: Bypass Update: 0xa
@line:1345  Cycle @25.00: [Executor]	EX: ALU Result: 0xa
@line:1413  Cycle @25.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @25.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @25.00: [WB]	Input: rd=x0 wdata=0xffffff9f
@line:144   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @25.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @26.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @26.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0x65
@line:74    Cycle @26.00: [Executor]	Input: pc=0x10 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @26.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @26.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @26.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @26.00: [Executor]	EX: Bypass Update: 0x5
@line:1345  Cycle @26.00: [Executor]	EX: ALU Result: 0x5
@line:1413  Cycle @26.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @26.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @26.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @26.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @27.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @27.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @27.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5)
@line:327   Cycle @27.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @27.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @27.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @27.00: [Executor]	EX: Bypass Update: 0xffffffa0
@line:1345  Cycle @27.00: [Executor]	EX: ALU Result: 0xffffffa0
@line:1413  Cycle @27.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @27.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @27.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @27.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @27.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @27.00: [WB]	Input: rd=x10 wdata=0xa
@line:35    Cycle @27.00: [WB]	WB: Write x10 <= 0xa
@line:144   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @28.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xa rs2_data=0x4
@line:74    Cycle @28.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @28.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @28.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @28.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @28.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @28.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0xffffffa0
@line:30    Cycle @28.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @28.00: [WB]	WB: Write x15 <= 0x5
@line:144   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @29.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @29.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @29.00: [Executor]	Input: pc=0xc rs1_data=0xa rs2_data=0x4 Imm=0x0
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @29.00: [Executor]	EX: RS2 source: WB Bypass (0x5)
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @29.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:1080  Cycle @29.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @29.00: [Executor]	EX: Bypass Update: 0xf
@line:1345  Cycle @29.00: [Executor]	EX: ALU Result: 0xf
@line:1413  Cycle @29.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @29.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @29.00: [WB]	Input: rd=x0 wdata=0xffffffa0
@line:144   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @29.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @30.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @30.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0x65
@line:74    Cycle @30.00: [Executor]	Input: pc=0x10 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @30.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @30.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @30.00: [Executor]	EX: Bypass Update: 0x6
@line:1345  Cycle @30.00: [Executor]	EX: ALU Result: 0x6
@line:1413  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @30.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0xf
@line:30    Cycle @30.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @30.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @30.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @31.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @31.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @31.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @31.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x6)
@line:327   Cycle @31.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @31.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @31.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @31.00: [Executor]	EX: Bypass Update: 0xffffffa1
@line:1345  Cycle @31.00: [Executor]	EX: ALU Result: 0xffffffa1
@line:1413  Cycle @31.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @31.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @31.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @31.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @31.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @31.00: [WB]	Input: rd=x10 wdata=0xf
@line:35    Cycle @31.00: [WB]	WB: Write x10 <= 0xf
@line:144   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @31.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @32.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @32.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xf rs2_data=0x5
@line:74    Cycle @32.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @32.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @32.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @32.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @32.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @32.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @32.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0xffffffa1
@line:30    Cycle @32.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @32.00: [WB]	WB: Write x15 <= 0x6
@line:144   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @33.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @33.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @33.00: [Executor]	Input: pc=0xc rs1_data=0xf rs2_data=0x5 Imm=0x0
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @33.00: [Executor]	EX: RS2 source: WB Bypass (0x6)
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0xf)
@line:429   Cycle @33.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:1080  Cycle @33.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @33.00: [Executor]	EX: Bypass Update: 0x15
@line:1345  Cycle @33.00: [Executor]	EX: ALU Result: 0x15
@line:1413  Cycle @33.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @33.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @33.00: [WB]	Input: rd=x0 wdata=0xffffffa1
@line:144   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @33.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @34.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @34.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0x65
@line:74    Cycle @34.00: [Executor]	Input: pc=0x10 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @34.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @34.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @34.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @34.00: [Executor]	EX: Bypass Update: 0x7
@line:1345  Cycle @34.00: [Executor]	EX: ALU Result: 0x7
@line:1413  Cycle @34.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0x15
@line:30    Cycle @34.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @34.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @35.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @35.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x7)
@line:327   Cycle @35.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @35.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @35.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @35.00: [Executor]	EX: Bypass Update: 0xffffffa2
@line:1345  Cycle @35.00: [Executor]	EX: ALU Result: 0xffffffa2
@line:1413  Cycle @35.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @35.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @35.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @35.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @35.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @35.00: [WB]	Input: rd=x10 wdata=0x15
@line:35    Cycle @35.00: [WB]	WB: Write x10 <= 0x15
@line:144   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @36.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @36.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x15 rs2_data=0x6
@line:74    Cycle @36.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @36.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @36.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @36.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @36.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0xffffffa2
@line:30    Cycle @36.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @36.00: [WB]	WB: Write x15 <= 0x7
@line:144   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @37.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @37.00: [Executor]	Input: pc=0xc rs1_data=0x15 rs2_data=0x6 Imm=0x0
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @37.00: [Executor]	EX: RS2 source: WB Bypass (0x7)
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x15)
@line:429   Cycle @37.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:1080  Cycle @37.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @37.00: [Executor]	EX: Bypass Update: 0x1c
@line:1345  Cycle @37.00: [Executor]	EX: ALU Result: 0x1c
@line:1413  Cycle @37.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @37.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @37.00: [WB]	Input: rd=x0 wdata=0xffffffa2
@line:144   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @37.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @38.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @38.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0x65
@line:74    Cycle @38.00: [Executor]	Input: pc=0x10 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @38.00: [Executor]	EX: Bypass Update: 0x8
@line:1345  Cycle @38.00: [Executor]	EX: ALU Result: 0x8
@line:1413  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0x1c
@line:30    Cycle @38.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @38.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @39.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @39.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @39.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x8)
@line:327   Cycle @39.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @39.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @39.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @39.00: [Executor]	EX: Bypass Update: 0xffffffa3
@line:1345  Cycle @39.00: [Executor]	EX: ALU Result: 0xffffffa3
@line:1413  Cycle @39.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @39.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @39.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @39.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @39.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @39.00: [WB]	Input: rd=x10 wdata=0x1c
@line:35    Cycle @39.00: [WB]	WB: Write x10 <= 0x1c
@line:144   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @40.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1c rs2_data=0x7
@line:74    Cycle @40.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @40.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @40.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @40.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @40.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @40.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @40.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0xffffffa3
@line:30    Cycle @40.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @40.00: [WB]	WB: Write x15 <= 0x8
@line:144   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @41.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @41.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @41.00: [Executor]	Input: pc=0xc rs1_data=0x1c rs2_data=0x7 Imm=0x0
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @41.00: [Executor]	EX: RS2 source: WB Bypass (0x8)
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c)
@line:429   Cycle @41.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:1080  Cycle @41.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @41.00: [Executor]	EX: Bypass Update: 0x24
@line:1345  Cycle @41.00: [Executor]	EX: ALU Result: 0x24
@line:1413  Cycle @41.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @41.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @41.00: [WB]	Input: rd=x0 wdata=0xffffffa3
@line:144   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @41.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @42.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @42.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0x65
@line:74    Cycle @42.00: [Executor]	Input: pc=0x10 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @42.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @42.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @42.00: [Executor]	EX: Bypass Update: 0x9
@line:1345  Cycle @42.00: [Executor]	EX: ALU Result: 0x9
@line:1413  Cycle @42.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0x24
@line:30    Cycle @42.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @42.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @43.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @43.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @43.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @43.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:327   Cycle @43.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @43.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @43.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @43.00: [Executor]	EX: Bypass Update: 0xffffffa4
@line:1345  Cycle @43.00: [Executor]	EX: ALU Result: 0xffffffa4
@line:1413  Cycle @43.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @43.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @43.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @43.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @43.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @43.00: [WB]	Input: rd=x10 wdata=0x24
@line:35    Cycle @43.00: [WB]	WB: Write x10 <= 0x24
@line:144   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @44.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x24 rs2_data=0x8
@line:74    Cycle @44.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @44.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @44.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @44.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @44.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @44.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @44.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0xffffffa4
@line:30    Cycle @44.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @44.00: [WB]	WB: Write x15 <= 0x9
@line:144   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @45.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @45.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @45.00: [Executor]	Input: pc=0xc rs1_data=0x24 rs2_data=0x8 Imm=0x0
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @45.00: [Executor]	EX: RS2 source: WB Bypass (0x9)
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x24)
@line:429   Cycle @45.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:1080  Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @45.00: [Executor]	EX: Bypass Update: 0x2d
@line:1345  Cycle @45.00: [Executor]	EX: ALU Result: 0x2d
@line:1413  Cycle @45.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @45.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @45.00: [WB]	Input: rd=x0 wdata=0xffffffa4
@line:144   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @45.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @46.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @46.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0x65
@line:74    Cycle @46.00: [Executor]	Input: pc=0x10 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @46.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @46.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @46.00: [Executor]	EX: Bypass Update: 0xa
@line:1345  Cycle @46.00: [Executor]	EX: ALU Result: 0xa
@line:1413  Cycle @46.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0x2d
@line:30    Cycle @46.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @46.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @46.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @47.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @47.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @47.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xa)
@line:327   Cycle @47.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @47.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @47.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @47.00: [Executor]	EX: Bypass Update: 0xffffffa5
@line:1345  Cycle @47.00: [Executor]	EX: ALU Result: 0xffffffa5
@line:1413  Cycle @47.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @47.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @47.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @47.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @47.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @47.00: [WB]	Input: rd=x10 wdata=0x2d
@line:35    Cycle @47.00: [WB]	WB: Write x10 <= 0x2d
@line:144   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @47.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @48.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @48.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x2d rs2_data=0x9
@line:74    Cycle @48.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @48.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @48.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @48.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @48.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @48.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @48.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0xffffffa5
@line:30    Cycle @48.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @48.00: [WB]	WB: Write x15 <= 0xa
@line:144   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @49.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @49.00: [Executor]	Input: pc=0xc rs1_data=0x2d rs2_data=0x9 Imm=0x0
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @49.00: [Executor]	EX: RS2 source: WB Bypass (0xa)
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x2d)
@line:429   Cycle @49.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:1080  Cycle @49.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @49.00: [Executor]	EX: Bypass Update: 0x37
@line:1345  Cycle @49.00: [Executor]	EX: ALU Result: 0x37
@line:1413  Cycle @49.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @49.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @49.00: [WB]	Input: rd=x0 wdata=0xffffffa5
@line:144   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @49.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @50.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @50.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0x65
@line:74    Cycle @50.00: [Executor]	Input: pc=0x10 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @50.00: [Executor]	EX: Bypass Update: 0xb
@line:1345  Cycle @50.00: [Executor]	EX: ALU Result: 0xb
@line:1413  Cycle @50.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0x37
@line:30    Cycle @50.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @50.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @51.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @51.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @51.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xb)
@line:327   Cycle @51.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @51.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @51.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @51.00: [Executor]	EX: Bypass Update: 0xffffffa6
@line:1345  Cycle @51.00: [Executor]	EX: ALU Result: 0xffffffa6
@line:1413  Cycle @51.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @51.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @51.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @51.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @51.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @51.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @51.00: [WB]	Input: rd=x10 wdata=0x37
@line:35    Cycle @51.00: [WB]	WB: Write x10 <= 0x37
@line:144   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @51.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @52.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @52.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x37 rs2_data=0xa
@line:74    Cycle @52.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @52.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @52.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @52.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @52.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0xffffffa6
@line:30    Cycle @52.00: [WB]	Input: rd=x15 wdata=0xb
@line:35    Cycle @52.00: [WB]	WB: Write x15 <= 0xb
@line:144   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @53.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @53.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xb rs2_data=0x0
@line:74    Cycle @53.00: [Executor]	Input: pc=0xc rs1_data=0x37 rs2_data=0xa Imm=0x0
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @53.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x37)
@line:429   Cycle @53.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1080  Cycle @53.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @53.00: [Executor]	EX: Bypass Update: 0x42
@line:1345  Cycle @53.00: [Executor]	EX: ALU Result: 0x42
@line:1413  Cycle @53.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @53.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @53.00: [WB]	Input: rd=x0 wdata=0xffffffa6
@line:144   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @53.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @54.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @54.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xb rs2_data=0x65
@line:74    Cycle @54.00: [Executor]	Input: pc=0x10 rs1_data=0xb rs2_data=0x0 Imm=0x1
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:443   Cycle @54.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @54.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @54.00: [Executor]	EX: Bypass Update: 0xc
@line:1345  Cycle @54.00: [Executor]	EX: ALU Result: 0xc
@line:1413  Cycle @54.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0x42
@line:30    Cycle @54.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @54.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @54.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @55.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @55.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @55.00: [Executor]	Input: pc=0x14 rs1_data=0xb rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @55.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xc)
@line:327   Cycle @55.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0xc)
@line:429   Cycle @55.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @55.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @55.00: [Executor]	EX: Bypass Update: 0xffffffa7
@line:1345  Cycle @55.00: [Executor]	EX: ALU Result: 0xffffffa7
@line:1413  Cycle @55.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @55.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @55.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @55.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @55.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0xc
@line:30    Cycle @55.00: [WB]	Input: rd=x10 wdata=0x42
@line:35    Cycle @55.00: [WB]	WB: Write x10 <= 0x42
@line:144   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @56.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @56.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x42 rs2_data=0xb
@line:74    Cycle @56.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @56.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @56.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @56.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @56.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @56.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @56.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @56.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0xffffffa7
@line:30    Cycle @56.00: [WB]	Input: rd=x15 wdata=0xc
@line:35    Cycle @56.00: [WB]	WB: Write x15 <= 0xc
@line:144   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @57.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @57.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xc rs2_data=0x0
@line:74    Cycle @57.00: [Executor]	Input: pc=0xc rs1_data=0x42 rs2_data=0xb Imm=0x0
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @57.00: [Executor]	EX: RS2 source: WB Bypass (0xc)
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x42)
@line:429   Cycle @57.00: [Executor]	EX: ALU Op2 source: RS2 (0xc)
@line:1080  Cycle @57.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @57.00: [Executor]	EX: Bypass Update: 0x4e
@line:1345  Cycle @57.00: [Executor]	EX: ALU Result: 0x4e
@line:1413  Cycle @57.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @57.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @57.00: [WB]	Input: rd=x0 wdata=0xffffffa7
@line:144   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @57.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @58.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @58.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xc rs2_data=0x65
@line:74    Cycle @58.00: [Executor]	Input: pc=0x10 rs1_data=0xc rs2_data=0x0 Imm=0x1
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0xc)
@line:443   Cycle @58.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @58.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @58.00: [Executor]	EX: Bypass Update: 0xd
@line:1345  Cycle @58.00: [Executor]	EX: ALU Result: 0xd
@line:1413  Cycle @58.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @58.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0x4e
@line:30    Cycle @58.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @58.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @58.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @59.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @59.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @59.00: [Executor]	Input: pc=0x14 rs1_data=0xc rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @59.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xd)
@line:327   Cycle @59.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0xd)
@line:429   Cycle @59.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @59.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @59.00: [Executor]	EX: Bypass Update: 0xffffffa8
@line:1345  Cycle @59.00: [Executor]	EX: ALU Result: 0xffffffa8
@line:1413  Cycle @59.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @59.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @59.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @59.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @59.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @59.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @59.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @59.00: [MEM]	MEM: Bypass <= 0xd
@line:30    Cycle @59.00: [WB]	Input: rd=x10 wdata=0x4e
@line:35    Cycle @59.00: [WB]	WB: Write x10 <= 0x4e
@line:144   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @59.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @60.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @60.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x4e rs2_data=0xc
@line:74    Cycle @60.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @60.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @60.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @60.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @60.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @60.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @60.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0xffffffa8
@line:30    Cycle @60.00: [WB]	Input: rd=x15 wdata=0xd
@line:35    Cycle @60.00: [WB]	WB: Write x15 <= 0xd
@line:144   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @60.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @61.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @61.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xd rs2_data=0x0
@line:74    Cycle @61.00: [Executor]	Input: pc=0xc rs1_data=0x4e rs2_data=0xc Imm=0x0
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @61.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @61.00: [Executor]	EX: RS2 source: WB Bypass (0xd)
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x4e)
@line:429   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0xd)
@line:1080  Cycle @61.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @61.00: [Executor]	EX: Bypass Update: 0x5b
@line:1345  Cycle @61.00: [Executor]	EX: ALU Result: 0x5b
@line:1413  Cycle @61.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @61.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @61.00: [WB]	Input: rd=x0 wdata=0xffffffa8
@line:144   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @61.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @62.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @62.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xd rs2_data=0x65
@line:74    Cycle @62.00: [Executor]	Input: pc=0x10 rs1_data=0xd rs2_data=0x0 Imm=0x1
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @62.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0xd)
@line:443   Cycle @62.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @62.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @62.00: [Executor]	EX: Bypass Update: 0xe
@line:1345  Cycle @62.00: [Executor]	EX: ALU Result: 0xe
@line:1413  Cycle @62.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0x5b
@line:30    Cycle @62.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @62.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @63.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @63.00: [Executor]	Input: pc=0x14 rs1_data=0xd rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @63.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xe)
@line:327   Cycle @63.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0xe)
@line:429   Cycle @63.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @63.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @63.00: [Executor]	EX: Bypass Update: 0xffffffa9
@line:1345  Cycle @63.00: [Executor]	EX: ALU Result: 0xffffffa9
@line:1413  Cycle @63.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @63.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @63.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @63.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @63.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @63.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0xe
@line:30    Cycle @63.00: [WB]	Input: rd=x10 wdata=0x5b
@line:35    Cycle @63.00: [WB]	WB: Write x10 <= 0x5b
@line:144   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @64.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @64.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x5b rs2_data=0xd
@line:74    Cycle @64.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @64.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @64.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @64.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @64.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @64.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0xffffffa9
@line:30    Cycle @64.00: [WB]	Input: rd=x15 wdata=0xe
@line:35    Cycle @64.00: [WB]	WB: Write x15 <= 0xe
@line:144   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @65.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xe rs2_data=0x0
@line:74    Cycle @65.00: [Executor]	Input: pc=0xc rs1_data=0x5b rs2_data=0xd Imm=0x0
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @65.00: [Executor]	EX: RS2 source: WB Bypass (0xe)
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x5b)
@line:429   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0xe)
@line:1080  Cycle @65.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @65.00: [Executor]	EX: Bypass Update: 0x69
@line:1345  Cycle @65.00: [Executor]	EX: ALU Result: 0x69
@line:1413  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @65.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @65.00: [WB]	Input: rd=x0 wdata=0xffffffa9
@line:144   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @65.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @66.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @66.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xe rs2_data=0x65
@line:74    Cycle @66.00: [Executor]	Input: pc=0x10 rs1_data=0xe rs2_data=0x0 Imm=0x1
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0xe)
@line:443   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @66.00: [Executor]	EX: Bypass Update: 0xf
@line:1345  Cycle @66.00: [Executor]	EX: ALU Result: 0xf
@line:1413  Cycle @66.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @66.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @66.00: [MEM]	MEM: Bypass <= 0x69
@line:30    Cycle @66.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @66.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @66.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @67.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @67.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @67.00: [Executor]	Input: pc=0x14 rs1_data=0xe rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @67.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xf)
@line:327   Cycle @67.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0xf)
@line:429   Cycle @67.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @67.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @67.00: [Executor]	EX: Bypass Update: 0xffffffaa
@line:1345  Cycle @67.00: [Executor]	EX: ALU Result: 0xffffffaa
@line:1413  Cycle @67.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @67.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @67.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @67.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @67.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0xf
@line:30    Cycle @67.00: [WB]	Input: rd=x10 wdata=0x69
@line:35    Cycle @67.00: [WB]	WB: Write x10 <= 0x69
@line:144   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @67.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @68.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @68.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x69 rs2_data=0xe
@line:74    Cycle @68.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @68.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @68.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @68.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @68.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @68.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @68.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0xffffffaa
@line:30    Cycle @68.00: [WB]	Input: rd=x15 wdata=0xf
@line:35    Cycle @68.00: [WB]	WB: Write x15 <= 0xf
@line:144   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @68.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @69.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @69.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xf rs2_data=0x0
@line:74    Cycle @69.00: [Executor]	Input: pc=0xc rs1_data=0x69 rs2_data=0xe Imm=0x0
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @69.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @69.00: [Executor]	EX: RS2 source: WB Bypass (0xf)
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0x69)
@line:429   Cycle @69.00: [Executor]	EX: ALU Op2 source: RS2 (0xf)
@line:1080  Cycle @69.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @69.00: [Executor]	EX: Bypass Update: 0x78
@line:1345  Cycle @69.00: [Executor]	EX: ALU Result: 0x78
@line:1413  Cycle @69.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @69.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @69.00: [WB]	Input: rd=x0 wdata=0xffffffaa
@line:144   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @69.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @70.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @70.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xf rs2_data=0x65
@line:74    Cycle @70.00: [Executor]	Input: pc=0x10 rs1_data=0xf rs2_data=0x0 Imm=0x1
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0xf)
@line:443   Cycle @70.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @70.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @70.00: [Executor]	EX: Bypass Update: 0x10
@line:1345  Cycle @70.00: [Executor]	EX: ALU Result: 0x10
@line:1413  Cycle @70.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0x78
@line:30    Cycle @70.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @70.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @71.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @71.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @71.00: [Executor]	Input: pc=0x14 rs1_data=0xf rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @71.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x10)
@line:327   Cycle @71.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x10)
@line:429   Cycle @71.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @71.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @71.00: [Executor]	EX: Bypass Update: 0xffffffab
@line:1345  Cycle @71.00: [Executor]	EX: ALU Result: 0xffffffab
@line:1413  Cycle @71.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @71.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @71.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @71.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @71.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @71.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0x10
@line:30    Cycle @71.00: [WB]	Input: rd=x10 wdata=0x78
@line:35    Cycle @71.00: [WB]	WB: Write x10 <= 0x78
@line:144   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @71.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @72.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @72.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x78 rs2_data=0xf
@line:74    Cycle @72.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @72.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @72.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @72.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @72.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @72.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @72.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0xffffffab
@line:30    Cycle @72.00: [WB]	Input: rd=x15 wdata=0x10
@line:35    Cycle @72.00: [WB]	WB: Write x15 <= 0x10
@line:144   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @72.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @73.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @73.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x10 rs2_data=0x0
@line:74    Cycle @73.00: [Executor]	Input: pc=0xc rs1_data=0x78 rs2_data=0xf Imm=0x0
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @73.00: [Executor]	EX: RS2 source: WB Bypass (0x10)
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0x78)
@line:429   Cycle @73.00: [Executor]	EX: ALU Op2 source: RS2 (0x10)
@line:1080  Cycle @73.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @73.00: [Executor]	EX: Bypass Update: 0x88
@line:1345  Cycle @73.00: [Executor]	EX: ALU Result: 0x88
@line:1413  Cycle @73.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @73.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @73.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @73.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @73.00: [WB]	Input: rd=x0 wdata=0xffffffab
@line:144   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @73.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @74.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @74.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x10 rs2_data=0x65
@line:74    Cycle @74.00: [Executor]	Input: pc=0x10 rs1_data=0x10 rs2_data=0x0 Imm=0x1
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0x10)
@line:443   Cycle @74.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @74.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @74.00: [Executor]	EX: Bypass Update: 0x11
@line:1345  Cycle @74.00: [Executor]	EX: ALU Result: 0x11
@line:1413  Cycle @74.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0x88
@line:30    Cycle @74.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @74.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @74.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @75.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @75.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @75.00: [Executor]	Input: pc=0x14 rs1_data=0x10 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @75.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11)
@line:327   Cycle @75.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0x11)
@line:429   Cycle @75.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @75.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @75.00: [Executor]	EX: Bypass Update: 0xffffffac
@line:1345  Cycle @75.00: [Executor]	EX: ALU Result: 0xffffffac
@line:1413  Cycle @75.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @75.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @75.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @75.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @75.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0x11
@line:30    Cycle @75.00: [WB]	Input: rd=x10 wdata=0x88
@line:35    Cycle @75.00: [WB]	WB: Write x10 <= 0x88
@line:144   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @75.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @76.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @76.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x88 rs2_data=0x10
@line:74    Cycle @76.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @76.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @76.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @76.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @76.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @76.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0xffffffac
@line:30    Cycle @76.00: [WB]	Input: rd=x15 wdata=0x11
@line:35    Cycle @76.00: [WB]	WB: Write x15 <= 0x11
@line:144   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @77.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x11 rs2_data=0x0
@line:74    Cycle @77.00: [Executor]	Input: pc=0xc rs1_data=0x88 rs2_data=0x10 Imm=0x0
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @77.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @77.00: [Executor]	EX: RS2 source: WB Bypass (0x11)
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0x88)
@line:429   Cycle @77.00: [Executor]	EX: ALU Op2 source: RS2 (0x11)
@line:1080  Cycle @77.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @77.00: [Executor]	EX: Bypass Update: 0x99
@line:1345  Cycle @77.00: [Executor]	EX: ALU Result: 0x99
@line:1413  Cycle @77.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @77.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @77.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @77.00: [WB]	Input: rd=x0 wdata=0xffffffac
@line:144   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @77.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @78.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @78.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x11 rs2_data=0x65
@line:74    Cycle @78.00: [Executor]	Input: pc=0x10 rs1_data=0x11 rs2_data=0x0 Imm=0x1
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x11)
@line:443   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @78.00: [Executor]	EX: Bypass Update: 0x12
@line:1345  Cycle @78.00: [Executor]	EX: ALU Result: 0x12
@line:1413  Cycle @78.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0x99
@line:30    Cycle @78.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @78.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @79.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @79.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @79.00: [Executor]	Input: pc=0x14 rs1_data=0x11 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @79.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x12)
@line:327   Cycle @79.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0x12)
@line:429   Cycle @79.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @79.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @79.00: [Executor]	EX: Bypass Update: 0xffffffad
@line:1345  Cycle @79.00: [Executor]	EX: ALU Result: 0xffffffad
@line:1413  Cycle @79.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @79.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @79.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @79.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @79.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @79.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @79.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0x12
@line:30    Cycle @79.00: [WB]	Input: rd=x10 wdata=0x99
@line:35    Cycle @79.00: [WB]	WB: Write x10 <= 0x99
@line:144   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @79.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @80.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @80.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x99 rs2_data=0x11
@line:74    Cycle @80.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @80.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @80.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @80.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @80.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @80.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @80.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @80.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @80.00: [MEM]	MEM: Bypass <= 0xffffffad
@line:30    Cycle @80.00: [WB]	Input: rd=x15 wdata=0x12
@line:35    Cycle @80.00: [WB]	WB: Write x15 <= 0x12
@line:144   Cycle @80.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @80.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @80.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @81.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @81.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x12 rs2_data=0x0
@line:74    Cycle @81.00: [Executor]	Input: pc=0xc rs1_data=0x99 rs2_data=0x11 Imm=0x0
@line:119   Cycle @81.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @81.00: [Executor]	EX: RS2 source: WB Bypass (0x12)
@line:364   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x99)
@line:429   Cycle @81.00: [Executor]	EX: ALU Op2 source: RS2 (0x12)
@line:1080  Cycle @81.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @81.00: [Executor]	EX: Bypass Update: 0xab
@line:1345  Cycle @81.00: [Executor]	EX: ALU Result: 0xab
@line:1413  Cycle @81.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @81.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @81.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @81.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @81.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @81.00: [WB]	Input: rd=x0 wdata=0xffffffad
@line:144   Cycle @81.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @81.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @81.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @81.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @82.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @82.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x12 rs2_data=0x65
@line:74    Cycle @82.00: [Executor]	Input: pc=0x10 rs1_data=0x12 rs2_data=0x0 Imm=0x1
@line:119   Cycle @82.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @82.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x12)
@line:443   Cycle @82.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @82.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @82.00: [Executor]	EX: Bypass Update: 0x13
@line:1345  Cycle @82.00: [Executor]	EX: ALU Result: 0x13
@line:1413  Cycle @82.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @82.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @82.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @82.00: [MEM]	MEM: Bypass <= 0xab
@line:30    Cycle @82.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @82.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @82.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @82.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @82.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @82.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @83.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @83.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @83.00: [Executor]	Input: pc=0x14 rs1_data=0x12 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @83.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @83.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x13)
@line:327   Cycle @83.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x13)
@line:429   Cycle @83.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @83.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @83.00: [Executor]	EX: Bypass Update: 0xffffffae
@line:1345  Cycle @83.00: [Executor]	EX: ALU Result: 0xffffffae
@line:1413  Cycle @83.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @83.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @83.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @83.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @83.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @83.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @83.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @83.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @83.00: [MEM]	MEM: Bypass <= 0x13
@line:30    Cycle @83.00: [WB]	Input: rd=x10 wdata=0xab
@line:35    Cycle @83.00: [WB]	WB: Write x10 <= 0xab
@line:144   Cycle @83.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @83.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @83.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @83.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @84.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @84.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xab rs2_data=0x12
@line:74    Cycle @84.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @84.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @84.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @84.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @84.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @84.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @84.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @84.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @84.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @84.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @84.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @84.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @84.00: [MEM]	MEM: Bypass <= 0xffffffae
@line:30    Cycle @84.00: [WB]	Input: rd=x15 wdata=0x13
@line:35    Cycle @84.00: [WB]	WB: Write x15 <= 0x13
@line:144   Cycle @84.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @84.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @84.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @84.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @85.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @85.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x13 rs2_data=0x0
@line:74    Cycle @85.00: [Executor]	Input: pc=0xc rs1_data=0xab rs2_data=0x12 Imm=0x0
@line:119   Cycle @85.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @85.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @85.00: [Executor]	EX: RS2 source: WB Bypass (0x13)
@line:364   Cycle @85.00: [Executor]	EX: ALU Op1 source: RS1 (0xab)
@line:429   Cycle @85.00: [Executor]	EX: ALU Op2 source: RS2 (0x13)
@line:1080  Cycle @85.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @85.00: [Executor]	EX: Bypass Update: 0xbe
@line:1345  Cycle @85.00: [Executor]	EX: ALU Result: 0xbe
@line:1413  Cycle @85.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @85.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @85.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @85.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @85.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @85.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @85.00: [WB]	Input: rd=x0 wdata=0xffffffae
@line:144   Cycle @85.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @85.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @85.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @85.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @86.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @86.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x13 rs2_data=0x65
@line:74    Cycle @86.00: [Executor]	Input: pc=0x10 rs1_data=0x13 rs2_data=0x0 Imm=0x1
@line:119   Cycle @86.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @86.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @86.00: [Executor]	EX: ALU Op1 source: RS1 (0x13)
@line:443   Cycle @86.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @86.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @86.00: [Executor]	EX: Bypass Update: 0x14
@line:1345  Cycle @86.00: [Executor]	EX: ALU Result: 0x14
@line:1413  Cycle @86.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @86.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @86.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @86.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @86.00: [MEM]	MEM: Bypass <= 0xbe
@line:30    Cycle @86.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @86.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @86.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @86.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @86.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @87.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @87.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @87.00: [Executor]	Input: pc=0x14 rs1_data=0x13 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @87.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @87.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x14)
@line:327   Cycle @87.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @87.00: [Executor]	EX: ALU Op1 source: RS1 (0x14)
@line:429   Cycle @87.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @87.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @87.00: [Executor]	EX: Bypass Update: 0xffffffaf
@line:1345  Cycle @87.00: [Executor]	EX: ALU Result: 0xffffffaf
@line:1413  Cycle @87.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @87.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @87.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @87.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @87.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @87.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @87.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @87.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @87.00: [MEM]	MEM: Bypass <= 0x14
@line:30    Cycle @87.00: [WB]	Input: rd=x10 wdata=0xbe
@line:35    Cycle @87.00: [WB]	WB: Write x10 <= 0xbe
@line:144   Cycle @87.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @87.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @87.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @87.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @88.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @88.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xbe rs2_data=0x13
@line:74    Cycle @88.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @88.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @88.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @88.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @88.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @88.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @88.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @88.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @88.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @88.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @88.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @88.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @88.00: [MEM]	MEM: Bypass <= 0xffffffaf
@line:30    Cycle @88.00: [WB]	Input: rd=x15 wdata=0x14
@line:35    Cycle @88.00: [WB]	WB: Write x15 <= 0x14
@line:144   Cycle @88.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @88.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @88.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @88.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @89.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @89.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x14 rs2_data=0x0
@line:74    Cycle @89.00: [Executor]	Input: pc=0xc rs1_data=0xbe rs2_data=0x13 Imm=0x0
@line:119   Cycle @89.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @89.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @89.00: [Executor]	EX: RS2 source: WB Bypass (0x14)
@line:364   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0xbe)
@line:429   Cycle @89.00: [Executor]	EX: ALU Op2 source: RS2 (0x14)
@line:1080  Cycle @89.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @89.00: [Executor]	EX: Bypass Update: 0xd2
@line:1345  Cycle @89.00: [Executor]	EX: ALU Result: 0xd2
@line:1413  Cycle @89.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @89.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @89.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @89.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @89.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @89.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @89.00: [WB]	Input: rd=x0 wdata=0xffffffaf
@line:144   Cycle @89.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @89.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @89.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @89.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @90.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @90.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x14 rs2_data=0x65
@line:74    Cycle @90.00: [Executor]	Input: pc=0x10 rs1_data=0x14 rs2_data=0x0 Imm=0x1
@line:119   Cycle @90.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @90.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @90.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x14)
@line:443   Cycle @90.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @90.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @90.00: [Executor]	EX: Bypass Update: 0x15
@line:1345  Cycle @90.00: [Executor]	EX: ALU Result: 0x15
@line:1413  Cycle @90.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @90.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @90.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @90.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @90.00: [MEM]	MEM: Bypass <= 0xd2
@line:30    Cycle @90.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @90.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @90.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @90.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @90.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @90.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @91.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @91.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @91.00: [Executor]	Input: pc=0x14 rs1_data=0x14 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @91.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @91.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x15)
@line:327   Cycle @91.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x15)
@line:429   Cycle @91.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @91.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @91.00: [Executor]	EX: Bypass Update: 0xffffffb0
@line:1345  Cycle @91.00: [Executor]	EX: ALU Result: 0xffffffb0
@line:1413  Cycle @91.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @91.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @91.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @91.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @91.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @91.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @91.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @91.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @91.00: [MEM]	MEM: Bypass <= 0x15
@line:30    Cycle @91.00: [WB]	Input: rd=x10 wdata=0xd2
@line:35    Cycle @91.00: [WB]	WB: Write x10 <= 0xd2
@line:144   Cycle @91.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @91.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @91.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @91.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @92.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @92.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xd2 rs2_data=0x14
@line:74    Cycle @92.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @92.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @92.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @92.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @92.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @92.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @92.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @92.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @92.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @92.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @92.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @92.00: [MEM]	MEM: Bypass <= 0xffffffb0
@line:30    Cycle @92.00: [WB]	Input: rd=x15 wdata=0x15
@line:35    Cycle @92.00: [WB]	WB: Write x15 <= 0x15
@line:144   Cycle @92.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @92.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @92.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @92.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @93.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @93.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x15 rs2_data=0x0
@line:74    Cycle @93.00: [Executor]	Input: pc=0xc rs1_data=0xd2 rs2_data=0x14 Imm=0x0
@line:119   Cycle @93.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @93.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @93.00: [Executor]	EX: RS2 source: WB Bypass (0x15)
@line:364   Cycle @93.00: [Executor]	EX: ALU Op1 source: RS1 (0xd2)
@line:429   Cycle @93.00: [Executor]	EX: ALU Op2 source: RS2 (0x15)
@line:1080  Cycle @93.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @93.00: [Executor]	EX: Bypass Update: 0xe7
@line:1345  Cycle @93.00: [Executor]	EX: ALU Result: 0xe7
@line:1413  Cycle @93.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @93.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @93.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @93.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @93.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @93.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @93.00: [WB]	Input: rd=x0 wdata=0xffffffb0
@line:144   Cycle @93.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @93.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @93.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @93.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @94.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @94.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x15 rs2_data=0x65
@line:74    Cycle @94.00: [Executor]	Input: pc=0x10 rs1_data=0x15 rs2_data=0x0 Imm=0x1
@line:119   Cycle @94.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @94.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @94.00: [Executor]	EX: ALU Op1 source: RS1 (0x15)
@line:443   Cycle @94.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @94.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @94.00: [Executor]	EX: Bypass Update: 0x16
@line:1345  Cycle @94.00: [Executor]	EX: ALU Result: 0x16
@line:1413  Cycle @94.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @94.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @94.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @94.00: [MEM]	MEM: Bypass <= 0xe7
@line:30    Cycle @94.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @94.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @94.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @94.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @94.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @94.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @95.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @95.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @95.00: [Executor]	Input: pc=0x14 rs1_data=0x15 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @95.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @95.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x16)
@line:327   Cycle @95.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @95.00: [Executor]	EX: ALU Op1 source: RS1 (0x16)
@line:429   Cycle @95.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @95.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @95.00: [Executor]	EX: Bypass Update: 0xffffffb1
@line:1345  Cycle @95.00: [Executor]	EX: ALU Result: 0xffffffb1
@line:1413  Cycle @95.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @95.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @95.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @95.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @95.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @95.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @95.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @95.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @95.00: [MEM]	MEM: Bypass <= 0x16
@line:30    Cycle @95.00: [WB]	Input: rd=x10 wdata=0xe7
@line:35    Cycle @95.00: [WB]	WB: Write x10 <= 0xe7
@line:144   Cycle @95.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @95.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @95.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @95.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @96.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @96.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xe7 rs2_data=0x15
@line:74    Cycle @96.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @96.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @96.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @96.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @96.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @96.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @96.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @96.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @96.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @96.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @96.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @96.00: [MEM]	MEM: Bypass <= 0xffffffb1
@line:30    Cycle @96.00: [WB]	Input: rd=x15 wdata=0x16
@line:35    Cycle @96.00: [WB]	WB: Write x15 <= 0x16
@line:144   Cycle @96.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @96.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @96.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @96.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @97.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @97.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x16 rs2_data=0x0
@line:74    Cycle @97.00: [Executor]	Input: pc=0xc rs1_data=0xe7 rs2_data=0x15 Imm=0x0
@line:119   Cycle @97.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @97.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @97.00: [Executor]	EX: RS2 source: WB Bypass (0x16)
@line:364   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0xe7)
@line:429   Cycle @97.00: [Executor]	EX: ALU Op2 source: RS2 (0x16)
@line:1080  Cycle @97.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @97.00: [Executor]	EX: Bypass Update: 0xfd
@line:1345  Cycle @97.00: [Executor]	EX: ALU Result: 0xfd
@line:1413  Cycle @97.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @97.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @97.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @97.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @97.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @97.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @97.00: [WB]	Input: rd=x0 wdata=0xffffffb1
@line:144   Cycle @97.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @97.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @97.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @97.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @98.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @98.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x16 rs2_data=0x65
@line:74    Cycle @98.00: [Executor]	Input: pc=0x10 rs1_data=0x16 rs2_data=0x0 Imm=0x1
@line:119   Cycle @98.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @98.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @98.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x16)
@line:443   Cycle @98.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @98.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @98.00: [Executor]	EX: Bypass Update: 0x17
@line:1345  Cycle @98.00: [Executor]	EX: ALU Result: 0x17
@line:1413  Cycle @98.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @98.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @98.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @98.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @98.00: [MEM]	MEM: Bypass <= 0xfd
@line:30    Cycle @98.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @98.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @98.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @98.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @98.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @98.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @99.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @99.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @99.00: [Executor]	Input: pc=0x14 rs1_data=0x16 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @99.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @99.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x17)
@line:327   Cycle @99.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @99.00: [Executor]	EX: ALU Op1 source: RS1 (0x17)
@line:429   Cycle @99.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @99.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @99.00: [Executor]	EX: Bypass Update: 0xffffffb2
@line:1345  Cycle @99.00: [Executor]	EX: ALU Result: 0xffffffb2
@line:1413  Cycle @99.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @99.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @99.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @99.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @99.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @99.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @99.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @99.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @99.00: [MEM]	MEM: Bypass <= 0x17
@line:30    Cycle @99.00: [WB]	Input: rd=x10 wdata=0xfd
@line:35    Cycle @99.00: [WB]	WB: Write x10 <= 0xfd
@line:144   Cycle @99.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @99.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @99.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @99.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @100.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @100.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xfd rs2_data=0x16
@line:74    Cycle @100.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @100.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @100.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @100.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @100.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @100.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @100.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @100.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @100.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @100.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @100.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @100.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @100.00: [MEM]	MEM: Bypass <= 0xffffffb2
@line:30    Cycle @100.00: [WB]	Input: rd=x15 wdata=0x17
@line:35    Cycle @100.00: [WB]	WB: Write x15 <= 0x17
@line:144   Cycle @100.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @100.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @100.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @100.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @101.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @101.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x17 rs2_data=0x0
@line:74    Cycle @101.00: [Executor]	Input: pc=0xc rs1_data=0xfd rs2_data=0x16 Imm=0x0
@line:119   Cycle @101.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @101.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @101.00: [Executor]	EX: RS2 source: WB Bypass (0x17)
@line:364   Cycle @101.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:429   Cycle @101.00: [Executor]	EX: ALU Op2 source: RS2 (0x17)
@line:1080  Cycle @101.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @101.00: [Executor]	EX: Bypass Update: 0x114
@line:1345  Cycle @101.00: [Executor]	EX: ALU Result: 0x114
@line:1413  Cycle @101.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @101.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @101.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @101.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @101.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @101.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @101.00: [WB]	Input: rd=x0 wdata=0xffffffb2
@line:144   Cycle @101.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @101.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @101.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @101.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @102.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @102.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x17 rs2_data=0x65
@line:74    Cycle @102.00: [Executor]	Input: pc=0x10 rs1_data=0x17 rs2_data=0x0 Imm=0x1
@line:119   Cycle @102.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @102.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x17)
@line:443   Cycle @102.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @102.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @102.00: [Executor]	EX: Bypass Update: 0x18
@line:1345  Cycle @102.00: [Executor]	EX: ALU Result: 0x18
@line:1413  Cycle @102.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @102.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @102.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @102.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @102.00: [MEM]	MEM: Bypass <= 0x114
@line:30    Cycle @102.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @102.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @102.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @102.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @102.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @102.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @103.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @103.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @103.00: [Executor]	Input: pc=0x14 rs1_data=0x17 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @103.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @103.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x18)
@line:327   Cycle @103.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x18)
@line:429   Cycle @103.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @103.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @103.00: [Executor]	EX: Bypass Update: 0xffffffb3
@line:1345  Cycle @103.00: [Executor]	EX: ALU Result: 0xffffffb3
@line:1413  Cycle @103.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @103.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @103.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @103.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @103.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @103.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @103.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @103.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @103.00: [MEM]	MEM: Bypass <= 0x18
@line:30    Cycle @103.00: [WB]	Input: rd=x10 wdata=0x114
@line:35    Cycle @103.00: [WB]	WB: Write x10 <= 0x114
@line:144   Cycle @103.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @103.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @103.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @103.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @104.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @104.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x114 rs2_data=0x17
@line:74    Cycle @104.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @104.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @104.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @104.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @104.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @104.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @104.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @104.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @104.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @104.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @104.00: [MEM]	MEM: Bypass <= 0xffffffb3
@line:30    Cycle @104.00: [WB]	Input: rd=x15 wdata=0x18
@line:35    Cycle @104.00: [WB]	WB: Write x15 <= 0x18
@line:144   Cycle @104.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @104.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @104.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @104.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @105.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @105.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x18 rs2_data=0x0
@line:74    Cycle @105.00: [Executor]	Input: pc=0xc rs1_data=0x114 rs2_data=0x17 Imm=0x0
@line:119   Cycle @105.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @105.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @105.00: [Executor]	EX: RS2 source: WB Bypass (0x18)
@line:364   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x114)
@line:429   Cycle @105.00: [Executor]	EX: ALU Op2 source: RS2 (0x18)
@line:1080  Cycle @105.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @105.00: [Executor]	EX: Bypass Update: 0x12c
@line:1345  Cycle @105.00: [Executor]	EX: ALU Result: 0x12c
@line:1413  Cycle @105.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @105.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @105.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @105.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @105.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @105.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @105.00: [WB]	Input: rd=x0 wdata=0xffffffb3
@line:144   Cycle @105.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @105.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @105.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @105.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @106.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @106.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x18 rs2_data=0x65
@line:74    Cycle @106.00: [Executor]	Input: pc=0x10 rs1_data=0x18 rs2_data=0x0 Imm=0x1
@line:119   Cycle @106.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @106.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @106.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x18)
@line:443   Cycle @106.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @106.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @106.00: [Executor]	EX: Bypass Update: 0x19
@line:1345  Cycle @106.00: [Executor]	EX: ALU Result: 0x19
@line:1413  Cycle @106.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @106.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @106.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @106.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @106.00: [MEM]	MEM: Bypass <= 0x12c
@line:30    Cycle @106.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @106.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @106.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @106.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @106.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @106.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @107.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @107.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @107.00: [Executor]	Input: pc=0x14 rs1_data=0x18 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @107.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @107.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x19)
@line:327   Cycle @107.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @107.00: [Executor]	EX: ALU Op1 source: RS1 (0x19)
@line:429   Cycle @107.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @107.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @107.00: [Executor]	EX: Bypass Update: 0xffffffb4
@line:1345  Cycle @107.00: [Executor]	EX: ALU Result: 0xffffffb4
@line:1413  Cycle @107.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @107.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @107.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @107.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @107.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @107.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @107.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @107.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @107.00: [MEM]	MEM: Bypass <= 0x19
@line:30    Cycle @107.00: [WB]	Input: rd=x10 wdata=0x12c
@line:35    Cycle @107.00: [WB]	WB: Write x10 <= 0x12c
@line:144   Cycle @107.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @107.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @107.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @107.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @108.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @108.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x12c rs2_data=0x18
@line:74    Cycle @108.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @108.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @108.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @108.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @108.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @108.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @108.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @108.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @108.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @108.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @108.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @108.00: [MEM]	MEM: Bypass <= 0xffffffb4
@line:30    Cycle @108.00: [WB]	Input: rd=x15 wdata=0x19
@line:35    Cycle @108.00: [WB]	WB: Write x15 <= 0x19
@line:144   Cycle @108.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @108.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @108.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @108.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @109.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @109.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x19 rs2_data=0x0
@line:74    Cycle @109.00: [Executor]	Input: pc=0xc rs1_data=0x12c rs2_data=0x18 Imm=0x0
@line:119   Cycle @109.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @109.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @109.00: [Executor]	EX: RS2 source: WB Bypass (0x19)
@line:364   Cycle @109.00: [Executor]	EX: ALU Op1 source: RS1 (0x12c)
@line:429   Cycle @109.00: [Executor]	EX: ALU Op2 source: RS2 (0x19)
@line:1080  Cycle @109.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @109.00: [Executor]	EX: Bypass Update: 0x145
@line:1345  Cycle @109.00: [Executor]	EX: ALU Result: 0x145
@line:1413  Cycle @109.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @109.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @109.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @109.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @109.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @109.00: [WB]	Input: rd=x0 wdata=0xffffffb4
@line:144   Cycle @109.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @109.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @109.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @109.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @110.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @110.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x19 rs2_data=0x65
@line:74    Cycle @110.00: [Executor]	Input: pc=0x10 rs1_data=0x19 rs2_data=0x0 Imm=0x1
@line:119   Cycle @110.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @110.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x19)
@line:443   Cycle @110.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @110.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @110.00: [Executor]	EX: Bypass Update: 0x1a
@line:1345  Cycle @110.00: [Executor]	EX: ALU Result: 0x1a
@line:1413  Cycle @110.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @110.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @110.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @110.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @110.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @110.00: [MEM]	MEM: Bypass <= 0x145
@line:30    Cycle @110.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @110.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @110.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @110.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @110.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @111.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @111.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @111.00: [Executor]	Input: pc=0x14 rs1_data=0x19 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @111.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @111.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1a)
@line:327   Cycle @111.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a)
@line:429   Cycle @111.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @111.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @111.00: [Executor]	EX: Bypass Update: 0xffffffb5
@line:1345  Cycle @111.00: [Executor]	EX: ALU Result: 0xffffffb5
@line:1413  Cycle @111.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @111.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @111.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @111.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @111.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @111.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @111.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @111.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @111.00: [MEM]	MEM: Bypass <= 0x1a
@line:30    Cycle @111.00: [WB]	Input: rd=x10 wdata=0x145
@line:35    Cycle @111.00: [WB]	WB: Write x10 <= 0x145
@line:144   Cycle @111.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @111.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @111.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @111.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @112.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @112.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x145 rs2_data=0x19
@line:74    Cycle @112.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @112.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @112.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @112.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @112.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @112.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @112.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @112.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @112.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @112.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @112.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @112.00: [MEM]	MEM: Bypass <= 0xffffffb5
@line:30    Cycle @112.00: [WB]	Input: rd=x15 wdata=0x1a
@line:35    Cycle @112.00: [WB]	WB: Write x15 <= 0x1a
@line:144   Cycle @112.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @112.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @112.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @112.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @113.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @113.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1a rs2_data=0x0
@line:74    Cycle @113.00: [Executor]	Input: pc=0xc rs1_data=0x145 rs2_data=0x19 Imm=0x0
@line:119   Cycle @113.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @113.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @113.00: [Executor]	EX: RS2 source: WB Bypass (0x1a)
@line:364   Cycle @113.00: [Executor]	EX: ALU Op1 source: RS1 (0x145)
@line:429   Cycle @113.00: [Executor]	EX: ALU Op2 source: RS2 (0x1a)
@line:1080  Cycle @113.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @113.00: [Executor]	EX: Bypass Update: 0x15f
@line:1345  Cycle @113.00: [Executor]	EX: ALU Result: 0x15f
@line:1413  Cycle @113.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @113.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @113.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @113.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @113.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @113.00: [WB]	Input: rd=x0 wdata=0xffffffb5
@line:144   Cycle @113.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @113.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @113.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @113.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @114.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @114.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1a rs2_data=0x65
@line:74    Cycle @114.00: [Executor]	Input: pc=0x10 rs1_data=0x1a rs2_data=0x0 Imm=0x1
@line:119   Cycle @114.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @114.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @114.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a)
@line:443   Cycle @114.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @114.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @114.00: [Executor]	EX: Bypass Update: 0x1b
@line:1345  Cycle @114.00: [Executor]	EX: ALU Result: 0x1b
@line:1413  Cycle @114.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @114.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @114.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @114.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @114.00: [MEM]	MEM: Bypass <= 0x15f
@line:30    Cycle @114.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @114.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @114.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @114.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @114.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @114.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @115.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @115.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @115.00: [Executor]	Input: pc=0x14 rs1_data=0x1a rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @115.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @115.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1b)
@line:327   Cycle @115.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @115.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b)
@line:429   Cycle @115.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @115.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @115.00: [Executor]	EX: Bypass Update: 0xffffffb6
@line:1345  Cycle @115.00: [Executor]	EX: ALU Result: 0xffffffb6
@line:1413  Cycle @115.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @115.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @115.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @115.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @115.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @115.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @115.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @115.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @115.00: [MEM]	MEM: Bypass <= 0x1b
@line:30    Cycle @115.00: [WB]	Input: rd=x10 wdata=0x15f
@line:35    Cycle @115.00: [WB]	WB: Write x10 <= 0x15f
@line:144   Cycle @115.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @115.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @115.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @115.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @116.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @116.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x15f rs2_data=0x1a
@line:74    Cycle @116.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @116.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @116.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @116.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @116.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @116.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @116.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @116.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @116.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @116.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @116.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @116.00: [MEM]	MEM: Bypass <= 0xffffffb6
@line:30    Cycle @116.00: [WB]	Input: rd=x15 wdata=0x1b
@line:35    Cycle @116.00: [WB]	WB: Write x15 <= 0x1b
@line:144   Cycle @116.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @116.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @116.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @116.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @117.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @117.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1b rs2_data=0x0
@line:74    Cycle @117.00: [Executor]	Input: pc=0xc rs1_data=0x15f rs2_data=0x1a Imm=0x0
@line:119   Cycle @117.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @117.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @117.00: [Executor]	EX: RS2 source: WB Bypass (0x1b)
@line:364   Cycle @117.00: [Executor]	EX: ALU Op1 source: RS1 (0x15f)
@line:429   Cycle @117.00: [Executor]	EX: ALU Op2 source: RS2 (0x1b)
@line:1080  Cycle @117.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @117.00: [Executor]	EX: Bypass Update: 0x17a
@line:1345  Cycle @117.00: [Executor]	EX: ALU Result: 0x17a
@line:1413  Cycle @117.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @117.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @117.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @117.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @117.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @117.00: [WB]	Input: rd=x0 wdata=0xffffffb6
@line:144   Cycle @117.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @117.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @117.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @117.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @118.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @118.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1b rs2_data=0x65
@line:74    Cycle @118.00: [Executor]	Input: pc=0x10 rs1_data=0x1b rs2_data=0x0 Imm=0x1
@line:119   Cycle @118.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @118.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @118.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b)
@line:443   Cycle @118.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @118.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @118.00: [Executor]	EX: Bypass Update: 0x1c
@line:1345  Cycle @118.00: [Executor]	EX: ALU Result: 0x1c
@line:1413  Cycle @118.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @118.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @118.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @118.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @118.00: [MEM]	MEM: Bypass <= 0x17a
@line:30    Cycle @118.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @118.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @118.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @118.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @118.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @118.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @119.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @119.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @119.00: [Executor]	Input: pc=0x14 rs1_data=0x1b rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @119.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @119.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1c)
@line:327   Cycle @119.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c)
@line:429   Cycle @119.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @119.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @119.00: [Executor]	EX: Bypass Update: 0xffffffb7
@line:1345  Cycle @119.00: [Executor]	EX: ALU Result: 0xffffffb7
@line:1413  Cycle @119.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @119.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @119.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @119.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @119.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @119.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @119.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @119.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @119.00: [MEM]	MEM: Bypass <= 0x1c
@line:30    Cycle @119.00: [WB]	Input: rd=x10 wdata=0x17a
@line:35    Cycle @119.00: [WB]	WB: Write x10 <= 0x17a
@line:144   Cycle @119.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @119.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @119.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @119.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @120.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @120.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x17a rs2_data=0x1b
@line:74    Cycle @120.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @120.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @120.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @120.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @120.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @120.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @120.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @120.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @120.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @120.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @120.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @120.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @120.00: [MEM]	MEM: Bypass <= 0xffffffb7
@line:30    Cycle @120.00: [WB]	Input: rd=x15 wdata=0x1c
@line:35    Cycle @120.00: [WB]	WB: Write x15 <= 0x1c
@line:144   Cycle @120.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @120.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @120.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @120.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @121.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @121.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1c rs2_data=0x0
@line:74    Cycle @121.00: [Executor]	Input: pc=0xc rs1_data=0x17a rs2_data=0x1b Imm=0x0
@line:119   Cycle @121.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @121.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @121.00: [Executor]	EX: RS2 source: WB Bypass (0x1c)
@line:364   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x17a)
@line:429   Cycle @121.00: [Executor]	EX: ALU Op2 source: RS2 (0x1c)
@line:1080  Cycle @121.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @121.00: [Executor]	EX: Bypass Update: 0x196
@line:1345  Cycle @121.00: [Executor]	EX: ALU Result: 0x196
@line:1413  Cycle @121.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @121.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @121.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @121.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @121.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @121.00: [WB]	Input: rd=x0 wdata=0xffffffb7
@line:144   Cycle @121.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @121.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @121.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @121.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @122.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @122.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1c rs2_data=0x65
@line:74    Cycle @122.00: [Executor]	Input: pc=0x10 rs1_data=0x1c rs2_data=0x0 Imm=0x1
@line:119   Cycle @122.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @122.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c)
@line:443   Cycle @122.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @122.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @122.00: [Executor]	EX: Bypass Update: 0x1d
@line:1345  Cycle @122.00: [Executor]	EX: ALU Result: 0x1d
@line:1413  Cycle @122.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @122.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @122.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @122.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @122.00: [MEM]	MEM: Bypass <= 0x196
@line:30    Cycle @122.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @122.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @122.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @122.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @122.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @122.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @123.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @123.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @123.00: [Executor]	Input: pc=0x14 rs1_data=0x1c rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @123.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @123.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1d)
@line:327   Cycle @123.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d)
@line:429   Cycle @123.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @123.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @123.00: [Executor]	EX: Bypass Update: 0xffffffb8
@line:1345  Cycle @123.00: [Executor]	EX: ALU Result: 0xffffffb8
@line:1413  Cycle @123.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @123.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @123.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @123.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @123.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @123.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @123.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @123.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @123.00: [MEM]	MEM: Bypass <= 0x1d
@line:30    Cycle @123.00: [WB]	Input: rd=x10 wdata=0x196
@line:35    Cycle @123.00: [WB]	WB: Write x10 <= 0x196
@line:144   Cycle @123.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @123.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @123.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @123.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @124.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @124.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x196 rs2_data=0x1c
@line:74    Cycle @124.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @124.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @124.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @124.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @124.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @124.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @124.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @124.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @124.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @124.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @124.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @124.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @124.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @124.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @124.00: [MEM]	MEM: Bypass <= 0xffffffb8
@line:30    Cycle @124.00: [WB]	Input: rd=x15 wdata=0x1d
@line:35    Cycle @124.00: [WB]	WB: Write x15 <= 0x1d
@line:144   Cycle @124.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @124.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @124.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @124.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @125.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @125.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1d rs2_data=0x0
@line:74    Cycle @125.00: [Executor]	Input: pc=0xc rs1_data=0x196 rs2_data=0x1c Imm=0x0
@line:119   Cycle @125.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @125.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @125.00: [Executor]	EX: RS2 source: WB Bypass (0x1d)
@line:364   Cycle @125.00: [Executor]	EX: ALU Op1 source: RS1 (0x196)
@line:429   Cycle @125.00: [Executor]	EX: ALU Op2 source: RS2 (0x1d)
@line:1080  Cycle @125.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @125.00: [Executor]	EX: Bypass Update: 0x1b3
@line:1345  Cycle @125.00: [Executor]	EX: ALU Result: 0x1b3
@line:1413  Cycle @125.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @125.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @125.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @125.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @125.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @125.00: [WB]	Input: rd=x0 wdata=0xffffffb8
@line:144   Cycle @125.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @125.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @125.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @125.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @126.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @126.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1d rs2_data=0x65
@line:74    Cycle @126.00: [Executor]	Input: pc=0x10 rs1_data=0x1d rs2_data=0x0 Imm=0x1
@line:119   Cycle @126.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @126.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @126.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d)
@line:443   Cycle @126.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @126.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @126.00: [Executor]	EX: Bypass Update: 0x1e
@line:1345  Cycle @126.00: [Executor]	EX: ALU Result: 0x1e
@line:1413  Cycle @126.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @126.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @126.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @126.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @126.00: [MEM]	MEM: Bypass <= 0x1b3
@line:30    Cycle @126.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @126.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @126.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @126.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @126.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @126.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @127.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @127.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @127.00: [Executor]	Input: pc=0x14 rs1_data=0x1d rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @127.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @127.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1e)
@line:327   Cycle @127.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e)
@line:429   Cycle @127.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @127.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @127.00: [Executor]	EX: Bypass Update: 0xffffffb9
@line:1345  Cycle @127.00: [Executor]	EX: ALU Result: 0xffffffb9
@line:1413  Cycle @127.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @127.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @127.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @127.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @127.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @127.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @127.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @127.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @127.00: [MEM]	MEM: Bypass <= 0x1e
@line:30    Cycle @127.00: [WB]	Input: rd=x10 wdata=0x1b3
@line:35    Cycle @127.00: [WB]	WB: Write x10 <= 0x1b3
@line:144   Cycle @127.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @127.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @127.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @127.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @128.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @128.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1b3 rs2_data=0x1d
@line:74    Cycle @128.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @128.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @128.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @128.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @128.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @128.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @128.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @128.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @128.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @128.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @128.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @128.00: [MEM]	MEM: Bypass <= 0xffffffb9
@line:30    Cycle @128.00: [WB]	Input: rd=x15 wdata=0x1e
@line:35    Cycle @128.00: [WB]	WB: Write x15 <= 0x1e
@line:144   Cycle @128.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @128.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @128.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @128.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @129.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @129.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1e rs2_data=0x0
@line:74    Cycle @129.00: [Executor]	Input: pc=0xc rs1_data=0x1b3 rs2_data=0x1d Imm=0x0
@line:119   Cycle @129.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @129.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @129.00: [Executor]	EX: RS2 source: WB Bypass (0x1e)
@line:364   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b3)
@line:429   Cycle @129.00: [Executor]	EX: ALU Op2 source: RS2 (0x1e)
@line:1080  Cycle @129.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @129.00: [Executor]	EX: Bypass Update: 0x1d1
@line:1345  Cycle @129.00: [Executor]	EX: ALU Result: 0x1d1
@line:1413  Cycle @129.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @129.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @129.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @129.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @129.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @129.00: [WB]	Input: rd=x0 wdata=0xffffffb9
@line:144   Cycle @129.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @129.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @129.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @129.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @130.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @130.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1e rs2_data=0x65
@line:74    Cycle @130.00: [Executor]	Input: pc=0x10 rs1_data=0x1e rs2_data=0x0 Imm=0x1
@line:119   Cycle @130.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @130.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @130.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e)
@line:443   Cycle @130.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @130.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @130.00: [Executor]	EX: Bypass Update: 0x1f
@line:1345  Cycle @130.00: [Executor]	EX: ALU Result: 0x1f
@line:1413  Cycle @130.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @130.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @130.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @130.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @130.00: [MEM]	MEM: Bypass <= 0x1d1
@line:30    Cycle @130.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @130.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @130.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @130.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @130.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @130.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @131.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @131.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @131.00: [Executor]	Input: pc=0x14 rs1_data=0x1e rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @131.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @131.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1f)
@line:327   Cycle @131.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f)
@line:429   Cycle @131.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @131.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @131.00: [Executor]	EX: Bypass Update: 0xffffffba
@line:1345  Cycle @131.00: [Executor]	EX: ALU Result: 0xffffffba
@line:1413  Cycle @131.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @131.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @131.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @131.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @131.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @131.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @131.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @131.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @131.00: [MEM]	MEM: Bypass <= 0x1f
@line:30    Cycle @131.00: [WB]	Input: rd=x10 wdata=0x1d1
@line:35    Cycle @131.00: [WB]	WB: Write x10 <= 0x1d1
@line:144   Cycle @131.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @131.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @131.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @131.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @132.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @132.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1d1 rs2_data=0x1e
@line:74    Cycle @132.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @132.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @132.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @132.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @132.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @132.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @132.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @132.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @132.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @132.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @132.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @132.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @132.00: [MEM]	MEM: Bypass <= 0xffffffba
@line:30    Cycle @132.00: [WB]	Input: rd=x15 wdata=0x1f
@line:35    Cycle @132.00: [WB]	WB: Write x15 <= 0x1f
@line:144   Cycle @132.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @132.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @132.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @132.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @133.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @133.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x1f rs2_data=0x0
@line:74    Cycle @133.00: [Executor]	Input: pc=0xc rs1_data=0x1d1 rs2_data=0x1e Imm=0x0
@line:119   Cycle @133.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @133.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @133.00: [Executor]	EX: RS2 source: WB Bypass (0x1f)
@line:364   Cycle @133.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d1)
@line:429   Cycle @133.00: [Executor]	EX: ALU Op2 source: RS2 (0x1f)
@line:1080  Cycle @133.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @133.00: [Executor]	EX: Bypass Update: 0x1f0
@line:1345  Cycle @133.00: [Executor]	EX: ALU Result: 0x1f0
@line:1413  Cycle @133.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @133.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @133.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @133.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @133.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @133.00: [WB]	Input: rd=x0 wdata=0xffffffba
@line:144   Cycle @133.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @133.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @133.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @133.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @134.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @134.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1f rs2_data=0x65
@line:74    Cycle @134.00: [Executor]	Input: pc=0x10 rs1_data=0x1f rs2_data=0x0 Imm=0x1
@line:119   Cycle @134.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @134.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @134.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f)
@line:443   Cycle @134.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @134.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @134.00: [Executor]	EX: Bypass Update: 0x20
@line:1345  Cycle @134.00: [Executor]	EX: ALU Result: 0x20
@line:1413  Cycle @134.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @134.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @134.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @134.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @134.00: [MEM]	MEM: Bypass <= 0x1f0
@line:30    Cycle @134.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @134.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @134.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @134.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @134.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @135.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @135.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @135.00: [Executor]	Input: pc=0x14 rs1_data=0x1f rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @135.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @135.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x20)
@line:327   Cycle @135.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x20)
@line:429   Cycle @135.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @135.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @135.00: [Executor]	EX: Bypass Update: 0xffffffbb
@line:1345  Cycle @135.00: [Executor]	EX: ALU Result: 0xffffffbb
@line:1413  Cycle @135.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @135.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @135.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @135.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @135.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @135.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @135.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @135.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @135.00: [MEM]	MEM: Bypass <= 0x20
@line:30    Cycle @135.00: [WB]	Input: rd=x10 wdata=0x1f0
@line:35    Cycle @135.00: [WB]	WB: Write x10 <= 0x1f0
@line:144   Cycle @135.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @135.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @135.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @135.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @136.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @136.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1f0 rs2_data=0x1f
@line:74    Cycle @136.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @136.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @136.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @136.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @136.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @136.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @136.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @136.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @136.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @136.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @136.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @136.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @136.00: [MEM]	MEM: Bypass <= 0xffffffbb
@line:30    Cycle @136.00: [WB]	Input: rd=x15 wdata=0x20
@line:35    Cycle @136.00: [WB]	WB: Write x15 <= 0x20
@line:144   Cycle @136.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @136.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @136.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @136.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @137.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @137.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x20 rs2_data=0x0
@line:74    Cycle @137.00: [Executor]	Input: pc=0xc rs1_data=0x1f0 rs2_data=0x1f Imm=0x0
@line:119   Cycle @137.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @137.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @137.00: [Executor]	EX: RS2 source: WB Bypass (0x20)
@line:364   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f0)
@line:429   Cycle @137.00: [Executor]	EX: ALU Op2 source: RS2 (0x20)
@line:1080  Cycle @137.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @137.00: [Executor]	EX: Bypass Update: 0x210
@line:1345  Cycle @137.00: [Executor]	EX: ALU Result: 0x210
@line:1413  Cycle @137.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @137.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @137.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @137.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @137.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @137.00: [WB]	Input: rd=x0 wdata=0xffffffbb
@line:144   Cycle @137.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @137.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @137.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @137.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @138.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @138.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x20 rs2_data=0x65
@line:74    Cycle @138.00: [Executor]	Input: pc=0x10 rs1_data=0x20 rs2_data=0x0 Imm=0x1
@line:119   Cycle @138.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @138.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @138.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x20)
@line:443   Cycle @138.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @138.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @138.00: [Executor]	EX: Bypass Update: 0x21
@line:1345  Cycle @138.00: [Executor]	EX: ALU Result: 0x21
@line:1413  Cycle @138.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @138.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @138.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @138.00: [MEM]	MEM: Bypass <= 0x210
@line:30    Cycle @138.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @138.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @138.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @138.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @138.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @138.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @139.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @139.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @139.00: [Executor]	Input: pc=0x14 rs1_data=0x20 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @139.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @139.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x21)
@line:327   Cycle @139.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @139.00: [Executor]	EX: ALU Op1 source: RS1 (0x21)
@line:429   Cycle @139.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @139.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @139.00: [Executor]	EX: Bypass Update: 0xffffffbc
@line:1345  Cycle @139.00: [Executor]	EX: ALU Result: 0xffffffbc
@line:1413  Cycle @139.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @139.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @139.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @139.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @139.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @139.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @139.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @139.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @139.00: [MEM]	MEM: Bypass <= 0x21
@line:30    Cycle @139.00: [WB]	Input: rd=x10 wdata=0x210
@line:35    Cycle @139.00: [WB]	WB: Write x10 <= 0x210
@line:144   Cycle @139.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @139.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @139.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @139.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @140.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @140.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x210 rs2_data=0x20
@line:74    Cycle @140.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @140.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @140.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @140.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @140.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @140.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @140.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @140.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @140.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @140.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @140.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @140.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @140.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @140.00: [MEM]	MEM: Bypass <= 0xffffffbc
@line:30    Cycle @140.00: [WB]	Input: rd=x15 wdata=0x21
@line:35    Cycle @140.00: [WB]	WB: Write x15 <= 0x21
@line:144   Cycle @140.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @140.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @140.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @140.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @141.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @141.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x21 rs2_data=0x0
@line:74    Cycle @141.00: [Executor]	Input: pc=0xc rs1_data=0x210 rs2_data=0x20 Imm=0x0
@line:119   Cycle @141.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @141.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @141.00: [Executor]	EX: RS2 source: WB Bypass (0x21)
@line:364   Cycle @141.00: [Executor]	EX: ALU Op1 source: RS1 (0x210)
@line:429   Cycle @141.00: [Executor]	EX: ALU Op2 source: RS2 (0x21)
@line:1080  Cycle @141.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @141.00: [Executor]	EX: Bypass Update: 0x231
@line:1345  Cycle @141.00: [Executor]	EX: ALU Result: 0x231
@line:1413  Cycle @141.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @141.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @141.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @141.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @141.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @141.00: [WB]	Input: rd=x0 wdata=0xffffffbc
@line:144   Cycle @141.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @141.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @141.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @141.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @142.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @142.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x21 rs2_data=0x65
@line:74    Cycle @142.00: [Executor]	Input: pc=0x10 rs1_data=0x21 rs2_data=0x0 Imm=0x1
@line:119   Cycle @142.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @142.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x21)
@line:443   Cycle @142.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @142.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @142.00: [Executor]	EX: Bypass Update: 0x22
@line:1345  Cycle @142.00: [Executor]	EX: ALU Result: 0x22
@line:1413  Cycle @142.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @142.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @142.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @142.00: [MEM]	MEM: Bypass <= 0x231
@line:30    Cycle @142.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @142.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @142.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @142.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @142.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @142.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @143.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @143.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @143.00: [Executor]	Input: pc=0x14 rs1_data=0x21 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @143.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @143.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x22)
@line:327   Cycle @143.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @143.00: [Executor]	EX: ALU Op1 source: RS1 (0x22)
@line:429   Cycle @143.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @143.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @143.00: [Executor]	EX: Bypass Update: 0xffffffbd
@line:1345  Cycle @143.00: [Executor]	EX: ALU Result: 0xffffffbd
@line:1413  Cycle @143.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @143.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @143.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @143.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @143.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @143.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @143.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @143.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @143.00: [MEM]	MEM: Bypass <= 0x22
@line:30    Cycle @143.00: [WB]	Input: rd=x10 wdata=0x231
@line:35    Cycle @143.00: [WB]	WB: Write x10 <= 0x231
@line:144   Cycle @143.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @143.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @143.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @143.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @144.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @144.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x231 rs2_data=0x21
@line:74    Cycle @144.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @144.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @144.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @144.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @144.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @144.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @144.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @144.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @144.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @144.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @144.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @144.00: [MEM]	MEM: Bypass <= 0xffffffbd
@line:30    Cycle @144.00: [WB]	Input: rd=x15 wdata=0x22
@line:35    Cycle @144.00: [WB]	WB: Write x15 <= 0x22
@line:144   Cycle @144.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @144.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @144.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @144.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @145.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @145.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x22 rs2_data=0x0
@line:74    Cycle @145.00: [Executor]	Input: pc=0xc rs1_data=0x231 rs2_data=0x21 Imm=0x0
@line:119   Cycle @145.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @145.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @145.00: [Executor]	EX: RS2 source: WB Bypass (0x22)
@line:364   Cycle @145.00: [Executor]	EX: ALU Op1 source: RS1 (0x231)
@line:429   Cycle @145.00: [Executor]	EX: ALU Op2 source: RS2 (0x22)
@line:1080  Cycle @145.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @145.00: [Executor]	EX: Bypass Update: 0x253
@line:1345  Cycle @145.00: [Executor]	EX: ALU Result: 0x253
@line:1413  Cycle @145.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @145.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @145.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @145.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @145.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @145.00: [WB]	Input: rd=x0 wdata=0xffffffbd
@line:144   Cycle @145.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @145.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @145.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @145.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @146.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @146.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x22 rs2_data=0x65
@line:74    Cycle @146.00: [Executor]	Input: pc=0x10 rs1_data=0x22 rs2_data=0x0 Imm=0x1
@line:119   Cycle @146.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @146.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @146.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x22)
@line:443   Cycle @146.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @146.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @146.00: [Executor]	EX: Bypass Update: 0x23
@line:1345  Cycle @146.00: [Executor]	EX: ALU Result: 0x23
@line:1413  Cycle @146.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @146.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @146.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @146.00: [MEM]	MEM: Bypass <= 0x253
@line:30    Cycle @146.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @146.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @146.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @146.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @146.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @146.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @147.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @147.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @147.00: [Executor]	Input: pc=0x14 rs1_data=0x22 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @147.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @147.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x23)
@line:327   Cycle @147.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @147.00: [Executor]	EX: ALU Op1 source: RS1 (0x23)
@line:429   Cycle @147.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @147.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @147.00: [Executor]	EX: Bypass Update: 0xffffffbe
@line:1345  Cycle @147.00: [Executor]	EX: ALU Result: 0xffffffbe
@line:1413  Cycle @147.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @147.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @147.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @147.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @147.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @147.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @147.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @147.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @147.00: [MEM]	MEM: Bypass <= 0x23
@line:30    Cycle @147.00: [WB]	Input: rd=x10 wdata=0x253
@line:35    Cycle @147.00: [WB]	WB: Write x10 <= 0x253
@line:144   Cycle @147.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @147.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @147.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @147.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @148.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @148.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x253 rs2_data=0x22
@line:74    Cycle @148.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @148.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @148.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @148.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @148.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @148.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @148.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @148.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @148.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @148.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @148.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @148.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @148.00: [MEM]	MEM: Bypass <= 0xffffffbe
@line:30    Cycle @148.00: [WB]	Input: rd=x15 wdata=0x23
@line:35    Cycle @148.00: [WB]	WB: Write x15 <= 0x23
@line:144   Cycle @148.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @148.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @148.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @148.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @149.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @149.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x23 rs2_data=0x0
@line:74    Cycle @149.00: [Executor]	Input: pc=0xc rs1_data=0x253 rs2_data=0x22 Imm=0x0
@line:119   Cycle @149.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @149.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @149.00: [Executor]	EX: RS2 source: WB Bypass (0x23)
@line:364   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x253)
@line:429   Cycle @149.00: [Executor]	EX: ALU Op2 source: RS2 (0x23)
@line:1080  Cycle @149.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @149.00: [Executor]	EX: Bypass Update: 0x276
@line:1345  Cycle @149.00: [Executor]	EX: ALU Result: 0x276
@line:1413  Cycle @149.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @149.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @149.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @149.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @149.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @149.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @149.00: [WB]	Input: rd=x0 wdata=0xffffffbe
@line:144   Cycle @149.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @149.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @149.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @149.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @150.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @150.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x23 rs2_data=0x65
@line:74    Cycle @150.00: [Executor]	Input: pc=0x10 rs1_data=0x23 rs2_data=0x0 Imm=0x1
@line:119   Cycle @150.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @150.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @150.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x23)
@line:443   Cycle @150.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @150.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @150.00: [Executor]	EX: Bypass Update: 0x24
@line:1345  Cycle @150.00: [Executor]	EX: ALU Result: 0x24
@line:1413  Cycle @150.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @150.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @150.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @150.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @150.00: [MEM]	MEM: Bypass <= 0x276
@line:30    Cycle @150.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @150.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @150.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @150.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @150.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @150.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @151.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @151.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @151.00: [Executor]	Input: pc=0x14 rs1_data=0x23 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @151.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @151.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x24)
@line:327   Cycle @151.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x24)
@line:429   Cycle @151.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @151.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @151.00: [Executor]	EX: Bypass Update: 0xffffffbf
@line:1345  Cycle @151.00: [Executor]	EX: ALU Result: 0xffffffbf
@line:1413  Cycle @151.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @151.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @151.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @151.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @151.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @151.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @151.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @151.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @151.00: [MEM]	MEM: Bypass <= 0x24
@line:30    Cycle @151.00: [WB]	Input: rd=x10 wdata=0x276
@line:35    Cycle @151.00: [WB]	WB: Write x10 <= 0x276
@line:144   Cycle @151.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @151.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @151.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @151.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @152.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @152.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x276 rs2_data=0x23
@line:74    Cycle @152.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @152.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @152.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @152.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @152.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @152.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @152.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @152.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @152.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @152.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @152.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @152.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @152.00: [MEM]	MEM: Bypass <= 0xffffffbf
@line:30    Cycle @152.00: [WB]	Input: rd=x15 wdata=0x24
@line:35    Cycle @152.00: [WB]	WB: Write x15 <= 0x24
@line:144   Cycle @152.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @152.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @152.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @152.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @153.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @153.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x24 rs2_data=0x0
@line:74    Cycle @153.00: [Executor]	Input: pc=0xc rs1_data=0x276 rs2_data=0x23 Imm=0x0
@line:119   Cycle @153.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @153.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @153.00: [Executor]	EX: RS2 source: WB Bypass (0x24)
@line:364   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x276)
@line:429   Cycle @153.00: [Executor]	EX: ALU Op2 source: RS2 (0x24)
@line:1080  Cycle @153.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @153.00: [Executor]	EX: Bypass Update: 0x29a
@line:1345  Cycle @153.00: [Executor]	EX: ALU Result: 0x29a
@line:1413  Cycle @153.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @153.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @153.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @153.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @153.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @153.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @153.00: [WB]	Input: rd=x0 wdata=0xffffffbf
@line:144   Cycle @153.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @153.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @153.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @153.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @154.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @154.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x24 rs2_data=0x65
@line:74    Cycle @154.00: [Executor]	Input: pc=0x10 rs1_data=0x24 rs2_data=0x0 Imm=0x1
@line:119   Cycle @154.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @154.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @154.00: [Executor]	EX: ALU Op1 source: RS1 (0x24)
@line:443   Cycle @154.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @154.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @154.00: [Executor]	EX: Bypass Update: 0x25
@line:1345  Cycle @154.00: [Executor]	EX: ALU Result: 0x25
@line:1413  Cycle @154.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @154.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @154.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @154.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @154.00: [MEM]	MEM: Bypass <= 0x29a
@line:30    Cycle @154.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @154.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @154.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @154.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @154.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @154.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @155.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @155.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @155.00: [Executor]	Input: pc=0x14 rs1_data=0x24 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @155.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @155.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x25)
@line:327   Cycle @155.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @155.00: [Executor]	EX: ALU Op1 source: RS1 (0x25)
@line:429   Cycle @155.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @155.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @155.00: [Executor]	EX: Bypass Update: 0xffffffc0
@line:1345  Cycle @155.00: [Executor]	EX: ALU Result: 0xffffffc0
@line:1413  Cycle @155.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @155.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @155.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @155.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @155.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @155.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @155.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @155.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @155.00: [MEM]	MEM: Bypass <= 0x25
@line:30    Cycle @155.00: [WB]	Input: rd=x10 wdata=0x29a
@line:35    Cycle @155.00: [WB]	WB: Write x10 <= 0x29a
@line:144   Cycle @155.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @155.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @155.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @155.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @156.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @156.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x29a rs2_data=0x24
@line:74    Cycle @156.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @156.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @156.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @156.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @156.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @156.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @156.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @156.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @156.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @156.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @156.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @156.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @156.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @156.00: [MEM]	MEM: Bypass <= 0xffffffc0
@line:30    Cycle @156.00: [WB]	Input: rd=x15 wdata=0x25
@line:35    Cycle @156.00: [WB]	WB: Write x15 <= 0x25
@line:144   Cycle @156.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @156.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @156.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @156.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @157.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @157.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x25 rs2_data=0x0
@line:74    Cycle @157.00: [Executor]	Input: pc=0xc rs1_data=0x29a rs2_data=0x24 Imm=0x0
@line:119   Cycle @157.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @157.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @157.00: [Executor]	EX: RS2 source: WB Bypass (0x25)
@line:364   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x29a)
@line:429   Cycle @157.00: [Executor]	EX: ALU Op2 source: RS2 (0x25)
@line:1080  Cycle @157.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @157.00: [Executor]	EX: Bypass Update: 0x2bf
@line:1345  Cycle @157.00: [Executor]	EX: ALU Result: 0x2bf
@line:1413  Cycle @157.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @157.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @157.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @157.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @157.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @157.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @157.00: [WB]	Input: rd=x0 wdata=0xffffffc0
@line:144   Cycle @157.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @157.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @157.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @157.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @158.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @158.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x25 rs2_data=0x65
@line:74    Cycle @158.00: [Executor]	Input: pc=0x10 rs1_data=0x25 rs2_data=0x0 Imm=0x1
@line:119   Cycle @158.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @158.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @158.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @158.00: [Executor]	EX: ALU Op1 source: RS1 (0x25)
@line:443   Cycle @158.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @158.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @158.00: [Executor]	EX: Bypass Update: 0x26
@line:1345  Cycle @158.00: [Executor]	EX: ALU Result: 0x26
@line:1413  Cycle @158.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @158.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @158.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @158.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @158.00: [MEM]	MEM: Bypass <= 0x2bf
@line:30    Cycle @158.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @158.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @158.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @158.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @158.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @159.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @159.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @159.00: [Executor]	Input: pc=0x14 rs1_data=0x25 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @159.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @159.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x26)
@line:327   Cycle @159.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x26)
@line:429   Cycle @159.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @159.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @159.00: [Executor]	EX: Bypass Update: 0xffffffc1
@line:1345  Cycle @159.00: [Executor]	EX: ALU Result: 0xffffffc1
@line:1413  Cycle @159.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @159.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @159.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @159.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @159.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @159.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @159.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @159.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @159.00: [MEM]	MEM: Bypass <= 0x26
@line:30    Cycle @159.00: [WB]	Input: rd=x10 wdata=0x2bf
@line:35    Cycle @159.00: [WB]	WB: Write x10 <= 0x2bf
@line:144   Cycle @159.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @159.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @159.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @159.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @160.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @160.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x2bf rs2_data=0x25
@line:74    Cycle @160.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @160.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @160.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @160.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @160.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @160.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @160.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @160.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @160.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @160.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @160.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @160.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @160.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @160.00: [MEM]	MEM: Bypass <= 0xffffffc1
@line:30    Cycle @160.00: [WB]	Input: rd=x15 wdata=0x26
@line:35    Cycle @160.00: [WB]	WB: Write x15 <= 0x26
@line:144   Cycle @160.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @160.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @160.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @160.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @161.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @161.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x26 rs2_data=0x0
@line:74    Cycle @161.00: [Executor]	Input: pc=0xc rs1_data=0x2bf rs2_data=0x25 Imm=0x0
@line:119   Cycle @161.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @161.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @161.00: [Executor]	EX: RS2 source: WB Bypass (0x26)
@line:364   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x2bf)
@line:429   Cycle @161.00: [Executor]	EX: ALU Op2 source: RS2 (0x26)
@line:1080  Cycle @161.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @161.00: [Executor]	EX: Bypass Update: 0x2e5
@line:1345  Cycle @161.00: [Executor]	EX: ALU Result: 0x2e5
@line:1413  Cycle @161.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @161.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @161.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @161.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @161.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @161.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @161.00: [WB]	Input: rd=x0 wdata=0xffffffc1
@line:144   Cycle @161.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @161.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @161.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @161.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @162.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @162.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x26 rs2_data=0x65
@line:74    Cycle @162.00: [Executor]	Input: pc=0x10 rs1_data=0x26 rs2_data=0x0 Imm=0x1
@line:119   Cycle @162.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @162.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @162.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @162.00: [Executor]	EX: ALU Op1 source: RS1 (0x26)
@line:443   Cycle @162.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @162.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @162.00: [Executor]	EX: Bypass Update: 0x27
@line:1345  Cycle @162.00: [Executor]	EX: ALU Result: 0x27
@line:1413  Cycle @162.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @162.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @162.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @162.00: [MEM]	MEM: Bypass <= 0x2e5
@line:30    Cycle @162.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @162.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @162.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @162.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @162.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @162.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @163.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @163.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @163.00: [Executor]	Input: pc=0x14 rs1_data=0x26 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @163.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @163.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x27)
@line:327   Cycle @163.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @163.00: [Executor]	EX: ALU Op1 source: RS1 (0x27)
@line:429   Cycle @163.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @163.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @163.00: [Executor]	EX: Bypass Update: 0xffffffc2
@line:1345  Cycle @163.00: [Executor]	EX: ALU Result: 0xffffffc2
@line:1413  Cycle @163.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @163.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @163.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @163.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @163.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @163.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @163.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @163.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @163.00: [MEM]	MEM: Bypass <= 0x27
@line:30    Cycle @163.00: [WB]	Input: rd=x10 wdata=0x2e5
@line:35    Cycle @163.00: [WB]	WB: Write x10 <= 0x2e5
@line:144   Cycle @163.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @163.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @163.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @163.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @164.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @164.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x2e5 rs2_data=0x26
@line:74    Cycle @164.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @164.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @164.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @164.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @164.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @164.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @164.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @164.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @164.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @164.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @164.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @164.00: [MEM]	MEM: Bypass <= 0xffffffc2
@line:30    Cycle @164.00: [WB]	Input: rd=x15 wdata=0x27
@line:35    Cycle @164.00: [WB]	WB: Write x15 <= 0x27
@line:144   Cycle @164.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @164.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @164.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @164.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @165.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @165.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x27 rs2_data=0x0
@line:74    Cycle @165.00: [Executor]	Input: pc=0xc rs1_data=0x2e5 rs2_data=0x26 Imm=0x0
@line:119   Cycle @165.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @165.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @165.00: [Executor]	EX: RS2 source: WB Bypass (0x27)
@line:364   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x2e5)
@line:429   Cycle @165.00: [Executor]	EX: ALU Op2 source: RS2 (0x27)
@line:1080  Cycle @165.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @165.00: [Executor]	EX: Bypass Update: 0x30c
@line:1345  Cycle @165.00: [Executor]	EX: ALU Result: 0x30c
@line:1413  Cycle @165.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @165.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @165.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @165.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @165.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @165.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @165.00: [WB]	Input: rd=x0 wdata=0xffffffc2
@line:144   Cycle @165.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @165.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @165.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @165.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @166.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @166.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x27 rs2_data=0x65
@line:74    Cycle @166.00: [Executor]	Input: pc=0x10 rs1_data=0x27 rs2_data=0x0 Imm=0x1
@line:119   Cycle @166.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @166.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @166.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x27)
@line:443   Cycle @166.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @166.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @166.00: [Executor]	EX: Bypass Update: 0x28
@line:1345  Cycle @166.00: [Executor]	EX: ALU Result: 0x28
@line:1413  Cycle @166.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @166.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @166.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @166.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @166.00: [MEM]	MEM: Bypass <= 0x30c
@line:30    Cycle @166.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @166.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @166.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @166.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @166.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @166.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @167.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @167.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @167.00: [Executor]	Input: pc=0x14 rs1_data=0x27 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @167.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @167.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x28)
@line:327   Cycle @167.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0x28)
@line:429   Cycle @167.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @167.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @167.00: [Executor]	EX: Bypass Update: 0xffffffc3
@line:1345  Cycle @167.00: [Executor]	EX: ALU Result: 0xffffffc3
@line:1413  Cycle @167.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @167.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @167.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @167.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @167.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @167.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @167.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @167.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @167.00: [MEM]	MEM: Bypass <= 0x28
@line:30    Cycle @167.00: [WB]	Input: rd=x10 wdata=0x30c
@line:35    Cycle @167.00: [WB]	WB: Write x10 <= 0x30c
@line:144   Cycle @167.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @167.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @167.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @167.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @168.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @168.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x30c rs2_data=0x27
@line:74    Cycle @168.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @168.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @168.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @168.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @168.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @168.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @168.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @168.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @168.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @168.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @168.00: [MEM]	MEM: Bypass <= 0xffffffc3
@line:30    Cycle @168.00: [WB]	Input: rd=x15 wdata=0x28
@line:35    Cycle @168.00: [WB]	WB: Write x15 <= 0x28
@line:144   Cycle @168.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @168.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @168.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @168.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @169.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @169.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x28 rs2_data=0x0
@line:74    Cycle @169.00: [Executor]	Input: pc=0xc rs1_data=0x30c rs2_data=0x27 Imm=0x0
@line:119   Cycle @169.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @169.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @169.00: [Executor]	EX: RS2 source: WB Bypass (0x28)
@line:364   Cycle @169.00: [Executor]	EX: ALU Op1 source: RS1 (0x30c)
@line:429   Cycle @169.00: [Executor]	EX: ALU Op2 source: RS2 (0x28)
@line:1080  Cycle @169.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @169.00: [Executor]	EX: Bypass Update: 0x334
@line:1345  Cycle @169.00: [Executor]	EX: ALU Result: 0x334
@line:1413  Cycle @169.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @169.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @169.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @169.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @169.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @169.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @169.00: [WB]	Input: rd=x0 wdata=0xffffffc3
@line:144   Cycle @169.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @169.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @169.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @169.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @170.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @170.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x28 rs2_data=0x65
@line:74    Cycle @170.00: [Executor]	Input: pc=0x10 rs1_data=0x28 rs2_data=0x0 Imm=0x1
@line:119   Cycle @170.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @170.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @170.00: [Executor]	EX: ALU Op1 source: RS1 (0x28)
@line:443   Cycle @170.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @170.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @170.00: [Executor]	EX: Bypass Update: 0x29
@line:1345  Cycle @170.00: [Executor]	EX: ALU Result: 0x29
@line:1413  Cycle @170.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @170.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @170.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @170.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @170.00: [MEM]	MEM: Bypass <= 0x334
@line:30    Cycle @170.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @170.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @170.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @170.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @170.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @170.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @171.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @171.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @171.00: [Executor]	Input: pc=0x14 rs1_data=0x28 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @171.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @171.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x29)
@line:327   Cycle @171.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @171.00: [Executor]	EX: ALU Op1 source: RS1 (0x29)
@line:429   Cycle @171.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @171.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @171.00: [Executor]	EX: Bypass Update: 0xffffffc4
@line:1345  Cycle @171.00: [Executor]	EX: ALU Result: 0xffffffc4
@line:1413  Cycle @171.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @171.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @171.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @171.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @171.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @171.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @171.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @171.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @171.00: [MEM]	MEM: Bypass <= 0x29
@line:30    Cycle @171.00: [WB]	Input: rd=x10 wdata=0x334
@line:35    Cycle @171.00: [WB]	WB: Write x10 <= 0x334
@line:144   Cycle @171.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @171.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @171.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @171.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @172.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @172.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x334 rs2_data=0x28
@line:74    Cycle @172.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @172.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @172.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @172.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @172.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @172.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @172.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @172.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @172.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @172.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @172.00: [MEM]	MEM: Bypass <= 0xffffffc4
@line:30    Cycle @172.00: [WB]	Input: rd=x15 wdata=0x29
@line:35    Cycle @172.00: [WB]	WB: Write x15 <= 0x29
@line:144   Cycle @172.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @172.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @172.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @172.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @173.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @173.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x29 rs2_data=0x0
@line:74    Cycle @173.00: [Executor]	Input: pc=0xc rs1_data=0x334 rs2_data=0x28 Imm=0x0
@line:119   Cycle @173.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @173.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @173.00: [Executor]	EX: RS2 source: WB Bypass (0x29)
@line:364   Cycle @173.00: [Executor]	EX: ALU Op1 source: RS1 (0x334)
@line:429   Cycle @173.00: [Executor]	EX: ALU Op2 source: RS2 (0x29)
@line:1080  Cycle @173.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @173.00: [Executor]	EX: Bypass Update: 0x35d
@line:1345  Cycle @173.00: [Executor]	EX: ALU Result: 0x35d
@line:1413  Cycle @173.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @173.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @173.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @173.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @173.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @173.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @173.00: [WB]	Input: rd=x0 wdata=0xffffffc4
@line:144   Cycle @173.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @173.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @173.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @173.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @174.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @174.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x29 rs2_data=0x65
@line:74    Cycle @174.00: [Executor]	Input: pc=0x10 rs1_data=0x29 rs2_data=0x0 Imm=0x1
@line:119   Cycle @174.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @174.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x29)
@line:443   Cycle @174.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @174.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @174.00: [Executor]	EX: Bypass Update: 0x2a
@line:1345  Cycle @174.00: [Executor]	EX: ALU Result: 0x2a
@line:1413  Cycle @174.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @174.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @174.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @174.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @174.00: [MEM]	MEM: Bypass <= 0x35d
@line:30    Cycle @174.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @174.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @174.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @174.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @174.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @174.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @175.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @175.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @175.00: [Executor]	Input: pc=0x14 rs1_data=0x29 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @175.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @175.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2a)
@line:327   Cycle @175.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @175.00: [Executor]	EX: ALU Op1 source: RS1 (0x2a)
@line:429   Cycle @175.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @175.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @175.00: [Executor]	EX: Bypass Update: 0xffffffc5
@line:1345  Cycle @175.00: [Executor]	EX: ALU Result: 0xffffffc5
@line:1413  Cycle @175.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @175.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @175.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @175.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @175.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @175.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @175.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @175.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @175.00: [MEM]	MEM: Bypass <= 0x2a
@line:30    Cycle @175.00: [WB]	Input: rd=x10 wdata=0x35d
@line:35    Cycle @175.00: [WB]	WB: Write x10 <= 0x35d
@line:144   Cycle @175.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @175.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @175.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @175.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @176.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @176.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x35d rs2_data=0x29
@line:74    Cycle @176.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @176.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @176.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @176.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @176.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @176.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @176.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @176.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @176.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @176.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @176.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @176.00: [MEM]	MEM: Bypass <= 0xffffffc5
@line:30    Cycle @176.00: [WB]	Input: rd=x15 wdata=0x2a
@line:35    Cycle @176.00: [WB]	WB: Write x15 <= 0x2a
@line:144   Cycle @176.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @176.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @176.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @176.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @177.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @177.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2a rs2_data=0x0
@line:74    Cycle @177.00: [Executor]	Input: pc=0xc rs1_data=0x35d rs2_data=0x29 Imm=0x0
@line:119   Cycle @177.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @177.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @177.00: [Executor]	EX: RS2 source: WB Bypass (0x2a)
@line:364   Cycle @177.00: [Executor]	EX: ALU Op1 source: RS1 (0x35d)
@line:429   Cycle @177.00: [Executor]	EX: ALU Op2 source: RS2 (0x2a)
@line:1080  Cycle @177.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @177.00: [Executor]	EX: Bypass Update: 0x387
@line:1345  Cycle @177.00: [Executor]	EX: ALU Result: 0x387
@line:1413  Cycle @177.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @177.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @177.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @177.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @177.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @177.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @177.00: [WB]	Input: rd=x0 wdata=0xffffffc5
@line:144   Cycle @177.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @177.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @177.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @177.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @178.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @178.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2a rs2_data=0x65
@line:74    Cycle @178.00: [Executor]	Input: pc=0x10 rs1_data=0x2a rs2_data=0x0 Imm=0x1
@line:119   Cycle @178.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @178.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @178.00: [Executor]	EX: ALU Op1 source: RS1 (0x2a)
@line:443   Cycle @178.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @178.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @178.00: [Executor]	EX: Bypass Update: 0x2b
@line:1345  Cycle @178.00: [Executor]	EX: ALU Result: 0x2b
@line:1413  Cycle @178.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @178.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @178.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @178.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @178.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @178.00: [MEM]	MEM: Bypass <= 0x387
@line:30    Cycle @178.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @178.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @178.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @178.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @178.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @178.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @179.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @179.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @179.00: [Executor]	Input: pc=0x14 rs1_data=0x2a rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @179.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @179.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2b)
@line:327   Cycle @179.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x2b)
@line:429   Cycle @179.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @179.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @179.00: [Executor]	EX: Bypass Update: 0xffffffc6
@line:1345  Cycle @179.00: [Executor]	EX: ALU Result: 0xffffffc6
@line:1413  Cycle @179.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @179.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @179.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @179.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @179.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @179.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @179.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @179.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @179.00: [MEM]	MEM: Bypass <= 0x2b
@line:30    Cycle @179.00: [WB]	Input: rd=x10 wdata=0x387
@line:35    Cycle @179.00: [WB]	WB: Write x10 <= 0x387
@line:144   Cycle @179.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @179.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @179.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @179.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @180.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @180.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x387 rs2_data=0x2a
@line:74    Cycle @180.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @180.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @180.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @180.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @180.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @180.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @180.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @180.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @180.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @180.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @180.00: [MEM]	MEM: Bypass <= 0xffffffc6
@line:30    Cycle @180.00: [WB]	Input: rd=x15 wdata=0x2b
@line:35    Cycle @180.00: [WB]	WB: Write x15 <= 0x2b
@line:144   Cycle @180.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @180.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @180.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @180.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @181.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @181.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2b rs2_data=0x0
@line:74    Cycle @181.00: [Executor]	Input: pc=0xc rs1_data=0x387 rs2_data=0x2a Imm=0x0
@line:119   Cycle @181.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @181.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @181.00: [Executor]	EX: RS2 source: WB Bypass (0x2b)
@line:364   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x387)
@line:429   Cycle @181.00: [Executor]	EX: ALU Op2 source: RS2 (0x2b)
@line:1080  Cycle @181.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @181.00: [Executor]	EX: Bypass Update: 0x3b2
@line:1345  Cycle @181.00: [Executor]	EX: ALU Result: 0x3b2
@line:1413  Cycle @181.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @181.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @181.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @181.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @181.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @181.00: [WB]	Input: rd=x0 wdata=0xffffffc6
@line:144   Cycle @181.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @181.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @181.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @181.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @182.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @182.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2b rs2_data=0x65
@line:74    Cycle @182.00: [Executor]	Input: pc=0x10 rs1_data=0x2b rs2_data=0x0 Imm=0x1
@line:119   Cycle @182.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @182.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0x2b)
@line:443   Cycle @182.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @182.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @182.00: [Executor]	EX: Bypass Update: 0x2c
@line:1345  Cycle @182.00: [Executor]	EX: ALU Result: 0x2c
@line:1413  Cycle @182.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @182.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @182.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @182.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @182.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @182.00: [MEM]	MEM: Bypass <= 0x3b2
@line:30    Cycle @182.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @182.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @182.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @182.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @182.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @183.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @183.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @183.00: [Executor]	Input: pc=0x14 rs1_data=0x2b rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @183.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @183.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2c)
@line:327   Cycle @183.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x2c)
@line:429   Cycle @183.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @183.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @183.00: [Executor]	EX: Bypass Update: 0xffffffc7
@line:1345  Cycle @183.00: [Executor]	EX: ALU Result: 0xffffffc7
@line:1413  Cycle @183.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @183.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @183.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @183.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @183.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @183.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @183.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @183.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @183.00: [MEM]	MEM: Bypass <= 0x2c
@line:30    Cycle @183.00: [WB]	Input: rd=x10 wdata=0x3b2
@line:35    Cycle @183.00: [WB]	WB: Write x10 <= 0x3b2
@line:144   Cycle @183.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @183.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @183.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @183.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @184.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @184.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x3b2 rs2_data=0x2b
@line:74    Cycle @184.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @184.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @184.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @184.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @184.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @184.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @184.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @184.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @184.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @184.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @184.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @184.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @184.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @184.00: [MEM]	MEM: Bypass <= 0xffffffc7
@line:30    Cycle @184.00: [WB]	Input: rd=x15 wdata=0x2c
@line:35    Cycle @184.00: [WB]	WB: Write x15 <= 0x2c
@line:144   Cycle @184.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @184.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @184.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @184.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @185.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @185.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2c rs2_data=0x0
@line:74    Cycle @185.00: [Executor]	Input: pc=0xc rs1_data=0x3b2 rs2_data=0x2b Imm=0x0
@line:119   Cycle @185.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @185.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @185.00: [Executor]	EX: RS2 source: WB Bypass (0x2c)
@line:364   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0x3b2)
@line:429   Cycle @185.00: [Executor]	EX: ALU Op2 source: RS2 (0x2c)
@line:1080  Cycle @185.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @185.00: [Executor]	EX: Bypass Update: 0x3de
@line:1345  Cycle @185.00: [Executor]	EX: ALU Result: 0x3de
@line:1413  Cycle @185.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @185.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @185.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @185.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @185.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @185.00: [WB]	Input: rd=x0 wdata=0xffffffc7
@line:144   Cycle @185.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @185.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @185.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @185.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @186.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @186.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2c rs2_data=0x65
@line:74    Cycle @186.00: [Executor]	Input: pc=0x10 rs1_data=0x2c rs2_data=0x0 Imm=0x1
@line:119   Cycle @186.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @186.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @186.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @186.00: [Executor]	EX: ALU Op1 source: RS1 (0x2c)
@line:443   Cycle @186.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @186.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @186.00: [Executor]	EX: Bypass Update: 0x2d
@line:1345  Cycle @186.00: [Executor]	EX: ALU Result: 0x2d
@line:1413  Cycle @186.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @186.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @186.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @186.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @186.00: [MEM]	MEM: Bypass <= 0x3de
@line:30    Cycle @186.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @186.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @186.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @186.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @186.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @186.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @187.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @187.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @187.00: [Executor]	Input: pc=0x14 rs1_data=0x2c rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @187.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @187.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2d)
@line:327   Cycle @187.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0x2d)
@line:429   Cycle @187.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @187.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @187.00: [Executor]	EX: Bypass Update: 0xffffffc8
@line:1345  Cycle @187.00: [Executor]	EX: ALU Result: 0xffffffc8
@line:1413  Cycle @187.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @187.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @187.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @187.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @187.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @187.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @187.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @187.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @187.00: [MEM]	MEM: Bypass <= 0x2d
@line:30    Cycle @187.00: [WB]	Input: rd=x10 wdata=0x3de
@line:35    Cycle @187.00: [WB]	WB: Write x10 <= 0x3de
@line:144   Cycle @187.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @187.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @187.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @187.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @188.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @188.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x3de rs2_data=0x2c
@line:74    Cycle @188.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @188.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @188.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @188.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @188.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @188.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @188.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @188.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @188.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @188.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @188.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @188.00: [MEM]	MEM: Bypass <= 0xffffffc8
@line:30    Cycle @188.00: [WB]	Input: rd=x15 wdata=0x2d
@line:35    Cycle @188.00: [WB]	WB: Write x15 <= 0x2d
@line:144   Cycle @188.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @188.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @188.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @188.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @189.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @189.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2d rs2_data=0x0
@line:74    Cycle @189.00: [Executor]	Input: pc=0xc rs1_data=0x3de rs2_data=0x2c Imm=0x0
@line:119   Cycle @189.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @189.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @189.00: [Executor]	EX: RS2 source: WB Bypass (0x2d)
@line:364   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0x3de)
@line:429   Cycle @189.00: [Executor]	EX: ALU Op2 source: RS2 (0x2d)
@line:1080  Cycle @189.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @189.00: [Executor]	EX: Bypass Update: 0x40b
@line:1345  Cycle @189.00: [Executor]	EX: ALU Result: 0x40b
@line:1413  Cycle @189.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @189.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @189.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @189.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @189.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @189.00: [WB]	Input: rd=x0 wdata=0xffffffc8
@line:144   Cycle @189.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @189.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @189.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @189.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @190.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @190.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2d rs2_data=0x65
@line:74    Cycle @190.00: [Executor]	Input: pc=0x10 rs1_data=0x2d rs2_data=0x0 Imm=0x1
@line:119   Cycle @190.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @190.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0x2d)
@line:443   Cycle @190.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @190.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @190.00: [Executor]	EX: Bypass Update: 0x2e
@line:1345  Cycle @190.00: [Executor]	EX: ALU Result: 0x2e
@line:1413  Cycle @190.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @190.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @190.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @190.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @190.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @190.00: [MEM]	MEM: Bypass <= 0x40b
@line:30    Cycle @190.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @190.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @190.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @190.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @190.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @190.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @191.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @191.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @191.00: [Executor]	Input: pc=0x14 rs1_data=0x2d rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @191.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @191.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2e)
@line:327   Cycle @191.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0x2e)
@line:429   Cycle @191.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @191.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @191.00: [Executor]	EX: Bypass Update: 0xffffffc9
@line:1345  Cycle @191.00: [Executor]	EX: ALU Result: 0xffffffc9
@line:1413  Cycle @191.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @191.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @191.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @191.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @191.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @191.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @191.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @191.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @191.00: [MEM]	MEM: Bypass <= 0x2e
@line:30    Cycle @191.00: [WB]	Input: rd=x10 wdata=0x40b
@line:35    Cycle @191.00: [WB]	WB: Write x10 <= 0x40b
@line:144   Cycle @191.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @191.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @191.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @191.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @192.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @192.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x40b rs2_data=0x2d
@line:74    Cycle @192.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @192.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @192.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @192.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @192.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @192.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @192.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @192.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @192.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @192.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @192.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @192.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @192.00: [MEM]	MEM: Bypass <= 0xffffffc9
@line:30    Cycle @192.00: [WB]	Input: rd=x15 wdata=0x2e
@line:35    Cycle @192.00: [WB]	WB: Write x15 <= 0x2e
@line:144   Cycle @192.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @192.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @192.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @192.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @193.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @193.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2e rs2_data=0x0
@line:74    Cycle @193.00: [Executor]	Input: pc=0xc rs1_data=0x40b rs2_data=0x2d Imm=0x0
@line:119   Cycle @193.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @193.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @193.00: [Executor]	EX: RS2 source: WB Bypass (0x2e)
@line:364   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0x40b)
@line:429   Cycle @193.00: [Executor]	EX: ALU Op2 source: RS2 (0x2e)
@line:1080  Cycle @193.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @193.00: [Executor]	EX: Bypass Update: 0x439
@line:1345  Cycle @193.00: [Executor]	EX: ALU Result: 0x439
@line:1413  Cycle @193.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @193.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @193.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @193.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @193.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @193.00: [WB]	Input: rd=x0 wdata=0xffffffc9
@line:144   Cycle @193.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @193.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @193.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @193.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @194.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @194.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2e rs2_data=0x65
@line:74    Cycle @194.00: [Executor]	Input: pc=0x10 rs1_data=0x2e rs2_data=0x0 Imm=0x1
@line:119   Cycle @194.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @194.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0x2e)
@line:443   Cycle @194.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @194.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @194.00: [Executor]	EX: Bypass Update: 0x2f
@line:1345  Cycle @194.00: [Executor]	EX: ALU Result: 0x2f
@line:1413  Cycle @194.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @194.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @194.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @194.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @194.00: [MEM]	MEM: Bypass <= 0x439
@line:30    Cycle @194.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @194.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @194.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @194.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @194.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @194.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @195.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @195.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @195.00: [Executor]	Input: pc=0x14 rs1_data=0x2e rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @195.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @195.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x2f)
@line:327   Cycle @195.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0x2f)
@line:429   Cycle @195.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @195.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @195.00: [Executor]	EX: Bypass Update: 0xffffffca
@line:1345  Cycle @195.00: [Executor]	EX: ALU Result: 0xffffffca
@line:1413  Cycle @195.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @195.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @195.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @195.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @195.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @195.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @195.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @195.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @195.00: [MEM]	MEM: Bypass <= 0x2f
@line:30    Cycle @195.00: [WB]	Input: rd=x10 wdata=0x439
@line:35    Cycle @195.00: [WB]	WB: Write x10 <= 0x439
@line:144   Cycle @195.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @195.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @195.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @195.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @196.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @196.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x439 rs2_data=0x2e
@line:74    Cycle @196.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @196.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @196.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @196.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @196.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @196.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @196.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @196.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @196.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @196.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @196.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @196.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @196.00: [MEM]	MEM: Bypass <= 0xffffffca
@line:30    Cycle @196.00: [WB]	Input: rd=x15 wdata=0x2f
@line:35    Cycle @196.00: [WB]	WB: Write x15 <= 0x2f
@line:144   Cycle @196.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @196.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @196.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @196.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @197.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @197.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2f rs2_data=0x0
@line:74    Cycle @197.00: [Executor]	Input: pc=0xc rs1_data=0x439 rs2_data=0x2e Imm=0x0
@line:119   Cycle @197.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @197.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @197.00: [Executor]	EX: RS2 source: WB Bypass (0x2f)
@line:364   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0x439)
@line:429   Cycle @197.00: [Executor]	EX: ALU Op2 source: RS2 (0x2f)
@line:1080  Cycle @197.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @197.00: [Executor]	EX: Bypass Update: 0x468
@line:1345  Cycle @197.00: [Executor]	EX: ALU Result: 0x468
@line:1413  Cycle @197.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @197.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @197.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @197.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @197.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @197.00: [WB]	Input: rd=x0 wdata=0xffffffca
@line:144   Cycle @197.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @197.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @197.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @197.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @198.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @198.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2f rs2_data=0x65
@line:74    Cycle @198.00: [Executor]	Input: pc=0x10 rs1_data=0x2f rs2_data=0x0 Imm=0x1
@line:119   Cycle @198.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @198.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0x2f)
@line:443   Cycle @198.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @198.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @198.00: [Executor]	EX: Bypass Update: 0x30
@line:1345  Cycle @198.00: [Executor]	EX: ALU Result: 0x30
@line:1413  Cycle @198.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @198.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @198.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @198.00: [MEM]	MEM: Bypass <= 0x468
@line:30    Cycle @198.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @198.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @198.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @198.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @198.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @198.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @199.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @199.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @199.00: [Executor]	Input: pc=0x14 rs1_data=0x2f rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @199.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @199.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x30)
@line:327   Cycle @199.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0x30)
@line:429   Cycle @199.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @199.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @199.00: [Executor]	EX: Bypass Update: 0xffffffcb
@line:1345  Cycle @199.00: [Executor]	EX: ALU Result: 0xffffffcb
@line:1413  Cycle @199.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @199.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @199.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @199.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @199.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @199.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @199.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @199.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @199.00: [MEM]	MEM: Bypass <= 0x30
@line:30    Cycle @199.00: [WB]	Input: rd=x10 wdata=0x468
@line:35    Cycle @199.00: [WB]	WB: Write x10 <= 0x468
@line:144   Cycle @199.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @199.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @199.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @199.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @200.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @200.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x468 rs2_data=0x2f
@line:74    Cycle @200.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @200.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @200.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @200.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @200.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @200.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @200.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @200.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @200.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @200.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @200.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @200.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @200.00: [MEM]	MEM: Bypass <= 0xffffffcb
@line:30    Cycle @200.00: [WB]	Input: rd=x15 wdata=0x30
@line:35    Cycle @200.00: [WB]	WB: Write x15 <= 0x30
@line:144   Cycle @200.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @200.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @200.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @200.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @201.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @201.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x30 rs2_data=0x0
@line:74    Cycle @201.00: [Executor]	Input: pc=0xc rs1_data=0x468 rs2_data=0x2f Imm=0x0
@line:119   Cycle @201.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @201.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @201.00: [Executor]	EX: RS2 source: WB Bypass (0x30)
@line:364   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0x468)
@line:429   Cycle @201.00: [Executor]	EX: ALU Op2 source: RS2 (0x30)
@line:1080  Cycle @201.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @201.00: [Executor]	EX: Bypass Update: 0x498
@line:1345  Cycle @201.00: [Executor]	EX: ALU Result: 0x498
@line:1413  Cycle @201.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @201.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @201.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @201.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @201.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @201.00: [WB]	Input: rd=x0 wdata=0xffffffcb
@line:144   Cycle @201.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @201.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @201.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @201.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @202.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @202.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x30 rs2_data=0x65
@line:74    Cycle @202.00: [Executor]	Input: pc=0x10 rs1_data=0x30 rs2_data=0x0 Imm=0x1
@line:119   Cycle @202.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @202.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @202.00: [Executor]	EX: ALU Op1 source: RS1 (0x30)
@line:443   Cycle @202.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @202.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @202.00: [Executor]	EX: Bypass Update: 0x31
@line:1345  Cycle @202.00: [Executor]	EX: ALU Result: 0x31
@line:1413  Cycle @202.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @202.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @202.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @202.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @202.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @202.00: [MEM]	MEM: Bypass <= 0x498
@line:30    Cycle @202.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @202.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @202.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @202.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @202.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @202.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @203.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @203.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @203.00: [Executor]	Input: pc=0x14 rs1_data=0x30 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @203.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @203.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x31)
@line:327   Cycle @203.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0x31)
@line:429   Cycle @203.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @203.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @203.00: [Executor]	EX: Bypass Update: 0xffffffcc
@line:1345  Cycle @203.00: [Executor]	EX: ALU Result: 0xffffffcc
@line:1413  Cycle @203.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @203.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @203.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @203.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @203.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @203.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @203.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @203.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @203.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @203.00: [MEM]	MEM: Bypass <= 0x31
@line:30    Cycle @203.00: [WB]	Input: rd=x10 wdata=0x498
@line:35    Cycle @203.00: [WB]	WB: Write x10 <= 0x498
@line:144   Cycle @203.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @203.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @203.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @203.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @203.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @203.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @203.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @204.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @204.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @204.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x498 rs2_data=0x30
@line:74    Cycle @204.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @204.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @204.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @204.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @204.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @204.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @204.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @204.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @204.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @204.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @204.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @204.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @204.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @204.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @204.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @204.00: [MEM]	MEM: Bypass <= 0xffffffcc
@line:30    Cycle @204.00: [WB]	Input: rd=x15 wdata=0x31
@line:35    Cycle @204.00: [WB]	WB: Write x15 <= 0x31
@line:144   Cycle @204.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @204.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @204.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @204.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @204.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @204.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @204.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @205.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @205.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @205.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x31 rs2_data=0x0
@line:74    Cycle @205.00: [Executor]	Input: pc=0xc rs1_data=0x498 rs2_data=0x30 Imm=0x0
@line:119   Cycle @205.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @205.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @205.00: [Executor]	EX: RS2 source: WB Bypass (0x31)
@line:364   Cycle @205.00: [Executor]	EX: ALU Op1 source: RS1 (0x498)
@line:429   Cycle @205.00: [Executor]	EX: ALU Op2 source: RS2 (0x31)
@line:1080  Cycle @205.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @205.00: [Executor]	EX: Bypass Update: 0x4c9
@line:1345  Cycle @205.00: [Executor]	EX: ALU Result: 0x4c9
@line:1413  Cycle @205.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @205.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @205.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @205.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @205.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @205.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @205.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @205.00: [WB]	Input: rd=x0 wdata=0xffffffcc
@line:144   Cycle @205.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @205.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @205.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @205.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @205.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @205.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @205.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @206.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @206.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @206.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x31 rs2_data=0x65
@line:74    Cycle @206.00: [Executor]	Input: pc=0x10 rs1_data=0x31 rs2_data=0x0 Imm=0x1
@line:119   Cycle @206.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @206.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @206.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @206.00: [Executor]	EX: ALU Op1 source: RS1 (0x31)
@line:443   Cycle @206.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @206.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @206.00: [Executor]	EX: Bypass Update: 0x32
@line:1345  Cycle @206.00: [Executor]	EX: ALU Result: 0x32
@line:1413  Cycle @206.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @206.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @206.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @206.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @206.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @206.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @206.00: [MEM]	MEM: Bypass <= 0x4c9
@line:30    Cycle @206.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @206.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @206.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @206.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @206.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @206.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @206.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @206.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @206.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @207.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @207.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @207.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @207.00: [Executor]	Input: pc=0x14 rs1_data=0x31 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @207.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @207.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x32)
@line:327   Cycle @207.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @207.00: [Executor]	EX: ALU Op1 source: RS1 (0x32)
@line:429   Cycle @207.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @207.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @207.00: [Executor]	EX: Bypass Update: 0xffffffcd
@line:1345  Cycle @207.00: [Executor]	EX: ALU Result: 0xffffffcd
@line:1413  Cycle @207.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @207.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @207.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @207.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @207.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @207.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @207.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @207.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @207.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @207.00: [MEM]	MEM: Bypass <= 0x32
@line:30    Cycle @207.00: [WB]	Input: rd=x10 wdata=0x4c9
@line:35    Cycle @207.00: [WB]	WB: Write x10 <= 0x4c9
@line:144   Cycle @207.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @207.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @207.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @207.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @207.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @207.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @207.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @208.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @208.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @208.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x4c9 rs2_data=0x31
@line:74    Cycle @208.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @208.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @208.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @208.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @208.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @208.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @208.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @208.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @208.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @208.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @208.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @208.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @208.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @208.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @208.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @208.00: [MEM]	MEM: Bypass <= 0xffffffcd
@line:30    Cycle @208.00: [WB]	Input: rd=x15 wdata=0x32
@line:35    Cycle @208.00: [WB]	WB: Write x15 <= 0x32
@line:144   Cycle @208.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @208.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @208.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @208.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @208.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @208.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @208.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @209.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @209.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @209.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x32 rs2_data=0x0
@line:74    Cycle @209.00: [Executor]	Input: pc=0xc rs1_data=0x4c9 rs2_data=0x31 Imm=0x0
@line:119   Cycle @209.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @209.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @209.00: [Executor]	EX: RS2 source: WB Bypass (0x32)
@line:364   Cycle @209.00: [Executor]	EX: ALU Op1 source: RS1 (0x4c9)
@line:429   Cycle @209.00: [Executor]	EX: ALU Op2 source: RS2 (0x32)
@line:1080  Cycle @209.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @209.00: [Executor]	EX: Bypass Update: 0x4fb
@line:1345  Cycle @209.00: [Executor]	EX: ALU Result: 0x4fb
@line:1413  Cycle @209.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @209.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @209.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @209.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @209.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @209.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @209.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @209.00: [WB]	Input: rd=x0 wdata=0xffffffcd
@line:144   Cycle @209.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @209.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @209.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @209.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @209.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @209.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @209.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @210.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @210.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @210.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x32 rs2_data=0x65
@line:74    Cycle @210.00: [Executor]	Input: pc=0x10 rs1_data=0x32 rs2_data=0x0 Imm=0x1
@line:119   Cycle @210.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @210.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @210.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @210.00: [Executor]	EX: ALU Op1 source: RS1 (0x32)
@line:443   Cycle @210.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @210.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @210.00: [Executor]	EX: Bypass Update: 0x33
@line:1345  Cycle @210.00: [Executor]	EX: ALU Result: 0x33
@line:1413  Cycle @210.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @210.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @210.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @210.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @210.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @210.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @210.00: [MEM]	MEM: Bypass <= 0x4fb
@line:30    Cycle @210.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @210.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @210.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @210.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @210.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @210.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @210.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @210.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @210.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @211.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @211.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @211.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @211.00: [Executor]	Input: pc=0x14 rs1_data=0x32 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @211.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @211.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x33)
@line:327   Cycle @211.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @211.00: [Executor]	EX: ALU Op1 source: RS1 (0x33)
@line:429   Cycle @211.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @211.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @211.00: [Executor]	EX: Bypass Update: 0xffffffce
@line:1345  Cycle @211.00: [Executor]	EX: ALU Result: 0xffffffce
@line:1413  Cycle @211.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @211.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @211.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @211.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @211.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @211.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @211.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @211.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @211.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @211.00: [MEM]	MEM: Bypass <= 0x33
@line:30    Cycle @211.00: [WB]	Input: rd=x10 wdata=0x4fb
@line:35    Cycle @211.00: [WB]	WB: Write x10 <= 0x4fb
@line:144   Cycle @211.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @211.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @211.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @211.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @211.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @211.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @211.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @212.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @212.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @212.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x4fb rs2_data=0x32
@line:74    Cycle @212.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @212.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @212.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @212.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @212.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @212.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @212.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @212.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @212.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @212.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @212.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @212.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @212.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @212.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @212.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @212.00: [MEM]	MEM: Bypass <= 0xffffffce
@line:30    Cycle @212.00: [WB]	Input: rd=x15 wdata=0x33
@line:35    Cycle @212.00: [WB]	WB: Write x15 <= 0x33
@line:144   Cycle @212.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @212.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @212.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @212.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @212.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @212.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @212.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @213.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @213.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @213.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x33 rs2_data=0x0
@line:74    Cycle @213.00: [Executor]	Input: pc=0xc rs1_data=0x4fb rs2_data=0x32 Imm=0x0
@line:119   Cycle @213.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @213.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @213.00: [Executor]	EX: RS2 source: WB Bypass (0x33)
@line:364   Cycle @213.00: [Executor]	EX: ALU Op1 source: RS1 (0x4fb)
@line:429   Cycle @213.00: [Executor]	EX: ALU Op2 source: RS2 (0x33)
@line:1080  Cycle @213.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @213.00: [Executor]	EX: Bypass Update: 0x52e
@line:1345  Cycle @213.00: [Executor]	EX: ALU Result: 0x52e
@line:1413  Cycle @213.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @213.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @213.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @213.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @213.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @213.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @213.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @213.00: [WB]	Input: rd=x0 wdata=0xffffffce
@line:144   Cycle @213.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @213.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @213.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @213.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @213.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @213.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @213.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @214.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @214.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @214.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x33 rs2_data=0x65
@line:74    Cycle @214.00: [Executor]	Input: pc=0x10 rs1_data=0x33 rs2_data=0x0 Imm=0x1
@line:119   Cycle @214.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @214.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @214.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @214.00: [Executor]	EX: ALU Op1 source: RS1 (0x33)
@line:443   Cycle @214.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @214.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @214.00: [Executor]	EX: Bypass Update: 0x34
@line:1345  Cycle @214.00: [Executor]	EX: ALU Result: 0x34
@line:1413  Cycle @214.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @214.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @214.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @214.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @214.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @214.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @214.00: [MEM]	MEM: Bypass <= 0x52e
@line:30    Cycle @214.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @214.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @214.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @214.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @214.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @214.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @214.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @214.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @214.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @215.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @215.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @215.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @215.00: [Executor]	Input: pc=0x14 rs1_data=0x33 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @215.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @215.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x34)
@line:327   Cycle @215.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @215.00: [Executor]	EX: ALU Op1 source: RS1 (0x34)
@line:429   Cycle @215.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @215.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @215.00: [Executor]	EX: Bypass Update: 0xffffffcf
@line:1345  Cycle @215.00: [Executor]	EX: ALU Result: 0xffffffcf
@line:1413  Cycle @215.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @215.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @215.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @215.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @215.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @215.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @215.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @215.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @215.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @215.00: [MEM]	MEM: Bypass <= 0x34
@line:30    Cycle @215.00: [WB]	Input: rd=x10 wdata=0x52e
@line:35    Cycle @215.00: [WB]	WB: Write x10 <= 0x52e
@line:144   Cycle @215.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @215.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @215.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @215.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @215.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @215.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @215.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @216.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @216.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @216.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x52e rs2_data=0x33
@line:74    Cycle @216.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @216.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @216.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @216.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @216.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @216.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @216.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @216.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @216.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @216.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @216.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @216.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @216.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @216.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @216.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @216.00: [MEM]	MEM: Bypass <= 0xffffffcf
@line:30    Cycle @216.00: [WB]	Input: rd=x15 wdata=0x34
@line:35    Cycle @216.00: [WB]	WB: Write x15 <= 0x34
@line:144   Cycle @216.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @216.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @216.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @216.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @216.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @216.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @216.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @217.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @217.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @217.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x34 rs2_data=0x0
@line:74    Cycle @217.00: [Executor]	Input: pc=0xc rs1_data=0x52e rs2_data=0x33 Imm=0x0
@line:119   Cycle @217.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @217.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @217.00: [Executor]	EX: RS2 source: WB Bypass (0x34)
@line:364   Cycle @217.00: [Executor]	EX: ALU Op1 source: RS1 (0x52e)
@line:429   Cycle @217.00: [Executor]	EX: ALU Op2 source: RS2 (0x34)
@line:1080  Cycle @217.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @217.00: [Executor]	EX: Bypass Update: 0x562
@line:1345  Cycle @217.00: [Executor]	EX: ALU Result: 0x562
@line:1413  Cycle @217.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @217.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @217.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @217.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @217.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @217.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @217.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @217.00: [WB]	Input: rd=x0 wdata=0xffffffcf
@line:144   Cycle @217.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @217.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @217.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @217.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @217.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @217.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @217.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @218.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @218.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @218.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x34 rs2_data=0x65
@line:74    Cycle @218.00: [Executor]	Input: pc=0x10 rs1_data=0x34 rs2_data=0x0 Imm=0x1
@line:119   Cycle @218.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @218.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @218.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @218.00: [Executor]	EX: ALU Op1 source: RS1 (0x34)
@line:443   Cycle @218.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @218.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @218.00: [Executor]	EX: Bypass Update: 0x35
@line:1345  Cycle @218.00: [Executor]	EX: ALU Result: 0x35
@line:1413  Cycle @218.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @218.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @218.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @218.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @218.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @218.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @218.00: [MEM]	MEM: Bypass <= 0x562
@line:30    Cycle @218.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @218.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @218.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @218.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @218.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @218.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @218.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @218.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @218.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @219.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @219.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @219.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @219.00: [Executor]	Input: pc=0x14 rs1_data=0x34 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @219.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @219.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x35)
@line:327   Cycle @219.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @219.00: [Executor]	EX: ALU Op1 source: RS1 (0x35)
@line:429   Cycle @219.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @219.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @219.00: [Executor]	EX: Bypass Update: 0xffffffd0
@line:1345  Cycle @219.00: [Executor]	EX: ALU Result: 0xffffffd0
@line:1413  Cycle @219.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @219.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @219.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @219.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @219.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @219.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @219.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @219.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @219.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @219.00: [MEM]	MEM: Bypass <= 0x35
@line:30    Cycle @219.00: [WB]	Input: rd=x10 wdata=0x562
@line:35    Cycle @219.00: [WB]	WB: Write x10 <= 0x562
@line:144   Cycle @219.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @219.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @219.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @219.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @219.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @219.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @219.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @220.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @220.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @220.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x562 rs2_data=0x34
@line:74    Cycle @220.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @220.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @220.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @220.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @220.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @220.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @220.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @220.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @220.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @220.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @220.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @220.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @220.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @220.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @220.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @220.00: [MEM]	MEM: Bypass <= 0xffffffd0
@line:30    Cycle @220.00: [WB]	Input: rd=x15 wdata=0x35
@line:35    Cycle @220.00: [WB]	WB: Write x15 <= 0x35
@line:144   Cycle @220.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @220.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @220.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @220.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @220.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @220.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @220.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @221.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @221.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @221.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x35 rs2_data=0x0
@line:74    Cycle @221.00: [Executor]	Input: pc=0xc rs1_data=0x562 rs2_data=0x34 Imm=0x0
@line:119   Cycle @221.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @221.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @221.00: [Executor]	EX: RS2 source: WB Bypass (0x35)
@line:364   Cycle @221.00: [Executor]	EX: ALU Op1 source: RS1 (0x562)
@line:429   Cycle @221.00: [Executor]	EX: ALU Op2 source: RS2 (0x35)
@line:1080  Cycle @221.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @221.00: [Executor]	EX: Bypass Update: 0x597
@line:1345  Cycle @221.00: [Executor]	EX: ALU Result: 0x597
@line:1413  Cycle @221.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @221.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @221.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @221.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @221.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @221.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @221.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @221.00: [WB]	Input: rd=x0 wdata=0xffffffd0
@line:144   Cycle @221.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @221.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @221.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @221.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @221.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @221.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @221.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @222.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @222.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @222.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x35 rs2_data=0x65
@line:74    Cycle @222.00: [Executor]	Input: pc=0x10 rs1_data=0x35 rs2_data=0x0 Imm=0x1
@line:119   Cycle @222.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @222.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @222.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @222.00: [Executor]	EX: ALU Op1 source: RS1 (0x35)
@line:443   Cycle @222.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @222.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @222.00: [Executor]	EX: Bypass Update: 0x36
@line:1345  Cycle @222.00: [Executor]	EX: ALU Result: 0x36
@line:1413  Cycle @222.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @222.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @222.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @222.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @222.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @222.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @222.00: [MEM]	MEM: Bypass <= 0x597
@line:30    Cycle @222.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @222.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @222.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @222.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @222.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @222.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @222.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @222.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @222.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @223.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @223.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @223.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @223.00: [Executor]	Input: pc=0x14 rs1_data=0x35 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @223.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @223.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x36)
@line:327   Cycle @223.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @223.00: [Executor]	EX: ALU Op1 source: RS1 (0x36)
@line:429   Cycle @223.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @223.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @223.00: [Executor]	EX: Bypass Update: 0xffffffd1
@line:1345  Cycle @223.00: [Executor]	EX: ALU Result: 0xffffffd1
@line:1413  Cycle @223.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @223.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @223.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @223.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @223.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @223.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @223.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @223.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @223.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @223.00: [MEM]	MEM: Bypass <= 0x36
@line:30    Cycle @223.00: [WB]	Input: rd=x10 wdata=0x597
@line:35    Cycle @223.00: [WB]	WB: Write x10 <= 0x597
@line:144   Cycle @223.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @223.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @223.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @223.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @223.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @223.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @223.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @224.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @224.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @224.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x597 rs2_data=0x35
@line:74    Cycle @224.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @224.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @224.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @224.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @224.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @224.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @224.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @224.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @224.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @224.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @224.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @224.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @224.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @224.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @224.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @224.00: [MEM]	MEM: Bypass <= 0xffffffd1
@line:30    Cycle @224.00: [WB]	Input: rd=x15 wdata=0x36
@line:35    Cycle @224.00: [WB]	WB: Write x15 <= 0x36
@line:144   Cycle @224.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @224.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @224.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @224.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @224.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @224.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @224.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @225.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @225.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @225.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x36 rs2_data=0x0
@line:74    Cycle @225.00: [Executor]	Input: pc=0xc rs1_data=0x597 rs2_data=0x35 Imm=0x0
@line:119   Cycle @225.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @225.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @225.00: [Executor]	EX: RS2 source: WB Bypass (0x36)
@line:364   Cycle @225.00: [Executor]	EX: ALU Op1 source: RS1 (0x597)
@line:429   Cycle @225.00: [Executor]	EX: ALU Op2 source: RS2 (0x36)
@line:1080  Cycle @225.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @225.00: [Executor]	EX: Bypass Update: 0x5cd
@line:1345  Cycle @225.00: [Executor]	EX: ALU Result: 0x5cd
@line:1413  Cycle @225.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @225.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @225.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @225.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @225.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @225.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @225.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @225.00: [WB]	Input: rd=x0 wdata=0xffffffd1
@line:144   Cycle @225.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @225.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @225.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @225.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @225.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @225.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @225.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @226.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @226.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @226.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x36 rs2_data=0x65
@line:74    Cycle @226.00: [Executor]	Input: pc=0x10 rs1_data=0x36 rs2_data=0x0 Imm=0x1
@line:119   Cycle @226.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @226.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @226.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @226.00: [Executor]	EX: ALU Op1 source: RS1 (0x36)
@line:443   Cycle @226.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @226.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @226.00: [Executor]	EX: Bypass Update: 0x37
@line:1345  Cycle @226.00: [Executor]	EX: ALU Result: 0x37
@line:1413  Cycle @226.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @226.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @226.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @226.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @226.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @226.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @226.00: [MEM]	MEM: Bypass <= 0x5cd
@line:30    Cycle @226.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @226.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @226.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @226.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @226.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @226.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @226.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @226.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @226.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @227.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @227.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @227.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @227.00: [Executor]	Input: pc=0x14 rs1_data=0x36 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @227.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @227.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x37)
@line:327   Cycle @227.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @227.00: [Executor]	EX: ALU Op1 source: RS1 (0x37)
@line:429   Cycle @227.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @227.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @227.00: [Executor]	EX: Bypass Update: 0xffffffd2
@line:1345  Cycle @227.00: [Executor]	EX: ALU Result: 0xffffffd2
@line:1413  Cycle @227.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @227.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @227.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @227.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @227.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @227.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @227.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @227.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @227.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @227.00: [MEM]	MEM: Bypass <= 0x37
@line:30    Cycle @227.00: [WB]	Input: rd=x10 wdata=0x5cd
@line:35    Cycle @227.00: [WB]	WB: Write x10 <= 0x5cd
@line:144   Cycle @227.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @227.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @227.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @227.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @227.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @227.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @227.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @228.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @228.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @228.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x5cd rs2_data=0x36
@line:74    Cycle @228.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @228.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @228.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @228.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @228.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @228.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @228.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @228.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @228.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @228.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @228.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @228.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @228.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @228.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @228.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @228.00: [MEM]	MEM: Bypass <= 0xffffffd2
@line:30    Cycle @228.00: [WB]	Input: rd=x15 wdata=0x37
@line:35    Cycle @228.00: [WB]	WB: Write x15 <= 0x37
@line:144   Cycle @228.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @228.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @228.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @228.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @228.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @228.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @228.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @229.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @229.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @229.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x37 rs2_data=0x0
@line:74    Cycle @229.00: [Executor]	Input: pc=0xc rs1_data=0x5cd rs2_data=0x36 Imm=0x0
@line:119   Cycle @229.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @229.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @229.00: [Executor]	EX: RS2 source: WB Bypass (0x37)
@line:364   Cycle @229.00: [Executor]	EX: ALU Op1 source: RS1 (0x5cd)
@line:429   Cycle @229.00: [Executor]	EX: ALU Op2 source: RS2 (0x37)
@line:1080  Cycle @229.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @229.00: [Executor]	EX: Bypass Update: 0x604
@line:1345  Cycle @229.00: [Executor]	EX: ALU Result: 0x604
@line:1413  Cycle @229.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @229.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @229.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @229.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @229.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @229.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @229.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @229.00: [WB]	Input: rd=x0 wdata=0xffffffd2
@line:144   Cycle @229.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @229.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @229.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @229.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @229.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @229.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @229.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @230.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @230.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @230.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x37 rs2_data=0x65
@line:74    Cycle @230.00: [Executor]	Input: pc=0x10 rs1_data=0x37 rs2_data=0x0 Imm=0x1
@line:119   Cycle @230.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @230.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @230.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @230.00: [Executor]	EX: ALU Op1 source: RS1 (0x37)
@line:443   Cycle @230.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @230.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @230.00: [Executor]	EX: Bypass Update: 0x38
@line:1345  Cycle @230.00: [Executor]	EX: ALU Result: 0x38
@line:1413  Cycle @230.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @230.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @230.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @230.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @230.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @230.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @230.00: [MEM]	MEM: Bypass <= 0x604
@line:30    Cycle @230.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @230.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @230.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @230.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @230.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @230.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @230.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @230.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @230.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @231.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @231.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @231.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @231.00: [Executor]	Input: pc=0x14 rs1_data=0x37 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @231.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @231.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x38)
@line:327   Cycle @231.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @231.00: [Executor]	EX: ALU Op1 source: RS1 (0x38)
@line:429   Cycle @231.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @231.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @231.00: [Executor]	EX: Bypass Update: 0xffffffd3
@line:1345  Cycle @231.00: [Executor]	EX: ALU Result: 0xffffffd3
@line:1413  Cycle @231.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @231.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @231.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @231.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @231.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @231.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @231.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @231.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @231.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @231.00: [MEM]	MEM: Bypass <= 0x38
@line:30    Cycle @231.00: [WB]	Input: rd=x10 wdata=0x604
@line:35    Cycle @231.00: [WB]	WB: Write x10 <= 0x604
@line:144   Cycle @231.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @231.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @231.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @231.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @231.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @231.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @231.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @232.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @232.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @232.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x604 rs2_data=0x37
@line:74    Cycle @232.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @232.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @232.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @232.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @232.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @232.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @232.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @232.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @232.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @232.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @232.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @232.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @232.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @232.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @232.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @232.00: [MEM]	MEM: Bypass <= 0xffffffd3
@line:30    Cycle @232.00: [WB]	Input: rd=x15 wdata=0x38
@line:35    Cycle @232.00: [WB]	WB: Write x15 <= 0x38
@line:144   Cycle @232.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @232.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @232.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @232.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @232.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @232.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @232.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @233.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @233.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @233.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x38 rs2_data=0x0
@line:74    Cycle @233.00: [Executor]	Input: pc=0xc rs1_data=0x604 rs2_data=0x37 Imm=0x0
@line:119   Cycle @233.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @233.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @233.00: [Executor]	EX: RS2 source: WB Bypass (0x38)
@line:364   Cycle @233.00: [Executor]	EX: ALU Op1 source: RS1 (0x604)
@line:429   Cycle @233.00: [Executor]	EX: ALU Op2 source: RS2 (0x38)
@line:1080  Cycle @233.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @233.00: [Executor]	EX: Bypass Update: 0x63c
@line:1345  Cycle @233.00: [Executor]	EX: ALU Result: 0x63c
@line:1413  Cycle @233.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @233.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @233.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @233.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @233.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @233.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @233.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @233.00: [WB]	Input: rd=x0 wdata=0xffffffd3
@line:144   Cycle @233.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @233.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @233.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @233.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @233.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @233.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @233.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @234.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @234.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @234.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x38 rs2_data=0x65
@line:74    Cycle @234.00: [Executor]	Input: pc=0x10 rs1_data=0x38 rs2_data=0x0 Imm=0x1
@line:119   Cycle @234.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @234.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @234.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @234.00: [Executor]	EX: ALU Op1 source: RS1 (0x38)
@line:443   Cycle @234.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @234.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @234.00: [Executor]	EX: Bypass Update: 0x39
@line:1345  Cycle @234.00: [Executor]	EX: ALU Result: 0x39
@line:1413  Cycle @234.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @234.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @234.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @234.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @234.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @234.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @234.00: [MEM]	MEM: Bypass <= 0x63c
@line:30    Cycle @234.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @234.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @234.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @234.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @234.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @234.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @234.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @234.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @234.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @235.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @235.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @235.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @235.00: [Executor]	Input: pc=0x14 rs1_data=0x38 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @235.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @235.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x39)
@line:327   Cycle @235.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @235.00: [Executor]	EX: ALU Op1 source: RS1 (0x39)
@line:429   Cycle @235.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @235.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @235.00: [Executor]	EX: Bypass Update: 0xffffffd4
@line:1345  Cycle @235.00: [Executor]	EX: ALU Result: 0xffffffd4
@line:1413  Cycle @235.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @235.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @235.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @235.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @235.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @235.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @235.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @235.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @235.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @235.00: [MEM]	MEM: Bypass <= 0x39
@line:30    Cycle @235.00: [WB]	Input: rd=x10 wdata=0x63c
@line:35    Cycle @235.00: [WB]	WB: Write x10 <= 0x63c
@line:144   Cycle @235.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @235.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @235.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @235.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @235.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @235.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @235.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @236.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @236.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @236.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x63c rs2_data=0x38
@line:74    Cycle @236.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @236.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @236.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @236.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @236.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @236.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @236.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @236.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @236.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @236.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @236.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @236.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @236.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @236.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @236.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @236.00: [MEM]	MEM: Bypass <= 0xffffffd4
@line:30    Cycle @236.00: [WB]	Input: rd=x15 wdata=0x39
@line:35    Cycle @236.00: [WB]	WB: Write x15 <= 0x39
@line:144   Cycle @236.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @236.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @236.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @236.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @236.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @236.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @236.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @237.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @237.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @237.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x39 rs2_data=0x0
@line:74    Cycle @237.00: [Executor]	Input: pc=0xc rs1_data=0x63c rs2_data=0x38 Imm=0x0
@line:119   Cycle @237.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @237.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @237.00: [Executor]	EX: RS2 source: WB Bypass (0x39)
@line:364   Cycle @237.00: [Executor]	EX: ALU Op1 source: RS1 (0x63c)
@line:429   Cycle @237.00: [Executor]	EX: ALU Op2 source: RS2 (0x39)
@line:1080  Cycle @237.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @237.00: [Executor]	EX: Bypass Update: 0x675
@line:1345  Cycle @237.00: [Executor]	EX: ALU Result: 0x675
@line:1413  Cycle @237.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @237.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @237.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @237.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @237.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @237.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @237.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @237.00: [WB]	Input: rd=x0 wdata=0xffffffd4
@line:144   Cycle @237.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @237.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @237.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @237.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @237.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @237.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @237.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @238.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @238.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @238.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x39 rs2_data=0x65
@line:74    Cycle @238.00: [Executor]	Input: pc=0x10 rs1_data=0x39 rs2_data=0x0 Imm=0x1
@line:119   Cycle @238.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @238.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @238.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @238.00: [Executor]	EX: ALU Op1 source: RS1 (0x39)
@line:443   Cycle @238.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @238.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @238.00: [Executor]	EX: Bypass Update: 0x3a
@line:1345  Cycle @238.00: [Executor]	EX: ALU Result: 0x3a
@line:1413  Cycle @238.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @238.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @238.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @238.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @238.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @238.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @238.00: [MEM]	MEM: Bypass <= 0x675
@line:30    Cycle @238.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @238.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @238.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @238.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @238.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @238.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @238.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @238.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @238.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @239.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @239.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @239.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @239.00: [Executor]	Input: pc=0x14 rs1_data=0x39 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @239.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @239.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3a)
@line:327   Cycle @239.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @239.00: [Executor]	EX: ALU Op1 source: RS1 (0x3a)
@line:429   Cycle @239.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @239.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @239.00: [Executor]	EX: Bypass Update: 0xffffffd5
@line:1345  Cycle @239.00: [Executor]	EX: ALU Result: 0xffffffd5
@line:1413  Cycle @239.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @239.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @239.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @239.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @239.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @239.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @239.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @239.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @239.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @239.00: [MEM]	MEM: Bypass <= 0x3a
@line:30    Cycle @239.00: [WB]	Input: rd=x10 wdata=0x675
@line:35    Cycle @239.00: [WB]	WB: Write x10 <= 0x675
@line:144   Cycle @239.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @239.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @239.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @239.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @239.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @239.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @239.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @240.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @240.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @240.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x675 rs2_data=0x39
@line:74    Cycle @240.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @240.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @240.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @240.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @240.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @240.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @240.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @240.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @240.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @240.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @240.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @240.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @240.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @240.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @240.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @240.00: [MEM]	MEM: Bypass <= 0xffffffd5
@line:30    Cycle @240.00: [WB]	Input: rd=x15 wdata=0x3a
@line:35    Cycle @240.00: [WB]	WB: Write x15 <= 0x3a
@line:144   Cycle @240.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @240.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @240.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @240.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @240.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @240.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @240.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @241.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @241.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @241.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3a rs2_data=0x0
@line:74    Cycle @241.00: [Executor]	Input: pc=0xc rs1_data=0x675 rs2_data=0x39 Imm=0x0
@line:119   Cycle @241.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @241.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @241.00: [Executor]	EX: RS2 source: WB Bypass (0x3a)
@line:364   Cycle @241.00: [Executor]	EX: ALU Op1 source: RS1 (0x675)
@line:429   Cycle @241.00: [Executor]	EX: ALU Op2 source: RS2 (0x3a)
@line:1080  Cycle @241.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @241.00: [Executor]	EX: Bypass Update: 0x6af
@line:1345  Cycle @241.00: [Executor]	EX: ALU Result: 0x6af
@line:1413  Cycle @241.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @241.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @241.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @241.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @241.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @241.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @241.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @241.00: [WB]	Input: rd=x0 wdata=0xffffffd5
@line:144   Cycle @241.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @241.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @241.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @241.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @241.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @241.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @241.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @242.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @242.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @242.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3a rs2_data=0x65
@line:74    Cycle @242.00: [Executor]	Input: pc=0x10 rs1_data=0x3a rs2_data=0x0 Imm=0x1
@line:119   Cycle @242.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @242.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @242.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @242.00: [Executor]	EX: ALU Op1 source: RS1 (0x3a)
@line:443   Cycle @242.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @242.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @242.00: [Executor]	EX: Bypass Update: 0x3b
@line:1345  Cycle @242.00: [Executor]	EX: ALU Result: 0x3b
@line:1413  Cycle @242.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @242.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @242.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @242.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @242.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @242.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @242.00: [MEM]	MEM: Bypass <= 0x6af
@line:30    Cycle @242.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @242.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @242.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @242.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @242.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @242.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @242.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @242.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @242.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @243.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @243.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @243.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @243.00: [Executor]	Input: pc=0x14 rs1_data=0x3a rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @243.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @243.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3b)
@line:327   Cycle @243.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @243.00: [Executor]	EX: ALU Op1 source: RS1 (0x3b)
@line:429   Cycle @243.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @243.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @243.00: [Executor]	EX: Bypass Update: 0xffffffd6
@line:1345  Cycle @243.00: [Executor]	EX: ALU Result: 0xffffffd6
@line:1413  Cycle @243.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @243.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @243.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @243.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @243.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @243.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @243.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @243.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @243.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @243.00: [MEM]	MEM: Bypass <= 0x3b
@line:30    Cycle @243.00: [WB]	Input: rd=x10 wdata=0x6af
@line:35    Cycle @243.00: [WB]	WB: Write x10 <= 0x6af
@line:144   Cycle @243.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @243.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @243.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @243.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @243.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @243.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @243.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @244.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @244.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @244.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x6af rs2_data=0x3a
@line:74    Cycle @244.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @244.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @244.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @244.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @244.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @244.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @244.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @244.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @244.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @244.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @244.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @244.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @244.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @244.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @244.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @244.00: [MEM]	MEM: Bypass <= 0xffffffd6
@line:30    Cycle @244.00: [WB]	Input: rd=x15 wdata=0x3b
@line:35    Cycle @244.00: [WB]	WB: Write x15 <= 0x3b
@line:144   Cycle @244.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @244.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @244.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @244.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @244.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @244.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @244.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @245.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @245.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @245.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3b rs2_data=0x0
@line:74    Cycle @245.00: [Executor]	Input: pc=0xc rs1_data=0x6af rs2_data=0x3a Imm=0x0
@line:119   Cycle @245.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @245.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @245.00: [Executor]	EX: RS2 source: WB Bypass (0x3b)
@line:364   Cycle @245.00: [Executor]	EX: ALU Op1 source: RS1 (0x6af)
@line:429   Cycle @245.00: [Executor]	EX: ALU Op2 source: RS2 (0x3b)
@line:1080  Cycle @245.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @245.00: [Executor]	EX: Bypass Update: 0x6ea
@line:1345  Cycle @245.00: [Executor]	EX: ALU Result: 0x6ea
@line:1413  Cycle @245.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @245.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @245.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @245.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @245.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @245.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @245.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @245.00: [WB]	Input: rd=x0 wdata=0xffffffd6
@line:144   Cycle @245.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @245.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @245.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @245.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @245.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @245.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @245.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @246.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @246.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @246.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3b rs2_data=0x65
@line:74    Cycle @246.00: [Executor]	Input: pc=0x10 rs1_data=0x3b rs2_data=0x0 Imm=0x1
@line:119   Cycle @246.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @246.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @246.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @246.00: [Executor]	EX: ALU Op1 source: RS1 (0x3b)
@line:443   Cycle @246.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @246.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @246.00: [Executor]	EX: Bypass Update: 0x3c
@line:1345  Cycle @246.00: [Executor]	EX: ALU Result: 0x3c
@line:1413  Cycle @246.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @246.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @246.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @246.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @246.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @246.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @246.00: [MEM]	MEM: Bypass <= 0x6ea
@line:30    Cycle @246.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @246.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @246.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @246.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @246.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @246.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @246.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @246.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @246.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @247.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @247.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @247.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @247.00: [Executor]	Input: pc=0x14 rs1_data=0x3b rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @247.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @247.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3c)
@line:327   Cycle @247.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @247.00: [Executor]	EX: ALU Op1 source: RS1 (0x3c)
@line:429   Cycle @247.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @247.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @247.00: [Executor]	EX: Bypass Update: 0xffffffd7
@line:1345  Cycle @247.00: [Executor]	EX: ALU Result: 0xffffffd7
@line:1413  Cycle @247.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @247.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @247.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @247.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @247.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @247.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @247.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @247.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @247.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @247.00: [MEM]	MEM: Bypass <= 0x3c
@line:30    Cycle @247.00: [WB]	Input: rd=x10 wdata=0x6ea
@line:35    Cycle @247.00: [WB]	WB: Write x10 <= 0x6ea
@line:144   Cycle @247.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @247.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @247.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @247.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @247.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @247.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @247.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @248.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @248.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @248.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x6ea rs2_data=0x3b
@line:74    Cycle @248.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @248.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @248.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @248.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @248.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @248.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @248.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @248.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @248.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @248.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @248.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @248.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @248.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @248.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @248.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @248.00: [MEM]	MEM: Bypass <= 0xffffffd7
@line:30    Cycle @248.00: [WB]	Input: rd=x15 wdata=0x3c
@line:35    Cycle @248.00: [WB]	WB: Write x15 <= 0x3c
@line:144   Cycle @248.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @248.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @248.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @248.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @248.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @248.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @248.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @249.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @249.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @249.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3c rs2_data=0x0
@line:74    Cycle @249.00: [Executor]	Input: pc=0xc rs1_data=0x6ea rs2_data=0x3b Imm=0x0
@line:119   Cycle @249.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @249.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @249.00: [Executor]	EX: RS2 source: WB Bypass (0x3c)
@line:364   Cycle @249.00: [Executor]	EX: ALU Op1 source: RS1 (0x6ea)
@line:429   Cycle @249.00: [Executor]	EX: ALU Op2 source: RS2 (0x3c)
@line:1080  Cycle @249.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @249.00: [Executor]	EX: Bypass Update: 0x726
@line:1345  Cycle @249.00: [Executor]	EX: ALU Result: 0x726
@line:1413  Cycle @249.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @249.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @249.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @249.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @249.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @249.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @249.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @249.00: [WB]	Input: rd=x0 wdata=0xffffffd7
@line:144   Cycle @249.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @249.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @249.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @249.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @249.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @249.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @249.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @250.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @250.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @250.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3c rs2_data=0x65
@line:74    Cycle @250.00: [Executor]	Input: pc=0x10 rs1_data=0x3c rs2_data=0x0 Imm=0x1
@line:119   Cycle @250.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @250.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @250.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @250.00: [Executor]	EX: ALU Op1 source: RS1 (0x3c)
@line:443   Cycle @250.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @250.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @250.00: [Executor]	EX: Bypass Update: 0x3d
@line:1345  Cycle @250.00: [Executor]	EX: ALU Result: 0x3d
@line:1413  Cycle @250.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @250.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @250.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @250.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @250.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @250.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @250.00: [MEM]	MEM: Bypass <= 0x726
@line:30    Cycle @250.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @250.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @250.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @250.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @250.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @250.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @250.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @250.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @250.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @251.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @251.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @251.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @251.00: [Executor]	Input: pc=0x14 rs1_data=0x3c rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @251.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @251.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3d)
@line:327   Cycle @251.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @251.00: [Executor]	EX: ALU Op1 source: RS1 (0x3d)
@line:429   Cycle @251.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @251.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @251.00: [Executor]	EX: Bypass Update: 0xffffffd8
@line:1345  Cycle @251.00: [Executor]	EX: ALU Result: 0xffffffd8
@line:1413  Cycle @251.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @251.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @251.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @251.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @251.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @251.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @251.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @251.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @251.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @251.00: [MEM]	MEM: Bypass <= 0x3d
@line:30    Cycle @251.00: [WB]	Input: rd=x10 wdata=0x726
@line:35    Cycle @251.00: [WB]	WB: Write x10 <= 0x726
@line:144   Cycle @251.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @251.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @251.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @251.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @251.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @251.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @251.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @252.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @252.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @252.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x726 rs2_data=0x3c
@line:74    Cycle @252.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @252.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @252.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @252.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @252.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @252.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @252.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @252.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @252.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @252.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @252.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @252.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @252.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @252.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @252.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @252.00: [MEM]	MEM: Bypass <= 0xffffffd8
@line:30    Cycle @252.00: [WB]	Input: rd=x15 wdata=0x3d
@line:35    Cycle @252.00: [WB]	WB: Write x15 <= 0x3d
@line:144   Cycle @252.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @252.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @252.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @252.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @252.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @252.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @252.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @253.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @253.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @253.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3d rs2_data=0x0
@line:74    Cycle @253.00: [Executor]	Input: pc=0xc rs1_data=0x726 rs2_data=0x3c Imm=0x0
@line:119   Cycle @253.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @253.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @253.00: [Executor]	EX: RS2 source: WB Bypass (0x3d)
@line:364   Cycle @253.00: [Executor]	EX: ALU Op1 source: RS1 (0x726)
@line:429   Cycle @253.00: [Executor]	EX: ALU Op2 source: RS2 (0x3d)
@line:1080  Cycle @253.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @253.00: [Executor]	EX: Bypass Update: 0x763
@line:1345  Cycle @253.00: [Executor]	EX: ALU Result: 0x763
@line:1413  Cycle @253.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @253.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @253.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @253.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @253.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @253.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @253.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @253.00: [WB]	Input: rd=x0 wdata=0xffffffd8
@line:144   Cycle @253.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @253.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @253.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @253.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @253.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @253.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @253.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @254.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @254.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @254.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3d rs2_data=0x65
@line:74    Cycle @254.00: [Executor]	Input: pc=0x10 rs1_data=0x3d rs2_data=0x0 Imm=0x1
@line:119   Cycle @254.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @254.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @254.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @254.00: [Executor]	EX: ALU Op1 source: RS1 (0x3d)
@line:443   Cycle @254.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @254.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @254.00: [Executor]	EX: Bypass Update: 0x3e
@line:1345  Cycle @254.00: [Executor]	EX: ALU Result: 0x3e
@line:1413  Cycle @254.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @254.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @254.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @254.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @254.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @254.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @254.00: [MEM]	MEM: Bypass <= 0x763
@line:30    Cycle @254.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @254.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @254.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @254.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @254.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @254.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @254.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @254.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @254.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @255.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @255.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @255.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @255.00: [Executor]	Input: pc=0x14 rs1_data=0x3d rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @255.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @255.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3e)
@line:327   Cycle @255.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @255.00: [Executor]	EX: ALU Op1 source: RS1 (0x3e)
@line:429   Cycle @255.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @255.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @255.00: [Executor]	EX: Bypass Update: 0xffffffd9
@line:1345  Cycle @255.00: [Executor]	EX: ALU Result: 0xffffffd9
@line:1413  Cycle @255.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @255.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @255.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @255.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @255.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @255.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @255.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @255.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @255.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @255.00: [MEM]	MEM: Bypass <= 0x3e
@line:30    Cycle @255.00: [WB]	Input: rd=x10 wdata=0x763
@line:35    Cycle @255.00: [WB]	WB: Write x10 <= 0x763
@line:144   Cycle @255.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @255.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @255.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @255.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @255.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @255.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @255.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @256.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @256.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @256.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x763 rs2_data=0x3d
@line:74    Cycle @256.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @256.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @256.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @256.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @256.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @256.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @256.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @256.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @256.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @256.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @256.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @256.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @256.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @256.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @256.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @256.00: [MEM]	MEM: Bypass <= 0xffffffd9
@line:30    Cycle @256.00: [WB]	Input: rd=x15 wdata=0x3e
@line:35    Cycle @256.00: [WB]	WB: Write x15 <= 0x3e
@line:144   Cycle @256.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @256.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @256.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @256.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @256.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @256.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @256.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @257.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @257.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @257.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3e rs2_data=0x0
@line:74    Cycle @257.00: [Executor]	Input: pc=0xc rs1_data=0x763 rs2_data=0x3d Imm=0x0
@line:119   Cycle @257.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @257.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @257.00: [Executor]	EX: RS2 source: WB Bypass (0x3e)
@line:364   Cycle @257.00: [Executor]	EX: ALU Op1 source: RS1 (0x763)
@line:429   Cycle @257.00: [Executor]	EX: ALU Op2 source: RS2 (0x3e)
@line:1080  Cycle @257.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @257.00: [Executor]	EX: Bypass Update: 0x7a1
@line:1345  Cycle @257.00: [Executor]	EX: ALU Result: 0x7a1
@line:1413  Cycle @257.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @257.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @257.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @257.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @257.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @257.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @257.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @257.00: [WB]	Input: rd=x0 wdata=0xffffffd9
@line:144   Cycle @257.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @257.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @257.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @257.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @257.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @257.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @257.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @258.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @258.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @258.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3e rs2_data=0x65
@line:74    Cycle @258.00: [Executor]	Input: pc=0x10 rs1_data=0x3e rs2_data=0x0 Imm=0x1
@line:119   Cycle @258.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @258.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @258.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @258.00: [Executor]	EX: ALU Op1 source: RS1 (0x3e)
@line:443   Cycle @258.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @258.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @258.00: [Executor]	EX: Bypass Update: 0x3f
@line:1345  Cycle @258.00: [Executor]	EX: ALU Result: 0x3f
@line:1413  Cycle @258.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @258.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @258.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @258.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @258.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @258.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @258.00: [MEM]	MEM: Bypass <= 0x7a1
@line:30    Cycle @258.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @258.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @258.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @258.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @258.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @258.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @258.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @258.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @258.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @259.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @259.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @259.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @259.00: [Executor]	Input: pc=0x14 rs1_data=0x3e rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @259.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @259.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x3f)
@line:327   Cycle @259.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @259.00: [Executor]	EX: ALU Op1 source: RS1 (0x3f)
@line:429   Cycle @259.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @259.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @259.00: [Executor]	EX: Bypass Update: 0xffffffda
@line:1345  Cycle @259.00: [Executor]	EX: ALU Result: 0xffffffda
@line:1413  Cycle @259.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @259.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @259.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @259.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @259.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @259.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @259.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @259.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @259.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @259.00: [MEM]	MEM: Bypass <= 0x3f
@line:30    Cycle @259.00: [WB]	Input: rd=x10 wdata=0x7a1
@line:35    Cycle @259.00: [WB]	WB: Write x10 <= 0x7a1
@line:144   Cycle @259.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @259.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @259.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @259.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @259.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @259.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @259.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @260.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @260.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @260.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x7a1 rs2_data=0x3e
@line:74    Cycle @260.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @260.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @260.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @260.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @260.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @260.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @260.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @260.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @260.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @260.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @260.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @260.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @260.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @260.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @260.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @260.00: [MEM]	MEM: Bypass <= 0xffffffda
@line:30    Cycle @260.00: [WB]	Input: rd=x15 wdata=0x3f
@line:35    Cycle @260.00: [WB]	WB: Write x15 <= 0x3f
@line:144   Cycle @260.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @260.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @260.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @260.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @260.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @260.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @260.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @261.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @261.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @261.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3f rs2_data=0x0
@line:74    Cycle @261.00: [Executor]	Input: pc=0xc rs1_data=0x7a1 rs2_data=0x3e Imm=0x0
@line:119   Cycle @261.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @261.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @261.00: [Executor]	EX: RS2 source: WB Bypass (0x3f)
@line:364   Cycle @261.00: [Executor]	EX: ALU Op1 source: RS1 (0x7a1)
@line:429   Cycle @261.00: [Executor]	EX: ALU Op2 source: RS2 (0x3f)
@line:1080  Cycle @261.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @261.00: [Executor]	EX: Bypass Update: 0x7e0
@line:1345  Cycle @261.00: [Executor]	EX: ALU Result: 0x7e0
@line:1413  Cycle @261.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @261.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @261.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @261.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @261.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @261.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @261.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @261.00: [WB]	Input: rd=x0 wdata=0xffffffda
@line:144   Cycle @261.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @261.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @261.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @261.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @261.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @261.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @261.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @262.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @262.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @262.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3f rs2_data=0x65
@line:74    Cycle @262.00: [Executor]	Input: pc=0x10 rs1_data=0x3f rs2_data=0x0 Imm=0x1
@line:119   Cycle @262.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @262.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @262.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @262.00: [Executor]	EX: ALU Op1 source: RS1 (0x3f)
@line:443   Cycle @262.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @262.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @262.00: [Executor]	EX: Bypass Update: 0x40
@line:1345  Cycle @262.00: [Executor]	EX: ALU Result: 0x40
@line:1413  Cycle @262.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @262.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @262.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @262.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @262.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @262.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @262.00: [MEM]	MEM: Bypass <= 0x7e0
@line:30    Cycle @262.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @262.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @262.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @262.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @262.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @262.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @262.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @262.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @262.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @263.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @263.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @263.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @263.00: [Executor]	Input: pc=0x14 rs1_data=0x3f rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @263.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @263.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x40)
@line:327   Cycle @263.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @263.00: [Executor]	EX: ALU Op1 source: RS1 (0x40)
@line:429   Cycle @263.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @263.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @263.00: [Executor]	EX: Bypass Update: 0xffffffdb
@line:1345  Cycle @263.00: [Executor]	EX: ALU Result: 0xffffffdb
@line:1413  Cycle @263.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @263.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @263.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @263.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @263.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @263.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @263.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @263.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @263.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @263.00: [MEM]	MEM: Bypass <= 0x40
@line:30    Cycle @263.00: [WB]	Input: rd=x10 wdata=0x7e0
@line:35    Cycle @263.00: [WB]	WB: Write x10 <= 0x7e0
@line:144   Cycle @263.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @263.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @263.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @263.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @263.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @263.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @263.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @264.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @264.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @264.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x7e0 rs2_data=0x3f
@line:74    Cycle @264.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @264.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @264.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @264.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @264.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @264.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @264.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @264.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @264.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @264.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @264.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @264.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @264.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @264.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @264.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @264.00: [MEM]	MEM: Bypass <= 0xffffffdb
@line:30    Cycle @264.00: [WB]	Input: rd=x15 wdata=0x40
@line:35    Cycle @264.00: [WB]	WB: Write x15 <= 0x40
@line:144   Cycle @264.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @264.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @264.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @264.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @264.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @264.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @264.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @265.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @265.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @265.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x40 rs2_data=0x0
@line:74    Cycle @265.00: [Executor]	Input: pc=0xc rs1_data=0x7e0 rs2_data=0x3f Imm=0x0
@line:119   Cycle @265.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @265.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @265.00: [Executor]	EX: RS2 source: WB Bypass (0x40)
@line:364   Cycle @265.00: [Executor]	EX: ALU Op1 source: RS1 (0x7e0)
@line:429   Cycle @265.00: [Executor]	EX: ALU Op2 source: RS2 (0x40)
@line:1080  Cycle @265.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @265.00: [Executor]	EX: Bypass Update: 0x820
@line:1345  Cycle @265.00: [Executor]	EX: ALU Result: 0x820
@line:1413  Cycle @265.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @265.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @265.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @265.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @265.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @265.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @265.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @265.00: [WB]	Input: rd=x0 wdata=0xffffffdb
@line:144   Cycle @265.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @265.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @265.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @265.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @265.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @265.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @265.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @266.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @266.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @266.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x40 rs2_data=0x65
@line:74    Cycle @266.00: [Executor]	Input: pc=0x10 rs1_data=0x40 rs2_data=0x0 Imm=0x1
@line:119   Cycle @266.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @266.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @266.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @266.00: [Executor]	EX: ALU Op1 source: RS1 (0x40)
@line:443   Cycle @266.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @266.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @266.00: [Executor]	EX: Bypass Update: 0x41
@line:1345  Cycle @266.00: [Executor]	EX: ALU Result: 0x41
@line:1413  Cycle @266.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @266.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @266.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @266.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @266.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @266.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @266.00: [MEM]	MEM: Bypass <= 0x820
@line:30    Cycle @266.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @266.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @266.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @266.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @266.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @266.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @266.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @266.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @266.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @267.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @267.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @267.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @267.00: [Executor]	Input: pc=0x14 rs1_data=0x40 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @267.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @267.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x41)
@line:327   Cycle @267.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @267.00: [Executor]	EX: ALU Op1 source: RS1 (0x41)
@line:429   Cycle @267.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @267.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @267.00: [Executor]	EX: Bypass Update: 0xffffffdc
@line:1345  Cycle @267.00: [Executor]	EX: ALU Result: 0xffffffdc
@line:1413  Cycle @267.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @267.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @267.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @267.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @267.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @267.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @267.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @267.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @267.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @267.00: [MEM]	MEM: Bypass <= 0x41
@line:30    Cycle @267.00: [WB]	Input: rd=x10 wdata=0x820
@line:35    Cycle @267.00: [WB]	WB: Write x10 <= 0x820
@line:144   Cycle @267.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @267.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @267.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @267.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @267.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @267.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @267.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @268.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @268.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @268.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x820 rs2_data=0x40
@line:74    Cycle @268.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @268.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @268.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @268.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @268.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @268.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @268.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @268.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @268.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @268.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @268.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @268.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @268.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @268.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @268.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @268.00: [MEM]	MEM: Bypass <= 0xffffffdc
@line:30    Cycle @268.00: [WB]	Input: rd=x15 wdata=0x41
@line:35    Cycle @268.00: [WB]	WB: Write x15 <= 0x41
@line:144   Cycle @268.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @268.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @268.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @268.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @268.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @268.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @268.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @269.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @269.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @269.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x41 rs2_data=0x0
@line:74    Cycle @269.00: [Executor]	Input: pc=0xc rs1_data=0x820 rs2_data=0x40 Imm=0x0
@line:119   Cycle @269.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @269.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @269.00: [Executor]	EX: RS2 source: WB Bypass (0x41)
@line:364   Cycle @269.00: [Executor]	EX: ALU Op1 source: RS1 (0x820)
@line:429   Cycle @269.00: [Executor]	EX: ALU Op2 source: RS2 (0x41)
@line:1080  Cycle @269.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @269.00: [Executor]	EX: Bypass Update: 0x861
@line:1345  Cycle @269.00: [Executor]	EX: ALU Result: 0x861
@line:1413  Cycle @269.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @269.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @269.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @269.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @269.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @269.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @269.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @269.00: [WB]	Input: rd=x0 wdata=0xffffffdc
@line:144   Cycle @269.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @269.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @269.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @269.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @269.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @269.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @269.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @270.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @270.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @270.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x41 rs2_data=0x65
@line:74    Cycle @270.00: [Executor]	Input: pc=0x10 rs1_data=0x41 rs2_data=0x0 Imm=0x1
@line:119   Cycle @270.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @270.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @270.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @270.00: [Executor]	EX: ALU Op1 source: RS1 (0x41)
@line:443   Cycle @270.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @270.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @270.00: [Executor]	EX: Bypass Update: 0x42
@line:1345  Cycle @270.00: [Executor]	EX: ALU Result: 0x42
@line:1413  Cycle @270.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @270.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @270.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @270.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @270.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @270.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @270.00: [MEM]	MEM: Bypass <= 0x861
@line:30    Cycle @270.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @270.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @270.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @270.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @270.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @270.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @270.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @270.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @270.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @271.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @271.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @271.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @271.00: [Executor]	Input: pc=0x14 rs1_data=0x41 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @271.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @271.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x42)
@line:327   Cycle @271.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @271.00: [Executor]	EX: ALU Op1 source: RS1 (0x42)
@line:429   Cycle @271.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @271.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @271.00: [Executor]	EX: Bypass Update: 0xffffffdd
@line:1345  Cycle @271.00: [Executor]	EX: ALU Result: 0xffffffdd
@line:1413  Cycle @271.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @271.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @271.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @271.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @271.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @271.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @271.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @271.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @271.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @271.00: [MEM]	MEM: Bypass <= 0x42
@line:30    Cycle @271.00: [WB]	Input: rd=x10 wdata=0x861
@line:35    Cycle @271.00: [WB]	WB: Write x10 <= 0x861
@line:144   Cycle @271.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @271.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @271.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @271.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @271.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @271.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @271.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @272.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @272.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @272.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x861 rs2_data=0x41
@line:74    Cycle @272.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @272.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @272.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @272.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @272.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @272.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @272.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @272.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @272.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @272.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @272.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @272.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @272.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @272.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @272.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @272.00: [MEM]	MEM: Bypass <= 0xffffffdd
@line:30    Cycle @272.00: [WB]	Input: rd=x15 wdata=0x42
@line:35    Cycle @272.00: [WB]	WB: Write x15 <= 0x42
@line:144   Cycle @272.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @272.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @272.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @272.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @272.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @272.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @272.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @273.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @273.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @273.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x42 rs2_data=0x0
@line:74    Cycle @273.00: [Executor]	Input: pc=0xc rs1_data=0x861 rs2_data=0x41 Imm=0x0
@line:119   Cycle @273.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @273.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @273.00: [Executor]	EX: RS2 source: WB Bypass (0x42)
@line:364   Cycle @273.00: [Executor]	EX: ALU Op1 source: RS1 (0x861)
@line:429   Cycle @273.00: [Executor]	EX: ALU Op2 source: RS2 (0x42)
@line:1080  Cycle @273.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @273.00: [Executor]	EX: Bypass Update: 0x8a3
@line:1345  Cycle @273.00: [Executor]	EX: ALU Result: 0x8a3
@line:1413  Cycle @273.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @273.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @273.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @273.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @273.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @273.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @273.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @273.00: [WB]	Input: rd=x0 wdata=0xffffffdd
@line:144   Cycle @273.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @273.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @273.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @273.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @273.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @273.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @273.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @274.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @274.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @274.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x42 rs2_data=0x65
@line:74    Cycle @274.00: [Executor]	Input: pc=0x10 rs1_data=0x42 rs2_data=0x0 Imm=0x1
@line:119   Cycle @274.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @274.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @274.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @274.00: [Executor]	EX: ALU Op1 source: RS1 (0x42)
@line:443   Cycle @274.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @274.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @274.00: [Executor]	EX: Bypass Update: 0x43
@line:1345  Cycle @274.00: [Executor]	EX: ALU Result: 0x43
@line:1413  Cycle @274.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @274.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @274.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @274.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @274.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @274.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @274.00: [MEM]	MEM: Bypass <= 0x8a3
@line:30    Cycle @274.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @274.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @274.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @274.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @274.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @274.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @274.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @274.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @274.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @275.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @275.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @275.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @275.00: [Executor]	Input: pc=0x14 rs1_data=0x42 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @275.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @275.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x43)
@line:327   Cycle @275.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @275.00: [Executor]	EX: ALU Op1 source: RS1 (0x43)
@line:429   Cycle @275.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @275.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @275.00: [Executor]	EX: Bypass Update: 0xffffffde
@line:1345  Cycle @275.00: [Executor]	EX: ALU Result: 0xffffffde
@line:1413  Cycle @275.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @275.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @275.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @275.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @275.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @275.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @275.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @275.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @275.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @275.00: [MEM]	MEM: Bypass <= 0x43
@line:30    Cycle @275.00: [WB]	Input: rd=x10 wdata=0x8a3
@line:35    Cycle @275.00: [WB]	WB: Write x10 <= 0x8a3
@line:144   Cycle @275.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @275.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @275.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @275.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @275.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @275.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @275.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @276.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @276.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @276.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x8a3 rs2_data=0x42
@line:74    Cycle @276.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @276.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @276.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @276.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @276.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @276.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @276.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @276.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @276.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @276.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @276.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @276.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @276.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @276.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @276.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @276.00: [MEM]	MEM: Bypass <= 0xffffffde
@line:30    Cycle @276.00: [WB]	Input: rd=x15 wdata=0x43
@line:35    Cycle @276.00: [WB]	WB: Write x15 <= 0x43
@line:144   Cycle @276.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @276.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @276.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @276.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @276.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @276.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @276.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @277.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @277.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @277.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x43 rs2_data=0x0
@line:74    Cycle @277.00: [Executor]	Input: pc=0xc rs1_data=0x8a3 rs2_data=0x42 Imm=0x0
@line:119   Cycle @277.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @277.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @277.00: [Executor]	EX: RS2 source: WB Bypass (0x43)
@line:364   Cycle @277.00: [Executor]	EX: ALU Op1 source: RS1 (0x8a3)
@line:429   Cycle @277.00: [Executor]	EX: ALU Op2 source: RS2 (0x43)
@line:1080  Cycle @277.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @277.00: [Executor]	EX: Bypass Update: 0x8e6
@line:1345  Cycle @277.00: [Executor]	EX: ALU Result: 0x8e6
@line:1413  Cycle @277.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @277.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @277.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @277.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @277.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @277.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @277.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @277.00: [WB]	Input: rd=x0 wdata=0xffffffde
@line:144   Cycle @277.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @277.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @277.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @277.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @277.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @277.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @277.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @278.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @278.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @278.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x43 rs2_data=0x65
@line:74    Cycle @278.00: [Executor]	Input: pc=0x10 rs1_data=0x43 rs2_data=0x0 Imm=0x1
@line:119   Cycle @278.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @278.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @278.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @278.00: [Executor]	EX: ALU Op1 source: RS1 (0x43)
@line:443   Cycle @278.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @278.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @278.00: [Executor]	EX: Bypass Update: 0x44
@line:1345  Cycle @278.00: [Executor]	EX: ALU Result: 0x44
@line:1413  Cycle @278.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @278.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @278.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @278.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @278.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @278.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @278.00: [MEM]	MEM: Bypass <= 0x8e6
@line:30    Cycle @278.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @278.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @278.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @278.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @278.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @278.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @278.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @278.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @278.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @279.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @279.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @279.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @279.00: [Executor]	Input: pc=0x14 rs1_data=0x43 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @279.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @279.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x44)
@line:327   Cycle @279.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @279.00: [Executor]	EX: ALU Op1 source: RS1 (0x44)
@line:429   Cycle @279.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @279.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @279.00: [Executor]	EX: Bypass Update: 0xffffffdf
@line:1345  Cycle @279.00: [Executor]	EX: ALU Result: 0xffffffdf
@line:1413  Cycle @279.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @279.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @279.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @279.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @279.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @279.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @279.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @279.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @279.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @279.00: [MEM]	MEM: Bypass <= 0x44
@line:30    Cycle @279.00: [WB]	Input: rd=x10 wdata=0x8e6
@line:35    Cycle @279.00: [WB]	WB: Write x10 <= 0x8e6
@line:144   Cycle @279.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @279.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @279.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @279.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @279.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @279.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @279.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @280.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @280.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @280.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x8e6 rs2_data=0x43
@line:74    Cycle @280.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @280.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @280.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @280.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @280.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @280.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @280.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @280.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @280.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @280.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @280.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @280.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @280.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @280.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @280.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @280.00: [MEM]	MEM: Bypass <= 0xffffffdf
@line:30    Cycle @280.00: [WB]	Input: rd=x15 wdata=0x44
@line:35    Cycle @280.00: [WB]	WB: Write x15 <= 0x44
@line:144   Cycle @280.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @280.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @280.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @280.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @280.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @280.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @280.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @281.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @281.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @281.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x44 rs2_data=0x0
@line:74    Cycle @281.00: [Executor]	Input: pc=0xc rs1_data=0x8e6 rs2_data=0x43 Imm=0x0
@line:119   Cycle @281.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @281.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @281.00: [Executor]	EX: RS2 source: WB Bypass (0x44)
@line:364   Cycle @281.00: [Executor]	EX: ALU Op1 source: RS1 (0x8e6)
@line:429   Cycle @281.00: [Executor]	EX: ALU Op2 source: RS2 (0x44)
@line:1080  Cycle @281.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @281.00: [Executor]	EX: Bypass Update: 0x92a
@line:1345  Cycle @281.00: [Executor]	EX: ALU Result: 0x92a
@line:1413  Cycle @281.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @281.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @281.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @281.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @281.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @281.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @281.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @281.00: [WB]	Input: rd=x0 wdata=0xffffffdf
@line:144   Cycle @281.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @281.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @281.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @281.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @281.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @281.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @281.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @282.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @282.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @282.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x44 rs2_data=0x65
@line:74    Cycle @282.00: [Executor]	Input: pc=0x10 rs1_data=0x44 rs2_data=0x0 Imm=0x1
@line:119   Cycle @282.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @282.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @282.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @282.00: [Executor]	EX: ALU Op1 source: RS1 (0x44)
@line:443   Cycle @282.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @282.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @282.00: [Executor]	EX: Bypass Update: 0x45
@line:1345  Cycle @282.00: [Executor]	EX: ALU Result: 0x45
@line:1413  Cycle @282.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @282.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @282.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @282.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @282.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @282.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @282.00: [MEM]	MEM: Bypass <= 0x92a
@line:30    Cycle @282.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @282.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @282.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @282.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @282.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @282.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @282.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @282.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @282.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @283.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @283.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @283.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @283.00: [Executor]	Input: pc=0x14 rs1_data=0x44 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @283.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @283.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x45)
@line:327   Cycle @283.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @283.00: [Executor]	EX: ALU Op1 source: RS1 (0x45)
@line:429   Cycle @283.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @283.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @283.00: [Executor]	EX: Bypass Update: 0xffffffe0
@line:1345  Cycle @283.00: [Executor]	EX: ALU Result: 0xffffffe0
@line:1413  Cycle @283.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @283.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @283.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @283.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @283.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @283.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @283.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @283.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @283.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @283.00: [MEM]	MEM: Bypass <= 0x45
@line:30    Cycle @283.00: [WB]	Input: rd=x10 wdata=0x92a
@line:35    Cycle @283.00: [WB]	WB: Write x10 <= 0x92a
@line:144   Cycle @283.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @283.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @283.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @283.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @283.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @283.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @283.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @284.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @284.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @284.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x92a rs2_data=0x44
@line:74    Cycle @284.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @284.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @284.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @284.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @284.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @284.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @284.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @284.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @284.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @284.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @284.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @284.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @284.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @284.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @284.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @284.00: [MEM]	MEM: Bypass <= 0xffffffe0
@line:30    Cycle @284.00: [WB]	Input: rd=x15 wdata=0x45
@line:35    Cycle @284.00: [WB]	WB: Write x15 <= 0x45
@line:144   Cycle @284.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @284.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @284.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @284.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @284.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @284.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @284.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @285.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @285.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @285.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x45 rs2_data=0x0
@line:74    Cycle @285.00: [Executor]	Input: pc=0xc rs1_data=0x92a rs2_data=0x44 Imm=0x0
@line:119   Cycle @285.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @285.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @285.00: [Executor]	EX: RS2 source: WB Bypass (0x45)
@line:364   Cycle @285.00: [Executor]	EX: ALU Op1 source: RS1 (0x92a)
@line:429   Cycle @285.00: [Executor]	EX: ALU Op2 source: RS2 (0x45)
@line:1080  Cycle @285.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @285.00: [Executor]	EX: Bypass Update: 0x96f
@line:1345  Cycle @285.00: [Executor]	EX: ALU Result: 0x96f
@line:1413  Cycle @285.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @285.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @285.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @285.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @285.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @285.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @285.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @285.00: [WB]	Input: rd=x0 wdata=0xffffffe0
@line:144   Cycle @285.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @285.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @285.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @285.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @285.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @285.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @285.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @286.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @286.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @286.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x45 rs2_data=0x65
@line:74    Cycle @286.00: [Executor]	Input: pc=0x10 rs1_data=0x45 rs2_data=0x0 Imm=0x1
@line:119   Cycle @286.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @286.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @286.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @286.00: [Executor]	EX: ALU Op1 source: RS1 (0x45)
@line:443   Cycle @286.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @286.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @286.00: [Executor]	EX: Bypass Update: 0x46
@line:1345  Cycle @286.00: [Executor]	EX: ALU Result: 0x46
@line:1413  Cycle @286.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @286.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @286.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @286.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @286.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @286.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @286.00: [MEM]	MEM: Bypass <= 0x96f
@line:30    Cycle @286.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @286.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @286.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @286.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @286.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @286.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @286.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @286.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @286.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @287.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @287.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @287.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @287.00: [Executor]	Input: pc=0x14 rs1_data=0x45 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @287.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @287.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x46)
@line:327   Cycle @287.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @287.00: [Executor]	EX: ALU Op1 source: RS1 (0x46)
@line:429   Cycle @287.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @287.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @287.00: [Executor]	EX: Bypass Update: 0xffffffe1
@line:1345  Cycle @287.00: [Executor]	EX: ALU Result: 0xffffffe1
@line:1413  Cycle @287.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @287.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @287.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @287.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @287.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @287.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @287.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @287.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @287.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @287.00: [MEM]	MEM: Bypass <= 0x46
@line:30    Cycle @287.00: [WB]	Input: rd=x10 wdata=0x96f
@line:35    Cycle @287.00: [WB]	WB: Write x10 <= 0x96f
@line:144   Cycle @287.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @287.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @287.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @287.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @287.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @287.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @287.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @288.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @288.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @288.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x96f rs2_data=0x45
@line:74    Cycle @288.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @288.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @288.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @288.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @288.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @288.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @288.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @288.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @288.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @288.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @288.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @288.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @288.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @288.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @288.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @288.00: [MEM]	MEM: Bypass <= 0xffffffe1
@line:30    Cycle @288.00: [WB]	Input: rd=x15 wdata=0x46
@line:35    Cycle @288.00: [WB]	WB: Write x15 <= 0x46
@line:144   Cycle @288.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @288.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @288.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @288.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @288.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @288.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @288.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @289.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @289.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @289.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x46 rs2_data=0x0
@line:74    Cycle @289.00: [Executor]	Input: pc=0xc rs1_data=0x96f rs2_data=0x45 Imm=0x0
@line:119   Cycle @289.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @289.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @289.00: [Executor]	EX: RS2 source: WB Bypass (0x46)
@line:364   Cycle @289.00: [Executor]	EX: ALU Op1 source: RS1 (0x96f)
@line:429   Cycle @289.00: [Executor]	EX: ALU Op2 source: RS2 (0x46)
@line:1080  Cycle @289.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @289.00: [Executor]	EX: Bypass Update: 0x9b5
@line:1345  Cycle @289.00: [Executor]	EX: ALU Result: 0x9b5
@line:1413  Cycle @289.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @289.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @289.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @289.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @289.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @289.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @289.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @289.00: [WB]	Input: rd=x0 wdata=0xffffffe1
@line:144   Cycle @289.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @289.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @289.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @289.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @289.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @289.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @289.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @290.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @290.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @290.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x46 rs2_data=0x65
@line:74    Cycle @290.00: [Executor]	Input: pc=0x10 rs1_data=0x46 rs2_data=0x0 Imm=0x1
@line:119   Cycle @290.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @290.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @290.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @290.00: [Executor]	EX: ALU Op1 source: RS1 (0x46)
@line:443   Cycle @290.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @290.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @290.00: [Executor]	EX: Bypass Update: 0x47
@line:1345  Cycle @290.00: [Executor]	EX: ALU Result: 0x47
@line:1413  Cycle @290.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @290.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @290.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @290.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @290.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @290.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @290.00: [MEM]	MEM: Bypass <= 0x9b5
@line:30    Cycle @290.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @290.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @290.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @290.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @290.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @290.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @290.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @290.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @290.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @291.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @291.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @291.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @291.00: [Executor]	Input: pc=0x14 rs1_data=0x46 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @291.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @291.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x47)
@line:327   Cycle @291.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @291.00: [Executor]	EX: ALU Op1 source: RS1 (0x47)
@line:429   Cycle @291.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @291.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @291.00: [Executor]	EX: Bypass Update: 0xffffffe2
@line:1345  Cycle @291.00: [Executor]	EX: ALU Result: 0xffffffe2
@line:1413  Cycle @291.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @291.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @291.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @291.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @291.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @291.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @291.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @291.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @291.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @291.00: [MEM]	MEM: Bypass <= 0x47
@line:30    Cycle @291.00: [WB]	Input: rd=x10 wdata=0x9b5
@line:35    Cycle @291.00: [WB]	WB: Write x10 <= 0x9b5
@line:144   Cycle @291.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @291.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @291.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @291.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @291.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @291.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @291.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @292.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @292.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @292.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x9b5 rs2_data=0x46
@line:74    Cycle @292.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @292.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @292.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @292.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @292.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @292.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @292.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @292.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @292.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @292.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @292.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @292.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @292.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @292.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @292.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @292.00: [MEM]	MEM: Bypass <= 0xffffffe2
@line:30    Cycle @292.00: [WB]	Input: rd=x15 wdata=0x47
@line:35    Cycle @292.00: [WB]	WB: Write x15 <= 0x47
@line:144   Cycle @292.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @292.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @292.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @292.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @292.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @292.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @292.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @293.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @293.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @293.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x47 rs2_data=0x0
@line:74    Cycle @293.00: [Executor]	Input: pc=0xc rs1_data=0x9b5 rs2_data=0x46 Imm=0x0
@line:119   Cycle @293.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @293.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @293.00: [Executor]	EX: RS2 source: WB Bypass (0x47)
@line:364   Cycle @293.00: [Executor]	EX: ALU Op1 source: RS1 (0x9b5)
@line:429   Cycle @293.00: [Executor]	EX: ALU Op2 source: RS2 (0x47)
@line:1080  Cycle @293.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @293.00: [Executor]	EX: Bypass Update: 0x9fc
@line:1345  Cycle @293.00: [Executor]	EX: ALU Result: 0x9fc
@line:1413  Cycle @293.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @293.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @293.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @293.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @293.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @293.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @293.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @293.00: [WB]	Input: rd=x0 wdata=0xffffffe2
@line:144   Cycle @293.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @293.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @293.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @293.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @293.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @293.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @293.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @294.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @294.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @294.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x47 rs2_data=0x65
@line:74    Cycle @294.00: [Executor]	Input: pc=0x10 rs1_data=0x47 rs2_data=0x0 Imm=0x1
@line:119   Cycle @294.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @294.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @294.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @294.00: [Executor]	EX: ALU Op1 source: RS1 (0x47)
@line:443   Cycle @294.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @294.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @294.00: [Executor]	EX: Bypass Update: 0x48
@line:1345  Cycle @294.00: [Executor]	EX: ALU Result: 0x48
@line:1413  Cycle @294.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @294.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @294.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @294.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @294.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @294.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @294.00: [MEM]	MEM: Bypass <= 0x9fc
@line:30    Cycle @294.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @294.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @294.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @294.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @294.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @294.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @294.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @294.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @294.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @295.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @295.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @295.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @295.00: [Executor]	Input: pc=0x14 rs1_data=0x47 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @295.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @295.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x48)
@line:327   Cycle @295.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @295.00: [Executor]	EX: ALU Op1 source: RS1 (0x48)
@line:429   Cycle @295.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @295.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @295.00: [Executor]	EX: Bypass Update: 0xffffffe3
@line:1345  Cycle @295.00: [Executor]	EX: ALU Result: 0xffffffe3
@line:1413  Cycle @295.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @295.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @295.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @295.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @295.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @295.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @295.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @295.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @295.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @295.00: [MEM]	MEM: Bypass <= 0x48
@line:30    Cycle @295.00: [WB]	Input: rd=x10 wdata=0x9fc
@line:35    Cycle @295.00: [WB]	WB: Write x10 <= 0x9fc
@line:144   Cycle @295.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @295.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @295.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @295.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @295.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @295.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @295.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @296.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @296.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @296.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x9fc rs2_data=0x47
@line:74    Cycle @296.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @296.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @296.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @296.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @296.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @296.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @296.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @296.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @296.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @296.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @296.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @296.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @296.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @296.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @296.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @296.00: [MEM]	MEM: Bypass <= 0xffffffe3
@line:30    Cycle @296.00: [WB]	Input: rd=x15 wdata=0x48
@line:35    Cycle @296.00: [WB]	WB: Write x15 <= 0x48
@line:144   Cycle @296.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @296.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @296.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @296.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @296.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @296.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @296.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @297.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @297.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @297.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x48 rs2_data=0x0
@line:74    Cycle @297.00: [Executor]	Input: pc=0xc rs1_data=0x9fc rs2_data=0x47 Imm=0x0
@line:119   Cycle @297.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @297.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @297.00: [Executor]	EX: RS2 source: WB Bypass (0x48)
@line:364   Cycle @297.00: [Executor]	EX: ALU Op1 source: RS1 (0x9fc)
@line:429   Cycle @297.00: [Executor]	EX: ALU Op2 source: RS2 (0x48)
@line:1080  Cycle @297.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @297.00: [Executor]	EX: Bypass Update: 0xa44
@line:1345  Cycle @297.00: [Executor]	EX: ALU Result: 0xa44
@line:1413  Cycle @297.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @297.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @297.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @297.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @297.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @297.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @297.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @297.00: [WB]	Input: rd=x0 wdata=0xffffffe3
@line:144   Cycle @297.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @297.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @297.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @297.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @297.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @297.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @297.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @298.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @298.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @298.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x48 rs2_data=0x65
@line:74    Cycle @298.00: [Executor]	Input: pc=0x10 rs1_data=0x48 rs2_data=0x0 Imm=0x1
@line:119   Cycle @298.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @298.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @298.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @298.00: [Executor]	EX: ALU Op1 source: RS1 (0x48)
@line:443   Cycle @298.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @298.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @298.00: [Executor]	EX: Bypass Update: 0x49
@line:1345  Cycle @298.00: [Executor]	EX: ALU Result: 0x49
@line:1413  Cycle @298.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @298.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @298.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @298.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @298.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @298.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @298.00: [MEM]	MEM: Bypass <= 0xa44
@line:30    Cycle @298.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @298.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @298.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @298.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @298.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @298.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @298.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @298.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @298.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @299.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @299.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @299.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @299.00: [Executor]	Input: pc=0x14 rs1_data=0x48 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @299.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @299.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x49)
@line:327   Cycle @299.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @299.00: [Executor]	EX: ALU Op1 source: RS1 (0x49)
@line:429   Cycle @299.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @299.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @299.00: [Executor]	EX: Bypass Update: 0xffffffe4
@line:1345  Cycle @299.00: [Executor]	EX: ALU Result: 0xffffffe4
@line:1413  Cycle @299.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @299.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @299.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @299.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @299.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @299.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @299.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @299.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @299.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @299.00: [MEM]	MEM: Bypass <= 0x49
@line:30    Cycle @299.00: [WB]	Input: rd=x10 wdata=0xa44
@line:35    Cycle @299.00: [WB]	WB: Write x10 <= 0xa44
@line:144   Cycle @299.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @299.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @299.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @299.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @299.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @299.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @299.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @300.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @300.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @300.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xa44 rs2_data=0x48
@line:74    Cycle @300.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @300.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @300.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @300.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @300.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @300.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @300.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @300.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @300.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @300.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @300.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @300.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @300.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @300.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @300.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @300.00: [MEM]	MEM: Bypass <= 0xffffffe4
@line:30    Cycle @300.00: [WB]	Input: rd=x15 wdata=0x49
@line:35    Cycle @300.00: [WB]	WB: Write x15 <= 0x49
@line:144   Cycle @300.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @300.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @300.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @300.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @300.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @300.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @300.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @301.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @301.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @301.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x49 rs2_data=0x0
@line:74    Cycle @301.00: [Executor]	Input: pc=0xc rs1_data=0xa44 rs2_data=0x48 Imm=0x0
@line:119   Cycle @301.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @301.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @301.00: [Executor]	EX: RS2 source: WB Bypass (0x49)
@line:364   Cycle @301.00: [Executor]	EX: ALU Op1 source: RS1 (0xa44)
@line:429   Cycle @301.00: [Executor]	EX: ALU Op2 source: RS2 (0x49)
@line:1080  Cycle @301.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @301.00: [Executor]	EX: Bypass Update: 0xa8d
@line:1345  Cycle @301.00: [Executor]	EX: ALU Result: 0xa8d
@line:1413  Cycle @301.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @301.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @301.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @301.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @301.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @301.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @301.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @301.00: [WB]	Input: rd=x0 wdata=0xffffffe4
@line:144   Cycle @301.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @301.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @301.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @301.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @301.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @301.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @301.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @302.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @302.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @302.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x49 rs2_data=0x65
@line:74    Cycle @302.00: [Executor]	Input: pc=0x10 rs1_data=0x49 rs2_data=0x0 Imm=0x1
@line:119   Cycle @302.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @302.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @302.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @302.00: [Executor]	EX: ALU Op1 source: RS1 (0x49)
@line:443   Cycle @302.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @302.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @302.00: [Executor]	EX: Bypass Update: 0x4a
@line:1345  Cycle @302.00: [Executor]	EX: ALU Result: 0x4a
@line:1413  Cycle @302.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @302.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @302.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @302.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @302.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @302.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @302.00: [MEM]	MEM: Bypass <= 0xa8d
@line:30    Cycle @302.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @302.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @302.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @302.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @302.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @302.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @302.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @302.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @302.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @303.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @303.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @303.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @303.00: [Executor]	Input: pc=0x14 rs1_data=0x49 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @303.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @303.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4a)
@line:327   Cycle @303.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @303.00: [Executor]	EX: ALU Op1 source: RS1 (0x4a)
@line:429   Cycle @303.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @303.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @303.00: [Executor]	EX: Bypass Update: 0xffffffe5
@line:1345  Cycle @303.00: [Executor]	EX: ALU Result: 0xffffffe5
@line:1413  Cycle @303.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @303.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @303.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @303.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @303.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @303.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @303.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @303.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @303.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @303.00: [MEM]	MEM: Bypass <= 0x4a
@line:30    Cycle @303.00: [WB]	Input: rd=x10 wdata=0xa8d
@line:35    Cycle @303.00: [WB]	WB: Write x10 <= 0xa8d
@line:144   Cycle @303.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @303.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @303.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @303.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @303.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @303.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @303.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @304.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @304.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @304.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xa8d rs2_data=0x49
@line:74    Cycle @304.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @304.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @304.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @304.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @304.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @304.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @304.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @304.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @304.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @304.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @304.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @304.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @304.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @304.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @304.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @304.00: [MEM]	MEM: Bypass <= 0xffffffe5
@line:30    Cycle @304.00: [WB]	Input: rd=x15 wdata=0x4a
@line:35    Cycle @304.00: [WB]	WB: Write x15 <= 0x4a
@line:144   Cycle @304.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @304.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @304.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @304.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @304.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @304.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @304.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @305.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @305.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @305.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4a rs2_data=0x0
@line:74    Cycle @305.00: [Executor]	Input: pc=0xc rs1_data=0xa8d rs2_data=0x49 Imm=0x0
@line:119   Cycle @305.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @305.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @305.00: [Executor]	EX: RS2 source: WB Bypass (0x4a)
@line:364   Cycle @305.00: [Executor]	EX: ALU Op1 source: RS1 (0xa8d)
@line:429   Cycle @305.00: [Executor]	EX: ALU Op2 source: RS2 (0x4a)
@line:1080  Cycle @305.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @305.00: [Executor]	EX: Bypass Update: 0xad7
@line:1345  Cycle @305.00: [Executor]	EX: ALU Result: 0xad7
@line:1413  Cycle @305.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @305.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @305.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @305.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @305.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @305.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @305.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @305.00: [WB]	Input: rd=x0 wdata=0xffffffe5
@line:144   Cycle @305.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @305.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @305.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @305.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @305.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @305.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @305.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @306.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @306.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @306.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4a rs2_data=0x65
@line:74    Cycle @306.00: [Executor]	Input: pc=0x10 rs1_data=0x4a rs2_data=0x0 Imm=0x1
@line:119   Cycle @306.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @306.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @306.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @306.00: [Executor]	EX: ALU Op1 source: RS1 (0x4a)
@line:443   Cycle @306.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @306.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @306.00: [Executor]	EX: Bypass Update: 0x4b
@line:1345  Cycle @306.00: [Executor]	EX: ALU Result: 0x4b
@line:1413  Cycle @306.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @306.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @306.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @306.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @306.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @306.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @306.00: [MEM]	MEM: Bypass <= 0xad7
@line:30    Cycle @306.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @306.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @306.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @306.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @306.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @306.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @306.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @306.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @306.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @307.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @307.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @307.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @307.00: [Executor]	Input: pc=0x14 rs1_data=0x4a rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @307.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @307.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4b)
@line:327   Cycle @307.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @307.00: [Executor]	EX: ALU Op1 source: RS1 (0x4b)
@line:429   Cycle @307.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @307.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @307.00: [Executor]	EX: Bypass Update: 0xffffffe6
@line:1345  Cycle @307.00: [Executor]	EX: ALU Result: 0xffffffe6
@line:1413  Cycle @307.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @307.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @307.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @307.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @307.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @307.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @307.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @307.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @307.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @307.00: [MEM]	MEM: Bypass <= 0x4b
@line:30    Cycle @307.00: [WB]	Input: rd=x10 wdata=0xad7
@line:35    Cycle @307.00: [WB]	WB: Write x10 <= 0xad7
@line:144   Cycle @307.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @307.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @307.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @307.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @307.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @307.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @307.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @308.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @308.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @308.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xad7 rs2_data=0x4a
@line:74    Cycle @308.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @308.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @308.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @308.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @308.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @308.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @308.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @308.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @308.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @308.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @308.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @308.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @308.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @308.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @308.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @308.00: [MEM]	MEM: Bypass <= 0xffffffe6
@line:30    Cycle @308.00: [WB]	Input: rd=x15 wdata=0x4b
@line:35    Cycle @308.00: [WB]	WB: Write x15 <= 0x4b
@line:144   Cycle @308.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @308.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @308.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @308.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @308.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @308.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @308.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @309.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @309.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @309.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4b rs2_data=0x0
@line:74    Cycle @309.00: [Executor]	Input: pc=0xc rs1_data=0xad7 rs2_data=0x4a Imm=0x0
@line:119   Cycle @309.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @309.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @309.00: [Executor]	EX: RS2 source: WB Bypass (0x4b)
@line:364   Cycle @309.00: [Executor]	EX: ALU Op1 source: RS1 (0xad7)
@line:429   Cycle @309.00: [Executor]	EX: ALU Op2 source: RS2 (0x4b)
@line:1080  Cycle @309.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @309.00: [Executor]	EX: Bypass Update: 0xb22
@line:1345  Cycle @309.00: [Executor]	EX: ALU Result: 0xb22
@line:1413  Cycle @309.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @309.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @309.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @309.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @309.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @309.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @309.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @309.00: [WB]	Input: rd=x0 wdata=0xffffffe6
@line:144   Cycle @309.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @309.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @309.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @309.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @309.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @309.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @309.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @310.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @310.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @310.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4b rs2_data=0x65
@line:74    Cycle @310.00: [Executor]	Input: pc=0x10 rs1_data=0x4b rs2_data=0x0 Imm=0x1
@line:119   Cycle @310.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @310.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @310.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @310.00: [Executor]	EX: ALU Op1 source: RS1 (0x4b)
@line:443   Cycle @310.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @310.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @310.00: [Executor]	EX: Bypass Update: 0x4c
@line:1345  Cycle @310.00: [Executor]	EX: ALU Result: 0x4c
@line:1413  Cycle @310.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @310.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @310.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @310.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @310.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @310.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @310.00: [MEM]	MEM: Bypass <= 0xb22
@line:30    Cycle @310.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @310.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @310.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @310.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @310.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @310.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @310.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @310.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @310.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @311.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @311.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @311.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @311.00: [Executor]	Input: pc=0x14 rs1_data=0x4b rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @311.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @311.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4c)
@line:327   Cycle @311.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @311.00: [Executor]	EX: ALU Op1 source: RS1 (0x4c)
@line:429   Cycle @311.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @311.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @311.00: [Executor]	EX: Bypass Update: 0xffffffe7
@line:1345  Cycle @311.00: [Executor]	EX: ALU Result: 0xffffffe7
@line:1413  Cycle @311.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @311.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @311.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @311.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @311.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @311.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @311.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @311.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @311.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @311.00: [MEM]	MEM: Bypass <= 0x4c
@line:30    Cycle @311.00: [WB]	Input: rd=x10 wdata=0xb22
@line:35    Cycle @311.00: [WB]	WB: Write x10 <= 0xb22
@line:144   Cycle @311.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @311.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @311.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @311.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @311.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @311.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @311.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @312.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @312.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @312.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xb22 rs2_data=0x4b
@line:74    Cycle @312.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @312.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @312.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @312.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @312.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @312.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @312.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @312.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @312.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @312.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @312.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @312.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @312.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @312.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @312.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @312.00: [MEM]	MEM: Bypass <= 0xffffffe7
@line:30    Cycle @312.00: [WB]	Input: rd=x15 wdata=0x4c
@line:35    Cycle @312.00: [WB]	WB: Write x15 <= 0x4c
@line:144   Cycle @312.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @312.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @312.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @312.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @312.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @312.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @312.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @313.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @313.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @313.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4c rs2_data=0x0
@line:74    Cycle @313.00: [Executor]	Input: pc=0xc rs1_data=0xb22 rs2_data=0x4b Imm=0x0
@line:119   Cycle @313.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @313.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @313.00: [Executor]	EX: RS2 source: WB Bypass (0x4c)
@line:364   Cycle @313.00: [Executor]	EX: ALU Op1 source: RS1 (0xb22)
@line:429   Cycle @313.00: [Executor]	EX: ALU Op2 source: RS2 (0x4c)
@line:1080  Cycle @313.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @313.00: [Executor]	EX: Bypass Update: 0xb6e
@line:1345  Cycle @313.00: [Executor]	EX: ALU Result: 0xb6e
@line:1413  Cycle @313.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @313.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @313.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @313.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @313.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @313.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @313.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @313.00: [WB]	Input: rd=x0 wdata=0xffffffe7
@line:144   Cycle @313.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @313.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @313.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @313.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @313.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @313.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @313.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @314.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @314.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @314.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4c rs2_data=0x65
@line:74    Cycle @314.00: [Executor]	Input: pc=0x10 rs1_data=0x4c rs2_data=0x0 Imm=0x1
@line:119   Cycle @314.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @314.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @314.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @314.00: [Executor]	EX: ALU Op1 source: RS1 (0x4c)
@line:443   Cycle @314.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @314.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @314.00: [Executor]	EX: Bypass Update: 0x4d
@line:1345  Cycle @314.00: [Executor]	EX: ALU Result: 0x4d
@line:1413  Cycle @314.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @314.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @314.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @314.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @314.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @314.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @314.00: [MEM]	MEM: Bypass <= 0xb6e
@line:30    Cycle @314.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @314.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @314.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @314.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @314.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @314.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @314.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @314.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @314.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @315.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @315.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @315.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @315.00: [Executor]	Input: pc=0x14 rs1_data=0x4c rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @315.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @315.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4d)
@line:327   Cycle @315.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @315.00: [Executor]	EX: ALU Op1 source: RS1 (0x4d)
@line:429   Cycle @315.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @315.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @315.00: [Executor]	EX: Bypass Update: 0xffffffe8
@line:1345  Cycle @315.00: [Executor]	EX: ALU Result: 0xffffffe8
@line:1413  Cycle @315.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @315.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @315.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @315.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @315.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @315.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @315.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @315.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @315.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @315.00: [MEM]	MEM: Bypass <= 0x4d
@line:30    Cycle @315.00: [WB]	Input: rd=x10 wdata=0xb6e
@line:35    Cycle @315.00: [WB]	WB: Write x10 <= 0xb6e
@line:144   Cycle @315.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @315.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @315.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @315.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @315.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @315.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @315.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @316.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @316.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @316.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xb6e rs2_data=0x4c
@line:74    Cycle @316.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @316.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @316.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @316.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @316.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @316.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @316.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @316.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @316.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @316.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @316.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @316.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @316.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @316.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @316.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @316.00: [MEM]	MEM: Bypass <= 0xffffffe8
@line:30    Cycle @316.00: [WB]	Input: rd=x15 wdata=0x4d
@line:35    Cycle @316.00: [WB]	WB: Write x15 <= 0x4d
@line:144   Cycle @316.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @316.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @316.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @316.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @316.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @316.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @316.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @317.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @317.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @317.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4d rs2_data=0x0
@line:74    Cycle @317.00: [Executor]	Input: pc=0xc rs1_data=0xb6e rs2_data=0x4c Imm=0x0
@line:119   Cycle @317.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @317.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @317.00: [Executor]	EX: RS2 source: WB Bypass (0x4d)
@line:364   Cycle @317.00: [Executor]	EX: ALU Op1 source: RS1 (0xb6e)
@line:429   Cycle @317.00: [Executor]	EX: ALU Op2 source: RS2 (0x4d)
@line:1080  Cycle @317.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @317.00: [Executor]	EX: Bypass Update: 0xbbb
@line:1345  Cycle @317.00: [Executor]	EX: ALU Result: 0xbbb
@line:1413  Cycle @317.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @317.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @317.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @317.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @317.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @317.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @317.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @317.00: [WB]	Input: rd=x0 wdata=0xffffffe8
@line:144   Cycle @317.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @317.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @317.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @317.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @317.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @317.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @317.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @318.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @318.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @318.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4d rs2_data=0x65
@line:74    Cycle @318.00: [Executor]	Input: pc=0x10 rs1_data=0x4d rs2_data=0x0 Imm=0x1
@line:119   Cycle @318.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @318.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @318.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @318.00: [Executor]	EX: ALU Op1 source: RS1 (0x4d)
@line:443   Cycle @318.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @318.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @318.00: [Executor]	EX: Bypass Update: 0x4e
@line:1345  Cycle @318.00: [Executor]	EX: ALU Result: 0x4e
@line:1413  Cycle @318.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @318.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @318.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @318.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @318.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @318.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @318.00: [MEM]	MEM: Bypass <= 0xbbb
@line:30    Cycle @318.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @318.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @318.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @318.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @318.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @318.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @318.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @318.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @318.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @319.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @319.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @319.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @319.00: [Executor]	Input: pc=0x14 rs1_data=0x4d rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @319.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @319.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4e)
@line:327   Cycle @319.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @319.00: [Executor]	EX: ALU Op1 source: RS1 (0x4e)
@line:429   Cycle @319.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @319.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @319.00: [Executor]	EX: Bypass Update: 0xffffffe9
@line:1345  Cycle @319.00: [Executor]	EX: ALU Result: 0xffffffe9
@line:1413  Cycle @319.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @319.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @319.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @319.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @319.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @319.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @319.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @319.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @319.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @319.00: [MEM]	MEM: Bypass <= 0x4e
@line:30    Cycle @319.00: [WB]	Input: rd=x10 wdata=0xbbb
@line:35    Cycle @319.00: [WB]	WB: Write x10 <= 0xbbb
@line:144   Cycle @319.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @319.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @319.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @319.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @319.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @319.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @319.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @320.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @320.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @320.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xbbb rs2_data=0x4d
@line:74    Cycle @320.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @320.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @320.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @320.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @320.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @320.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @320.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @320.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @320.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @320.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @320.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @320.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @320.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @320.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @320.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @320.00: [MEM]	MEM: Bypass <= 0xffffffe9
@line:30    Cycle @320.00: [WB]	Input: rd=x15 wdata=0x4e
@line:35    Cycle @320.00: [WB]	WB: Write x15 <= 0x4e
@line:144   Cycle @320.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @320.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @320.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @320.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @320.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @320.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @320.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @321.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @321.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @321.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4e rs2_data=0x0
@line:74    Cycle @321.00: [Executor]	Input: pc=0xc rs1_data=0xbbb rs2_data=0x4d Imm=0x0
@line:119   Cycle @321.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @321.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @321.00: [Executor]	EX: RS2 source: WB Bypass (0x4e)
@line:364   Cycle @321.00: [Executor]	EX: ALU Op1 source: RS1 (0xbbb)
@line:429   Cycle @321.00: [Executor]	EX: ALU Op2 source: RS2 (0x4e)
@line:1080  Cycle @321.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @321.00: [Executor]	EX: Bypass Update: 0xc09
@line:1345  Cycle @321.00: [Executor]	EX: ALU Result: 0xc09
@line:1413  Cycle @321.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @321.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @321.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @321.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @321.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @321.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @321.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @321.00: [WB]	Input: rd=x0 wdata=0xffffffe9
@line:144   Cycle @321.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @321.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @321.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @321.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @321.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @321.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @321.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @322.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @322.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @322.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4e rs2_data=0x65
@line:74    Cycle @322.00: [Executor]	Input: pc=0x10 rs1_data=0x4e rs2_data=0x0 Imm=0x1
@line:119   Cycle @322.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @322.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @322.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @322.00: [Executor]	EX: ALU Op1 source: RS1 (0x4e)
@line:443   Cycle @322.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @322.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @322.00: [Executor]	EX: Bypass Update: 0x4f
@line:1345  Cycle @322.00: [Executor]	EX: ALU Result: 0x4f
@line:1413  Cycle @322.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @322.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @322.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @322.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @322.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @322.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @322.00: [MEM]	MEM: Bypass <= 0xc09
@line:30    Cycle @322.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @322.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @322.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @322.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @322.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @322.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @322.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @322.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @322.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @323.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @323.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @323.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @323.00: [Executor]	Input: pc=0x14 rs1_data=0x4e rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @323.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @323.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4f)
@line:327   Cycle @323.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @323.00: [Executor]	EX: ALU Op1 source: RS1 (0x4f)
@line:429   Cycle @323.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @323.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @323.00: [Executor]	EX: Bypass Update: 0xffffffea
@line:1345  Cycle @323.00: [Executor]	EX: ALU Result: 0xffffffea
@line:1413  Cycle @323.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @323.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @323.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @323.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @323.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @323.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @323.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @323.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @323.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @323.00: [MEM]	MEM: Bypass <= 0x4f
@line:30    Cycle @323.00: [WB]	Input: rd=x10 wdata=0xc09
@line:35    Cycle @323.00: [WB]	WB: Write x10 <= 0xc09
@line:144   Cycle @323.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @323.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @323.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @323.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @323.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @323.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @323.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @324.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @324.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @324.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xc09 rs2_data=0x4e
@line:74    Cycle @324.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @324.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @324.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @324.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @324.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @324.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @324.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @324.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @324.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @324.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @324.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @324.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @324.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @324.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @324.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @324.00: [MEM]	MEM: Bypass <= 0xffffffea
@line:30    Cycle @324.00: [WB]	Input: rd=x15 wdata=0x4f
@line:35    Cycle @324.00: [WB]	WB: Write x15 <= 0x4f
@line:144   Cycle @324.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @324.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @324.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @324.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @324.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @324.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @324.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @325.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @325.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @325.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4f rs2_data=0x0
@line:74    Cycle @325.00: [Executor]	Input: pc=0xc rs1_data=0xc09 rs2_data=0x4e Imm=0x0
@line:119   Cycle @325.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @325.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @325.00: [Executor]	EX: RS2 source: WB Bypass (0x4f)
@line:364   Cycle @325.00: [Executor]	EX: ALU Op1 source: RS1 (0xc09)
@line:429   Cycle @325.00: [Executor]	EX: ALU Op2 source: RS2 (0x4f)
@line:1080  Cycle @325.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @325.00: [Executor]	EX: Bypass Update: 0xc58
@line:1345  Cycle @325.00: [Executor]	EX: ALU Result: 0xc58
@line:1413  Cycle @325.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @325.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @325.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @325.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @325.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @325.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @325.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @325.00: [WB]	Input: rd=x0 wdata=0xffffffea
@line:144   Cycle @325.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @325.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @325.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @325.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @325.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @325.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @325.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @326.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @326.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @326.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4f rs2_data=0x65
@line:74    Cycle @326.00: [Executor]	Input: pc=0x10 rs1_data=0x4f rs2_data=0x0 Imm=0x1
@line:119   Cycle @326.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @326.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @326.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @326.00: [Executor]	EX: ALU Op1 source: RS1 (0x4f)
@line:443   Cycle @326.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @326.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @326.00: [Executor]	EX: Bypass Update: 0x50
@line:1345  Cycle @326.00: [Executor]	EX: ALU Result: 0x50
@line:1413  Cycle @326.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @326.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @326.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @326.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @326.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @326.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @326.00: [MEM]	MEM: Bypass <= 0xc58
@line:30    Cycle @326.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @326.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @326.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @326.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @326.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @326.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @326.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @326.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @326.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @327.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @327.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @327.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @327.00: [Executor]	Input: pc=0x14 rs1_data=0x4f rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @327.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @327.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x50)
@line:327   Cycle @327.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @327.00: [Executor]	EX: ALU Op1 source: RS1 (0x50)
@line:429   Cycle @327.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @327.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @327.00: [Executor]	EX: Bypass Update: 0xffffffeb
@line:1345  Cycle @327.00: [Executor]	EX: ALU Result: 0xffffffeb
@line:1413  Cycle @327.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @327.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @327.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @327.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @327.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @327.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @327.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @327.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @327.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @327.00: [MEM]	MEM: Bypass <= 0x50
@line:30    Cycle @327.00: [WB]	Input: rd=x10 wdata=0xc58
@line:35    Cycle @327.00: [WB]	WB: Write x10 <= 0xc58
@line:144   Cycle @327.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @327.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @327.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @327.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @327.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @327.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @327.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @328.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @328.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @328.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xc58 rs2_data=0x4f
@line:74    Cycle @328.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @328.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @328.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @328.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @328.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @328.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @328.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @328.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @328.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @328.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @328.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @328.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @328.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @328.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @328.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @328.00: [MEM]	MEM: Bypass <= 0xffffffeb
@line:30    Cycle @328.00: [WB]	Input: rd=x15 wdata=0x50
@line:35    Cycle @328.00: [WB]	WB: Write x15 <= 0x50
@line:144   Cycle @328.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @328.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @328.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @328.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @328.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @328.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @328.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @329.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @329.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @329.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x50 rs2_data=0x0
@line:74    Cycle @329.00: [Executor]	Input: pc=0xc rs1_data=0xc58 rs2_data=0x4f Imm=0x0
@line:119   Cycle @329.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @329.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @329.00: [Executor]	EX: RS2 source: WB Bypass (0x50)
@line:364   Cycle @329.00: [Executor]	EX: ALU Op1 source: RS1 (0xc58)
@line:429   Cycle @329.00: [Executor]	EX: ALU Op2 source: RS2 (0x50)
@line:1080  Cycle @329.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @329.00: [Executor]	EX: Bypass Update: 0xca8
@line:1345  Cycle @329.00: [Executor]	EX: ALU Result: 0xca8
@line:1413  Cycle @329.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @329.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @329.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @329.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @329.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @329.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @329.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @329.00: [WB]	Input: rd=x0 wdata=0xffffffeb
@line:144   Cycle @329.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @329.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @329.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @329.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @329.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @329.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @329.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @330.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @330.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @330.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x50 rs2_data=0x65
@line:74    Cycle @330.00: [Executor]	Input: pc=0x10 rs1_data=0x50 rs2_data=0x0 Imm=0x1
@line:119   Cycle @330.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @330.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @330.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @330.00: [Executor]	EX: ALU Op1 source: RS1 (0x50)
@line:443   Cycle @330.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @330.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @330.00: [Executor]	EX: Bypass Update: 0x51
@line:1345  Cycle @330.00: [Executor]	EX: ALU Result: 0x51
@line:1413  Cycle @330.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @330.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @330.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @330.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @330.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @330.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @330.00: [MEM]	MEM: Bypass <= 0xca8
@line:30    Cycle @330.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @330.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @330.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @330.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @330.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @330.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @330.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @330.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @330.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @331.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @331.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @331.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @331.00: [Executor]	Input: pc=0x14 rs1_data=0x50 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @331.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @331.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x51)
@line:327   Cycle @331.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @331.00: [Executor]	EX: ALU Op1 source: RS1 (0x51)
@line:429   Cycle @331.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @331.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @331.00: [Executor]	EX: Bypass Update: 0xffffffec
@line:1345  Cycle @331.00: [Executor]	EX: ALU Result: 0xffffffec
@line:1413  Cycle @331.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @331.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @331.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @331.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @331.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @331.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @331.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @331.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @331.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @331.00: [MEM]	MEM: Bypass <= 0x51
@line:30    Cycle @331.00: [WB]	Input: rd=x10 wdata=0xca8
@line:35    Cycle @331.00: [WB]	WB: Write x10 <= 0xca8
@line:144   Cycle @331.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @331.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @331.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @331.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @331.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @331.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @331.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @332.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @332.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @332.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xca8 rs2_data=0x50
@line:74    Cycle @332.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @332.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @332.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @332.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @332.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @332.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @332.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @332.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @332.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @332.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @332.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @332.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @332.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @332.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @332.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @332.00: [MEM]	MEM: Bypass <= 0xffffffec
@line:30    Cycle @332.00: [WB]	Input: rd=x15 wdata=0x51
@line:35    Cycle @332.00: [WB]	WB: Write x15 <= 0x51
@line:144   Cycle @332.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @332.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @332.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @332.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @332.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @332.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @332.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @333.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @333.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @333.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x51 rs2_data=0x0
@line:74    Cycle @333.00: [Executor]	Input: pc=0xc rs1_data=0xca8 rs2_data=0x50 Imm=0x0
@line:119   Cycle @333.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @333.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @333.00: [Executor]	EX: RS2 source: WB Bypass (0x51)
@line:364   Cycle @333.00: [Executor]	EX: ALU Op1 source: RS1 (0xca8)
@line:429   Cycle @333.00: [Executor]	EX: ALU Op2 source: RS2 (0x51)
@line:1080  Cycle @333.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @333.00: [Executor]	EX: Bypass Update: 0xcf9
@line:1345  Cycle @333.00: [Executor]	EX: ALU Result: 0xcf9
@line:1413  Cycle @333.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @333.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @333.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @333.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @333.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @333.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @333.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @333.00: [WB]	Input: rd=x0 wdata=0xffffffec
@line:144   Cycle @333.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @333.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @333.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @333.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @333.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @333.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @333.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @334.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @334.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @334.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x51 rs2_data=0x65
@line:74    Cycle @334.00: [Executor]	Input: pc=0x10 rs1_data=0x51 rs2_data=0x0 Imm=0x1
@line:119   Cycle @334.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @334.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @334.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @334.00: [Executor]	EX: ALU Op1 source: RS1 (0x51)
@line:443   Cycle @334.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @334.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @334.00: [Executor]	EX: Bypass Update: 0x52
@line:1345  Cycle @334.00: [Executor]	EX: ALU Result: 0x52
@line:1413  Cycle @334.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @334.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @334.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @334.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @334.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @334.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @334.00: [MEM]	MEM: Bypass <= 0xcf9
@line:30    Cycle @334.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @334.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @334.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @334.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @334.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @334.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @334.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @334.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @334.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @335.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @335.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @335.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @335.00: [Executor]	Input: pc=0x14 rs1_data=0x51 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @335.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @335.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x52)
@line:327   Cycle @335.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @335.00: [Executor]	EX: ALU Op1 source: RS1 (0x52)
@line:429   Cycle @335.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @335.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @335.00: [Executor]	EX: Bypass Update: 0xffffffed
@line:1345  Cycle @335.00: [Executor]	EX: ALU Result: 0xffffffed
@line:1413  Cycle @335.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @335.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @335.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @335.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @335.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @335.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @335.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @335.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @335.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @335.00: [MEM]	MEM: Bypass <= 0x52
@line:30    Cycle @335.00: [WB]	Input: rd=x10 wdata=0xcf9
@line:35    Cycle @335.00: [WB]	WB: Write x10 <= 0xcf9
@line:144   Cycle @335.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @335.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @335.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @335.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @335.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @335.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @335.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @336.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @336.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @336.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xcf9 rs2_data=0x51
@line:74    Cycle @336.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @336.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @336.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @336.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @336.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @336.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @336.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @336.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @336.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @336.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @336.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @336.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @336.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @336.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @336.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @336.00: [MEM]	MEM: Bypass <= 0xffffffed
@line:30    Cycle @336.00: [WB]	Input: rd=x15 wdata=0x52
@line:35    Cycle @336.00: [WB]	WB: Write x15 <= 0x52
@line:144   Cycle @336.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @336.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @336.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @336.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @336.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @336.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @336.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @337.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @337.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @337.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x52 rs2_data=0x0
@line:74    Cycle @337.00: [Executor]	Input: pc=0xc rs1_data=0xcf9 rs2_data=0x51 Imm=0x0
@line:119   Cycle @337.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @337.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @337.00: [Executor]	EX: RS2 source: WB Bypass (0x52)
@line:364   Cycle @337.00: [Executor]	EX: ALU Op1 source: RS1 (0xcf9)
@line:429   Cycle @337.00: [Executor]	EX: ALU Op2 source: RS2 (0x52)
@line:1080  Cycle @337.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @337.00: [Executor]	EX: Bypass Update: 0xd4b
@line:1345  Cycle @337.00: [Executor]	EX: ALU Result: 0xd4b
@line:1413  Cycle @337.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @337.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @337.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @337.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @337.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @337.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @337.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @337.00: [WB]	Input: rd=x0 wdata=0xffffffed
@line:144   Cycle @337.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @337.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @337.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @337.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @337.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @337.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @337.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @338.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @338.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @338.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x52 rs2_data=0x65
@line:74    Cycle @338.00: [Executor]	Input: pc=0x10 rs1_data=0x52 rs2_data=0x0 Imm=0x1
@line:119   Cycle @338.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @338.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @338.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @338.00: [Executor]	EX: ALU Op1 source: RS1 (0x52)
@line:443   Cycle @338.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @338.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @338.00: [Executor]	EX: Bypass Update: 0x53
@line:1345  Cycle @338.00: [Executor]	EX: ALU Result: 0x53
@line:1413  Cycle @338.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @338.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @338.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @338.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @338.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @338.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @338.00: [MEM]	MEM: Bypass <= 0xd4b
@line:30    Cycle @338.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @338.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @338.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @338.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @338.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @338.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @338.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @338.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @338.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @339.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @339.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @339.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @339.00: [Executor]	Input: pc=0x14 rs1_data=0x52 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @339.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @339.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x53)
@line:327   Cycle @339.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @339.00: [Executor]	EX: ALU Op1 source: RS1 (0x53)
@line:429   Cycle @339.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @339.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @339.00: [Executor]	EX: Bypass Update: 0xffffffee
@line:1345  Cycle @339.00: [Executor]	EX: ALU Result: 0xffffffee
@line:1413  Cycle @339.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @339.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @339.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @339.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @339.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @339.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @339.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @339.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @339.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @339.00: [MEM]	MEM: Bypass <= 0x53
@line:30    Cycle @339.00: [WB]	Input: rd=x10 wdata=0xd4b
@line:35    Cycle @339.00: [WB]	WB: Write x10 <= 0xd4b
@line:144   Cycle @339.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @339.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @339.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @339.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @339.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @339.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @339.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @340.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @340.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @340.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xd4b rs2_data=0x52
@line:74    Cycle @340.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @340.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @340.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @340.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @340.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @340.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @340.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @340.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @340.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @340.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @340.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @340.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @340.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @340.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @340.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @340.00: [MEM]	MEM: Bypass <= 0xffffffee
@line:30    Cycle @340.00: [WB]	Input: rd=x15 wdata=0x53
@line:35    Cycle @340.00: [WB]	WB: Write x15 <= 0x53
@line:144   Cycle @340.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @340.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @340.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @340.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @340.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @340.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @340.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @341.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @341.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @341.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x53 rs2_data=0x0
@line:74    Cycle @341.00: [Executor]	Input: pc=0xc rs1_data=0xd4b rs2_data=0x52 Imm=0x0
@line:119   Cycle @341.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @341.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @341.00: [Executor]	EX: RS2 source: WB Bypass (0x53)
@line:364   Cycle @341.00: [Executor]	EX: ALU Op1 source: RS1 (0xd4b)
@line:429   Cycle @341.00: [Executor]	EX: ALU Op2 source: RS2 (0x53)
@line:1080  Cycle @341.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @341.00: [Executor]	EX: Bypass Update: 0xd9e
@line:1345  Cycle @341.00: [Executor]	EX: ALU Result: 0xd9e
@line:1413  Cycle @341.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @341.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @341.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @341.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @341.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @341.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @341.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @341.00: [WB]	Input: rd=x0 wdata=0xffffffee
@line:144   Cycle @341.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @341.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @341.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @341.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @341.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @341.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @341.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @342.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @342.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @342.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x53 rs2_data=0x65
@line:74    Cycle @342.00: [Executor]	Input: pc=0x10 rs1_data=0x53 rs2_data=0x0 Imm=0x1
@line:119   Cycle @342.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @342.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @342.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @342.00: [Executor]	EX: ALU Op1 source: RS1 (0x53)
@line:443   Cycle @342.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @342.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @342.00: [Executor]	EX: Bypass Update: 0x54
@line:1345  Cycle @342.00: [Executor]	EX: ALU Result: 0x54
@line:1413  Cycle @342.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @342.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @342.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @342.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @342.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @342.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @342.00: [MEM]	MEM: Bypass <= 0xd9e
@line:30    Cycle @342.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @342.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @342.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @342.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @342.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @342.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @342.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @342.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @342.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @343.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @343.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @343.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @343.00: [Executor]	Input: pc=0x14 rs1_data=0x53 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @343.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @343.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x54)
@line:327   Cycle @343.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @343.00: [Executor]	EX: ALU Op1 source: RS1 (0x54)
@line:429   Cycle @343.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @343.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @343.00: [Executor]	EX: Bypass Update: 0xffffffef
@line:1345  Cycle @343.00: [Executor]	EX: ALU Result: 0xffffffef
@line:1413  Cycle @343.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @343.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @343.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @343.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @343.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @343.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @343.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @343.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @343.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @343.00: [MEM]	MEM: Bypass <= 0x54
@line:30    Cycle @343.00: [WB]	Input: rd=x10 wdata=0xd9e
@line:35    Cycle @343.00: [WB]	WB: Write x10 <= 0xd9e
@line:144   Cycle @343.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @343.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @343.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @343.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @343.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @343.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @343.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @344.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @344.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @344.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xd9e rs2_data=0x53
@line:74    Cycle @344.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @344.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @344.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @344.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @344.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @344.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @344.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @344.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @344.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @344.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @344.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @344.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @344.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @344.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @344.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @344.00: [MEM]	MEM: Bypass <= 0xffffffef
@line:30    Cycle @344.00: [WB]	Input: rd=x15 wdata=0x54
@line:35    Cycle @344.00: [WB]	WB: Write x15 <= 0x54
@line:144   Cycle @344.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @344.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @344.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @344.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @344.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @344.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @344.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @345.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @345.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @345.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x54 rs2_data=0x0
@line:74    Cycle @345.00: [Executor]	Input: pc=0xc rs1_data=0xd9e rs2_data=0x53 Imm=0x0
@line:119   Cycle @345.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @345.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @345.00: [Executor]	EX: RS2 source: WB Bypass (0x54)
@line:364   Cycle @345.00: [Executor]	EX: ALU Op1 source: RS1 (0xd9e)
@line:429   Cycle @345.00: [Executor]	EX: ALU Op2 source: RS2 (0x54)
@line:1080  Cycle @345.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @345.00: [Executor]	EX: Bypass Update: 0xdf2
@line:1345  Cycle @345.00: [Executor]	EX: ALU Result: 0xdf2
@line:1413  Cycle @345.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @345.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @345.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @345.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @345.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @345.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @345.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @345.00: [WB]	Input: rd=x0 wdata=0xffffffef
@line:144   Cycle @345.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @345.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @345.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @345.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @345.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @345.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @345.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @346.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @346.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @346.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x54 rs2_data=0x65
@line:74    Cycle @346.00: [Executor]	Input: pc=0x10 rs1_data=0x54 rs2_data=0x0 Imm=0x1
@line:119   Cycle @346.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @346.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @346.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @346.00: [Executor]	EX: ALU Op1 source: RS1 (0x54)
@line:443   Cycle @346.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @346.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @346.00: [Executor]	EX: Bypass Update: 0x55
@line:1345  Cycle @346.00: [Executor]	EX: ALU Result: 0x55
@line:1413  Cycle @346.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @346.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @346.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @346.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @346.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @346.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @346.00: [MEM]	MEM: Bypass <= 0xdf2
@line:30    Cycle @346.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @346.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @346.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @346.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @346.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @346.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @346.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @346.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @346.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @347.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @347.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @347.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @347.00: [Executor]	Input: pc=0x14 rs1_data=0x54 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @347.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @347.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x55)
@line:327   Cycle @347.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @347.00: [Executor]	EX: ALU Op1 source: RS1 (0x55)
@line:429   Cycle @347.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @347.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @347.00: [Executor]	EX: Bypass Update: 0xfffffff0
@line:1345  Cycle @347.00: [Executor]	EX: ALU Result: 0xfffffff0
@line:1413  Cycle @347.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @347.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @347.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @347.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @347.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @347.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @347.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @347.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @347.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @347.00: [MEM]	MEM: Bypass <= 0x55
@line:30    Cycle @347.00: [WB]	Input: rd=x10 wdata=0xdf2
@line:35    Cycle @347.00: [WB]	WB: Write x10 <= 0xdf2
@line:144   Cycle @347.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @347.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @347.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @347.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @347.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @347.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @347.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @348.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @348.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @348.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xdf2 rs2_data=0x54
@line:74    Cycle @348.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @348.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @348.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @348.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @348.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @348.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @348.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @348.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @348.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @348.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @348.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @348.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @348.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @348.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @348.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @348.00: [MEM]	MEM: Bypass <= 0xfffffff0
@line:30    Cycle @348.00: [WB]	Input: rd=x15 wdata=0x55
@line:35    Cycle @348.00: [WB]	WB: Write x15 <= 0x55
@line:144   Cycle @348.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @348.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @348.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @348.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @348.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @348.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @348.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @349.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @349.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @349.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x55 rs2_data=0x0
@line:74    Cycle @349.00: [Executor]	Input: pc=0xc rs1_data=0xdf2 rs2_data=0x54 Imm=0x0
@line:119   Cycle @349.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @349.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @349.00: [Executor]	EX: RS2 source: WB Bypass (0x55)
@line:364   Cycle @349.00: [Executor]	EX: ALU Op1 source: RS1 (0xdf2)
@line:429   Cycle @349.00: [Executor]	EX: ALU Op2 source: RS2 (0x55)
@line:1080  Cycle @349.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @349.00: [Executor]	EX: Bypass Update: 0xe47
@line:1345  Cycle @349.00: [Executor]	EX: ALU Result: 0xe47
@line:1413  Cycle @349.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @349.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @349.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @349.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @349.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @349.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @349.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @349.00: [WB]	Input: rd=x0 wdata=0xfffffff0
@line:144   Cycle @349.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @349.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @349.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @349.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @349.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @349.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @349.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @350.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @350.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @350.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x55 rs2_data=0x65
@line:74    Cycle @350.00: [Executor]	Input: pc=0x10 rs1_data=0x55 rs2_data=0x0 Imm=0x1
@line:119   Cycle @350.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @350.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @350.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @350.00: [Executor]	EX: ALU Op1 source: RS1 (0x55)
@line:443   Cycle @350.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @350.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @350.00: [Executor]	EX: Bypass Update: 0x56
@line:1345  Cycle @350.00: [Executor]	EX: ALU Result: 0x56
@line:1413  Cycle @350.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @350.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @350.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @350.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @350.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @350.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @350.00: [MEM]	MEM: Bypass <= 0xe47
@line:30    Cycle @350.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @350.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @350.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @350.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @350.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @350.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @350.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @350.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @350.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @351.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @351.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @351.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @351.00: [Executor]	Input: pc=0x14 rs1_data=0x55 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @351.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @351.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x56)
@line:327   Cycle @351.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @351.00: [Executor]	EX: ALU Op1 source: RS1 (0x56)
@line:429   Cycle @351.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @351.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @351.00: [Executor]	EX: Bypass Update: 0xfffffff1
@line:1345  Cycle @351.00: [Executor]	EX: ALU Result: 0xfffffff1
@line:1413  Cycle @351.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @351.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @351.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @351.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @351.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @351.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @351.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @351.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @351.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @351.00: [MEM]	MEM: Bypass <= 0x56
@line:30    Cycle @351.00: [WB]	Input: rd=x10 wdata=0xe47
@line:35    Cycle @351.00: [WB]	WB: Write x10 <= 0xe47
@line:144   Cycle @351.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @351.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @351.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @351.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @351.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @351.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @351.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @352.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @352.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @352.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xe47 rs2_data=0x55
@line:74    Cycle @352.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @352.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @352.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @352.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @352.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @352.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @352.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @352.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @352.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @352.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @352.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @352.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @352.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @352.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @352.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @352.00: [MEM]	MEM: Bypass <= 0xfffffff1
@line:30    Cycle @352.00: [WB]	Input: rd=x15 wdata=0x56
@line:35    Cycle @352.00: [WB]	WB: Write x15 <= 0x56
@line:144   Cycle @352.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @352.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @352.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @352.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @352.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @352.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @352.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @353.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @353.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @353.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x56 rs2_data=0x0
@line:74    Cycle @353.00: [Executor]	Input: pc=0xc rs1_data=0xe47 rs2_data=0x55 Imm=0x0
@line:119   Cycle @353.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @353.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @353.00: [Executor]	EX: RS2 source: WB Bypass (0x56)
@line:364   Cycle @353.00: [Executor]	EX: ALU Op1 source: RS1 (0xe47)
@line:429   Cycle @353.00: [Executor]	EX: ALU Op2 source: RS2 (0x56)
@line:1080  Cycle @353.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @353.00: [Executor]	EX: Bypass Update: 0xe9d
@line:1345  Cycle @353.00: [Executor]	EX: ALU Result: 0xe9d
@line:1413  Cycle @353.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @353.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @353.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @353.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @353.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @353.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @353.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @353.00: [WB]	Input: rd=x0 wdata=0xfffffff1
@line:144   Cycle @353.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @353.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @353.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @353.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @353.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @353.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @353.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @354.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @354.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @354.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x56 rs2_data=0x65
@line:74    Cycle @354.00: [Executor]	Input: pc=0x10 rs1_data=0x56 rs2_data=0x0 Imm=0x1
@line:119   Cycle @354.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @354.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @354.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @354.00: [Executor]	EX: ALU Op1 source: RS1 (0x56)
@line:443   Cycle @354.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @354.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @354.00: [Executor]	EX: Bypass Update: 0x57
@line:1345  Cycle @354.00: [Executor]	EX: ALU Result: 0x57
@line:1413  Cycle @354.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @354.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @354.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @354.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @354.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @354.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @354.00: [MEM]	MEM: Bypass <= 0xe9d
@line:30    Cycle @354.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @354.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @354.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @354.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @354.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @354.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @354.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @354.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @354.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @355.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @355.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @355.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @355.00: [Executor]	Input: pc=0x14 rs1_data=0x56 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @355.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @355.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x57)
@line:327   Cycle @355.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @355.00: [Executor]	EX: ALU Op1 source: RS1 (0x57)
@line:429   Cycle @355.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @355.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @355.00: [Executor]	EX: Bypass Update: 0xfffffff2
@line:1345  Cycle @355.00: [Executor]	EX: ALU Result: 0xfffffff2
@line:1413  Cycle @355.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @355.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @355.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @355.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @355.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @355.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @355.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @355.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @355.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @355.00: [MEM]	MEM: Bypass <= 0x57
@line:30    Cycle @355.00: [WB]	Input: rd=x10 wdata=0xe9d
@line:35    Cycle @355.00: [WB]	WB: Write x10 <= 0xe9d
@line:144   Cycle @355.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @355.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @355.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @355.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @355.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @355.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @355.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @356.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @356.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @356.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xe9d rs2_data=0x56
@line:74    Cycle @356.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @356.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @356.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @356.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @356.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @356.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @356.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @356.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @356.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @356.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @356.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @356.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @356.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @356.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @356.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @356.00: [MEM]	MEM: Bypass <= 0xfffffff2
@line:30    Cycle @356.00: [WB]	Input: rd=x15 wdata=0x57
@line:35    Cycle @356.00: [WB]	WB: Write x15 <= 0x57
@line:144   Cycle @356.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @356.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @356.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @356.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @356.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @356.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @356.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @357.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @357.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @357.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x57 rs2_data=0x0
@line:74    Cycle @357.00: [Executor]	Input: pc=0xc rs1_data=0xe9d rs2_data=0x56 Imm=0x0
@line:119   Cycle @357.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @357.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @357.00: [Executor]	EX: RS2 source: WB Bypass (0x57)
@line:364   Cycle @357.00: [Executor]	EX: ALU Op1 source: RS1 (0xe9d)
@line:429   Cycle @357.00: [Executor]	EX: ALU Op2 source: RS2 (0x57)
@line:1080  Cycle @357.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @357.00: [Executor]	EX: Bypass Update: 0xef4
@line:1345  Cycle @357.00: [Executor]	EX: ALU Result: 0xef4
@line:1413  Cycle @357.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @357.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @357.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @357.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @357.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @357.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @357.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @357.00: [WB]	Input: rd=x0 wdata=0xfffffff2
@line:144   Cycle @357.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @357.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @357.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @357.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @357.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @357.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @357.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @358.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @358.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @358.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x57 rs2_data=0x65
@line:74    Cycle @358.00: [Executor]	Input: pc=0x10 rs1_data=0x57 rs2_data=0x0 Imm=0x1
@line:119   Cycle @358.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @358.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @358.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @358.00: [Executor]	EX: ALU Op1 source: RS1 (0x57)
@line:443   Cycle @358.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @358.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @358.00: [Executor]	EX: Bypass Update: 0x58
@line:1345  Cycle @358.00: [Executor]	EX: ALU Result: 0x58
@line:1413  Cycle @358.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @358.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @358.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @358.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @358.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @358.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @358.00: [MEM]	MEM: Bypass <= 0xef4
@line:30    Cycle @358.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @358.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @358.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @358.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @358.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @358.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @358.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @358.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @358.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @359.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @359.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @359.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @359.00: [Executor]	Input: pc=0x14 rs1_data=0x57 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @359.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @359.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x58)
@line:327   Cycle @359.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @359.00: [Executor]	EX: ALU Op1 source: RS1 (0x58)
@line:429   Cycle @359.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @359.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @359.00: [Executor]	EX: Bypass Update: 0xfffffff3
@line:1345  Cycle @359.00: [Executor]	EX: ALU Result: 0xfffffff3
@line:1413  Cycle @359.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @359.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @359.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @359.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @359.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @359.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @359.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @359.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @359.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @359.00: [MEM]	MEM: Bypass <= 0x58
@line:30    Cycle @359.00: [WB]	Input: rd=x10 wdata=0xef4
@line:35    Cycle @359.00: [WB]	WB: Write x10 <= 0xef4
@line:144   Cycle @359.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @359.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @359.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @359.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @359.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @359.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @359.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @360.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @360.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @360.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xef4 rs2_data=0x57
@line:74    Cycle @360.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @360.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @360.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @360.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @360.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @360.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @360.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @360.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @360.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @360.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @360.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @360.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @360.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @360.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @360.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @360.00: [MEM]	MEM: Bypass <= 0xfffffff3
@line:30    Cycle @360.00: [WB]	Input: rd=x15 wdata=0x58
@line:35    Cycle @360.00: [WB]	WB: Write x15 <= 0x58
@line:144   Cycle @360.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @360.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @360.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @360.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @360.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @360.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @360.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @361.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @361.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @361.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x58 rs2_data=0x0
@line:74    Cycle @361.00: [Executor]	Input: pc=0xc rs1_data=0xef4 rs2_data=0x57 Imm=0x0
@line:119   Cycle @361.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @361.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @361.00: [Executor]	EX: RS2 source: WB Bypass (0x58)
@line:364   Cycle @361.00: [Executor]	EX: ALU Op1 source: RS1 (0xef4)
@line:429   Cycle @361.00: [Executor]	EX: ALU Op2 source: RS2 (0x58)
@line:1080  Cycle @361.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @361.00: [Executor]	EX: Bypass Update: 0xf4c
@line:1345  Cycle @361.00: [Executor]	EX: ALU Result: 0xf4c
@line:1413  Cycle @361.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @361.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @361.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @361.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @361.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @361.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @361.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @361.00: [WB]	Input: rd=x0 wdata=0xfffffff3
@line:144   Cycle @361.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @361.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @361.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @361.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @361.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @361.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @361.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @362.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @362.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @362.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x58 rs2_data=0x65
@line:74    Cycle @362.00: [Executor]	Input: pc=0x10 rs1_data=0x58 rs2_data=0x0 Imm=0x1
@line:119   Cycle @362.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @362.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @362.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @362.00: [Executor]	EX: ALU Op1 source: RS1 (0x58)
@line:443   Cycle @362.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @362.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @362.00: [Executor]	EX: Bypass Update: 0x59
@line:1345  Cycle @362.00: [Executor]	EX: ALU Result: 0x59
@line:1413  Cycle @362.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @362.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @362.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @362.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @362.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @362.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @362.00: [MEM]	MEM: Bypass <= 0xf4c
@line:30    Cycle @362.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @362.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @362.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @362.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @362.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @362.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @362.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @362.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @362.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @363.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @363.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @363.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @363.00: [Executor]	Input: pc=0x14 rs1_data=0x58 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @363.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @363.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x59)
@line:327   Cycle @363.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @363.00: [Executor]	EX: ALU Op1 source: RS1 (0x59)
@line:429   Cycle @363.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @363.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @363.00: [Executor]	EX: Bypass Update: 0xfffffff4
@line:1345  Cycle @363.00: [Executor]	EX: ALU Result: 0xfffffff4
@line:1413  Cycle @363.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @363.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @363.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @363.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @363.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @363.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @363.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @363.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @363.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @363.00: [MEM]	MEM: Bypass <= 0x59
@line:30    Cycle @363.00: [WB]	Input: rd=x10 wdata=0xf4c
@line:35    Cycle @363.00: [WB]	WB: Write x10 <= 0xf4c
@line:144   Cycle @363.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @363.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @363.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @363.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @363.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @363.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @363.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @364.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @364.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @364.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xf4c rs2_data=0x58
@line:74    Cycle @364.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @364.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @364.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @364.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @364.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @364.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @364.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @364.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @364.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @364.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @364.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @364.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @364.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @364.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @364.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @364.00: [MEM]	MEM: Bypass <= 0xfffffff4
@line:30    Cycle @364.00: [WB]	Input: rd=x15 wdata=0x59
@line:35    Cycle @364.00: [WB]	WB: Write x15 <= 0x59
@line:144   Cycle @364.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @364.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @364.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @364.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @364.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @364.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @364.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @365.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @365.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @365.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x59 rs2_data=0x0
@line:74    Cycle @365.00: [Executor]	Input: pc=0xc rs1_data=0xf4c rs2_data=0x58 Imm=0x0
@line:119   Cycle @365.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @365.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @365.00: [Executor]	EX: RS2 source: WB Bypass (0x59)
@line:364   Cycle @365.00: [Executor]	EX: ALU Op1 source: RS1 (0xf4c)
@line:429   Cycle @365.00: [Executor]	EX: ALU Op2 source: RS2 (0x59)
@line:1080  Cycle @365.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @365.00: [Executor]	EX: Bypass Update: 0xfa5
@line:1345  Cycle @365.00: [Executor]	EX: ALU Result: 0xfa5
@line:1413  Cycle @365.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @365.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @365.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @365.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @365.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @365.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @365.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @365.00: [WB]	Input: rd=x0 wdata=0xfffffff4
@line:144   Cycle @365.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @365.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @365.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @365.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @365.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @365.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @365.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @366.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @366.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @366.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x59 rs2_data=0x65
@line:74    Cycle @366.00: [Executor]	Input: pc=0x10 rs1_data=0x59 rs2_data=0x0 Imm=0x1
@line:119   Cycle @366.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @366.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @366.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @366.00: [Executor]	EX: ALU Op1 source: RS1 (0x59)
@line:443   Cycle @366.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @366.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @366.00: [Executor]	EX: Bypass Update: 0x5a
@line:1345  Cycle @366.00: [Executor]	EX: ALU Result: 0x5a
@line:1413  Cycle @366.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @366.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @366.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @366.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @366.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @366.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @366.00: [MEM]	MEM: Bypass <= 0xfa5
@line:30    Cycle @366.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @366.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @366.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @366.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @366.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @366.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @366.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @366.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @366.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @367.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @367.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @367.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @367.00: [Executor]	Input: pc=0x14 rs1_data=0x59 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @367.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @367.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5a)
@line:327   Cycle @367.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @367.00: [Executor]	EX: ALU Op1 source: RS1 (0x5a)
@line:429   Cycle @367.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @367.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @367.00: [Executor]	EX: Bypass Update: 0xfffffff5
@line:1345  Cycle @367.00: [Executor]	EX: ALU Result: 0xfffffff5
@line:1413  Cycle @367.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @367.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @367.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @367.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @367.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @367.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @367.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @367.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @367.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @367.00: [MEM]	MEM: Bypass <= 0x5a
@line:30    Cycle @367.00: [WB]	Input: rd=x10 wdata=0xfa5
@line:35    Cycle @367.00: [WB]	WB: Write x10 <= 0xfa5
@line:144   Cycle @367.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @367.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @367.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @367.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @367.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @367.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @367.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @368.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @368.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @368.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xfa5 rs2_data=0x59
@line:74    Cycle @368.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @368.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @368.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @368.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @368.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @368.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @368.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @368.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @368.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @368.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @368.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @368.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @368.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @368.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @368.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @368.00: [MEM]	MEM: Bypass <= 0xfffffff5
@line:30    Cycle @368.00: [WB]	Input: rd=x15 wdata=0x5a
@line:35    Cycle @368.00: [WB]	WB: Write x15 <= 0x5a
@line:144   Cycle @368.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @368.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @368.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @368.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @368.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @368.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @368.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @369.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @369.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @369.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5a rs2_data=0x0
@line:74    Cycle @369.00: [Executor]	Input: pc=0xc rs1_data=0xfa5 rs2_data=0x59 Imm=0x0
@line:119   Cycle @369.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @369.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @369.00: [Executor]	EX: RS2 source: WB Bypass (0x5a)
@line:364   Cycle @369.00: [Executor]	EX: ALU Op1 source: RS1 (0xfa5)
@line:429   Cycle @369.00: [Executor]	EX: ALU Op2 source: RS2 (0x5a)
@line:1080  Cycle @369.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @369.00: [Executor]	EX: Bypass Update: 0xfff
@line:1345  Cycle @369.00: [Executor]	EX: ALU Result: 0xfff
@line:1413  Cycle @369.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @369.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @369.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @369.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @369.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @369.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @369.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @369.00: [WB]	Input: rd=x0 wdata=0xfffffff5
@line:144   Cycle @369.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @369.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @369.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @369.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @369.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @369.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @369.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @370.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @370.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @370.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5a rs2_data=0x65
@line:74    Cycle @370.00: [Executor]	Input: pc=0x10 rs1_data=0x5a rs2_data=0x0 Imm=0x1
@line:119   Cycle @370.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @370.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @370.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @370.00: [Executor]	EX: ALU Op1 source: RS1 (0x5a)
@line:443   Cycle @370.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @370.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @370.00: [Executor]	EX: Bypass Update: 0x5b
@line:1345  Cycle @370.00: [Executor]	EX: ALU Result: 0x5b
@line:1413  Cycle @370.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @370.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @370.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @370.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @370.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @370.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @370.00: [MEM]	MEM: Bypass <= 0xfff
@line:30    Cycle @370.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @370.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @370.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @370.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @370.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @370.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @370.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @370.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @370.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @371.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @371.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @371.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @371.00: [Executor]	Input: pc=0x14 rs1_data=0x5a rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @371.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @371.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5b)
@line:327   Cycle @371.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @371.00: [Executor]	EX: ALU Op1 source: RS1 (0x5b)
@line:429   Cycle @371.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @371.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @371.00: [Executor]	EX: Bypass Update: 0xfffffff6
@line:1345  Cycle @371.00: [Executor]	EX: ALU Result: 0xfffffff6
@line:1413  Cycle @371.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @371.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @371.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @371.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @371.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @371.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @371.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @371.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @371.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @371.00: [MEM]	MEM: Bypass <= 0x5b
@line:30    Cycle @371.00: [WB]	Input: rd=x10 wdata=0xfff
@line:35    Cycle @371.00: [WB]	WB: Write x10 <= 0xfff
@line:144   Cycle @371.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @371.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @371.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @371.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @371.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @371.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @371.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @372.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @372.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @372.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0xfff rs2_data=0x5a
@line:74    Cycle @372.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @372.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @372.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @372.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @372.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @372.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @372.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @372.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @372.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @372.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @372.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @372.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @372.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @372.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @372.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @372.00: [MEM]	MEM: Bypass <= 0xfffffff6
@line:30    Cycle @372.00: [WB]	Input: rd=x15 wdata=0x5b
@line:35    Cycle @372.00: [WB]	WB: Write x15 <= 0x5b
@line:144   Cycle @372.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @372.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @372.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @372.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @372.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @372.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @372.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @373.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @373.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @373.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5b rs2_data=0x0
@line:74    Cycle @373.00: [Executor]	Input: pc=0xc rs1_data=0xfff rs2_data=0x5a Imm=0x0
@line:119   Cycle @373.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @373.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @373.00: [Executor]	EX: RS2 source: WB Bypass (0x5b)
@line:364   Cycle @373.00: [Executor]	EX: ALU Op1 source: RS1 (0xfff)
@line:429   Cycle @373.00: [Executor]	EX: ALU Op2 source: RS2 (0x5b)
@line:1080  Cycle @373.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @373.00: [Executor]	EX: Bypass Update: 0x105a
@line:1345  Cycle @373.00: [Executor]	EX: ALU Result: 0x105a
@line:1413  Cycle @373.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @373.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @373.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @373.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @373.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @373.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @373.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @373.00: [WB]	Input: rd=x0 wdata=0xfffffff6
@line:144   Cycle @373.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @373.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @373.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @373.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @373.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @373.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @373.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @374.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @374.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @374.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5b rs2_data=0x65
@line:74    Cycle @374.00: [Executor]	Input: pc=0x10 rs1_data=0x5b rs2_data=0x0 Imm=0x1
@line:119   Cycle @374.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @374.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @374.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @374.00: [Executor]	EX: ALU Op1 source: RS1 (0x5b)
@line:443   Cycle @374.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @374.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @374.00: [Executor]	EX: Bypass Update: 0x5c
@line:1345  Cycle @374.00: [Executor]	EX: ALU Result: 0x5c
@line:1413  Cycle @374.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @374.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @374.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @374.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @374.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @374.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @374.00: [MEM]	MEM: Bypass <= 0x105a
@line:30    Cycle @374.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @374.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @374.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @374.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @374.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @374.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @374.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @374.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @374.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @375.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @375.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @375.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @375.00: [Executor]	Input: pc=0x14 rs1_data=0x5b rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @375.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @375.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5c)
@line:327   Cycle @375.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @375.00: [Executor]	EX: ALU Op1 source: RS1 (0x5c)
@line:429   Cycle @375.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @375.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @375.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:1345  Cycle @375.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:1413  Cycle @375.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @375.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @375.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @375.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @375.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @375.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @375.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @375.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @375.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @375.00: [MEM]	MEM: Bypass <= 0x5c
@line:30    Cycle @375.00: [WB]	Input: rd=x10 wdata=0x105a
@line:35    Cycle @375.00: [WB]	WB: Write x10 <= 0x105a
@line:144   Cycle @375.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @375.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @375.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @375.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @375.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @375.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @375.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @376.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @376.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @376.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x105a rs2_data=0x5b
@line:74    Cycle @376.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @376.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @376.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @376.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @376.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @376.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @376.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @376.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @376.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @376.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @376.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @376.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @376.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @376.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @376.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @376.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:30    Cycle @376.00: [WB]	Input: rd=x15 wdata=0x5c
@line:35    Cycle @376.00: [WB]	WB: Write x15 <= 0x5c
@line:144   Cycle @376.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @376.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @376.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @376.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @376.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @376.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @376.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @377.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @377.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @377.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5c rs2_data=0x0
@line:74    Cycle @377.00: [Executor]	Input: pc=0xc rs1_data=0x105a rs2_data=0x5b Imm=0x0
@line:119   Cycle @377.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @377.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @377.00: [Executor]	EX: RS2 source: WB Bypass (0x5c)
@line:364   Cycle @377.00: [Executor]	EX: ALU Op1 source: RS1 (0x105a)
@line:429   Cycle @377.00: [Executor]	EX: ALU Op2 source: RS2 (0x5c)
@line:1080  Cycle @377.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @377.00: [Executor]	EX: Bypass Update: 0x10b6
@line:1345  Cycle @377.00: [Executor]	EX: ALU Result: 0x10b6
@line:1413  Cycle @377.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @377.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @377.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @377.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @377.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @377.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @377.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @377.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:144   Cycle @377.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @377.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @377.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @377.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @377.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @377.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @377.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @378.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @378.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @378.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5c rs2_data=0x65
@line:74    Cycle @378.00: [Executor]	Input: pc=0x10 rs1_data=0x5c rs2_data=0x0 Imm=0x1
@line:119   Cycle @378.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @378.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @378.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @378.00: [Executor]	EX: ALU Op1 source: RS1 (0x5c)
@line:443   Cycle @378.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @378.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @378.00: [Executor]	EX: Bypass Update: 0x5d
@line:1345  Cycle @378.00: [Executor]	EX: ALU Result: 0x5d
@line:1413  Cycle @378.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @378.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @378.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @378.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @378.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @378.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @378.00: [MEM]	MEM: Bypass <= 0x10b6
@line:30    Cycle @378.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @378.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @378.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @378.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @378.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @378.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @378.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @378.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @378.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @379.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @379.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @379.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @379.00: [Executor]	Input: pc=0x14 rs1_data=0x5c rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @379.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @379.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5d)
@line:327   Cycle @379.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @379.00: [Executor]	EX: ALU Op1 source: RS1 (0x5d)
@line:429   Cycle @379.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @379.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @379.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:1345  Cycle @379.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:1413  Cycle @379.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @379.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @379.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @379.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @379.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @379.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @379.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @379.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @379.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @379.00: [MEM]	MEM: Bypass <= 0x5d
@line:30    Cycle @379.00: [WB]	Input: rd=x10 wdata=0x10b6
@line:35    Cycle @379.00: [WB]	WB: Write x10 <= 0x10b6
@line:144   Cycle @379.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @379.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @379.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @379.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @379.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @379.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @379.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @380.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @380.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @380.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x10b6 rs2_data=0x5c
@line:74    Cycle @380.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @380.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @380.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @380.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @380.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @380.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @380.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @380.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @380.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @380.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @380.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @380.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @380.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @380.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @380.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @380.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @380.00: [WB]	Input: rd=x15 wdata=0x5d
@line:35    Cycle @380.00: [WB]	WB: Write x15 <= 0x5d
@line:144   Cycle @380.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @380.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @380.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @380.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @380.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @380.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @380.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @381.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @381.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @381.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5d rs2_data=0x0
@line:74    Cycle @381.00: [Executor]	Input: pc=0xc rs1_data=0x10b6 rs2_data=0x5c Imm=0x0
@line:119   Cycle @381.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @381.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @381.00: [Executor]	EX: RS2 source: WB Bypass (0x5d)
@line:364   Cycle @381.00: [Executor]	EX: ALU Op1 source: RS1 (0x10b6)
@line:429   Cycle @381.00: [Executor]	EX: ALU Op2 source: RS2 (0x5d)
@line:1080  Cycle @381.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @381.00: [Executor]	EX: Bypass Update: 0x1113
@line:1345  Cycle @381.00: [Executor]	EX: ALU Result: 0x1113
@line:1413  Cycle @381.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @381.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @381.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @381.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @381.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @381.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @381.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @381.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:144   Cycle @381.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @381.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @381.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @381.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @381.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @381.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @381.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @382.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @382.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @382.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5d rs2_data=0x65
@line:74    Cycle @382.00: [Executor]	Input: pc=0x10 rs1_data=0x5d rs2_data=0x0 Imm=0x1
@line:119   Cycle @382.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @382.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @382.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @382.00: [Executor]	EX: ALU Op1 source: RS1 (0x5d)
@line:443   Cycle @382.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @382.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @382.00: [Executor]	EX: Bypass Update: 0x5e
@line:1345  Cycle @382.00: [Executor]	EX: ALU Result: 0x5e
@line:1413  Cycle @382.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @382.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @382.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @382.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @382.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @382.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @382.00: [MEM]	MEM: Bypass <= 0x1113
@line:30    Cycle @382.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @382.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @382.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @382.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @382.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @382.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @382.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @382.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @382.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @383.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @383.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @383.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @383.00: [Executor]	Input: pc=0x14 rs1_data=0x5d rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @383.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @383.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5e)
@line:327   Cycle @383.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @383.00: [Executor]	EX: ALU Op1 source: RS1 (0x5e)
@line:429   Cycle @383.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @383.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @383.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:1345  Cycle @383.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:1413  Cycle @383.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @383.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @383.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @383.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @383.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @383.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @383.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @383.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @383.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @383.00: [MEM]	MEM: Bypass <= 0x5e
@line:30    Cycle @383.00: [WB]	Input: rd=x10 wdata=0x1113
@line:35    Cycle @383.00: [WB]	WB: Write x10 <= 0x1113
@line:144   Cycle @383.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @383.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @383.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @383.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @383.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @383.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @383.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @384.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @384.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @384.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1113 rs2_data=0x5d
@line:74    Cycle @384.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @384.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @384.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @384.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @384.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @384.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @384.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @384.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @384.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @384.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @384.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @384.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @384.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @384.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @384.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @384.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:30    Cycle @384.00: [WB]	Input: rd=x15 wdata=0x5e
@line:35    Cycle @384.00: [WB]	WB: Write x15 <= 0x5e
@line:144   Cycle @384.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @384.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @384.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @384.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @384.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @384.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @384.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @385.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @385.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @385.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5e rs2_data=0x0
@line:74    Cycle @385.00: [Executor]	Input: pc=0xc rs1_data=0x1113 rs2_data=0x5d Imm=0x0
@line:119   Cycle @385.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @385.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @385.00: [Executor]	EX: RS2 source: WB Bypass (0x5e)
@line:364   Cycle @385.00: [Executor]	EX: ALU Op1 source: RS1 (0x1113)
@line:429   Cycle @385.00: [Executor]	EX: ALU Op2 source: RS2 (0x5e)
@line:1080  Cycle @385.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @385.00: [Executor]	EX: Bypass Update: 0x1171
@line:1345  Cycle @385.00: [Executor]	EX: ALU Result: 0x1171
@line:1413  Cycle @385.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @385.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @385.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @385.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @385.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @385.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @385.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @385.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:144   Cycle @385.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @385.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @385.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @385.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @385.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @385.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @385.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @386.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @386.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @386.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5e rs2_data=0x65
@line:74    Cycle @386.00: [Executor]	Input: pc=0x10 rs1_data=0x5e rs2_data=0x0 Imm=0x1
@line:119   Cycle @386.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @386.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @386.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @386.00: [Executor]	EX: ALU Op1 source: RS1 (0x5e)
@line:443   Cycle @386.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @386.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @386.00: [Executor]	EX: Bypass Update: 0x5f
@line:1345  Cycle @386.00: [Executor]	EX: ALU Result: 0x5f
@line:1413  Cycle @386.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @386.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @386.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @386.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @386.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @386.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @386.00: [MEM]	MEM: Bypass <= 0x1171
@line:30    Cycle @386.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @386.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @386.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @386.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @386.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @386.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @386.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @386.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @386.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @387.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @387.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @387.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @387.00: [Executor]	Input: pc=0x14 rs1_data=0x5e rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @387.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @387.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5f)
@line:327   Cycle @387.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @387.00: [Executor]	EX: ALU Op1 source: RS1 (0x5f)
@line:429   Cycle @387.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @387.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @387.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:1345  Cycle @387.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:1413  Cycle @387.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @387.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @387.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @387.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @387.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @387.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @387.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @387.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @387.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @387.00: [MEM]	MEM: Bypass <= 0x5f
@line:30    Cycle @387.00: [WB]	Input: rd=x10 wdata=0x1171
@line:35    Cycle @387.00: [WB]	WB: Write x10 <= 0x1171
@line:144   Cycle @387.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @387.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @387.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @387.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @387.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @387.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @387.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @388.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @388.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @388.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1171 rs2_data=0x5e
@line:74    Cycle @388.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @388.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @388.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @388.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @388.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @388.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @388.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @388.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @388.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @388.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @388.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @388.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @388.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @388.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @388.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @388.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:30    Cycle @388.00: [WB]	Input: rd=x15 wdata=0x5f
@line:35    Cycle @388.00: [WB]	WB: Write x15 <= 0x5f
@line:144   Cycle @388.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @388.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @388.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @388.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @388.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @388.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @388.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @389.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @389.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @389.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5f rs2_data=0x0
@line:74    Cycle @389.00: [Executor]	Input: pc=0xc rs1_data=0x1171 rs2_data=0x5e Imm=0x0
@line:119   Cycle @389.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @389.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @389.00: [Executor]	EX: RS2 source: WB Bypass (0x5f)
@line:364   Cycle @389.00: [Executor]	EX: ALU Op1 source: RS1 (0x1171)
@line:429   Cycle @389.00: [Executor]	EX: ALU Op2 source: RS2 (0x5f)
@line:1080  Cycle @389.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @389.00: [Executor]	EX: Bypass Update: 0x11d0
@line:1345  Cycle @389.00: [Executor]	EX: ALU Result: 0x11d0
@line:1413  Cycle @389.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @389.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @389.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @389.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @389.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @389.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @389.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @389.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:144   Cycle @389.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @389.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @389.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @389.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @389.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @389.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @389.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @390.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @390.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @390.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5f rs2_data=0x65
@line:74    Cycle @390.00: [Executor]	Input: pc=0x10 rs1_data=0x5f rs2_data=0x0 Imm=0x1
@line:119   Cycle @390.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @390.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @390.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @390.00: [Executor]	EX: ALU Op1 source: RS1 (0x5f)
@line:443   Cycle @390.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @390.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @390.00: [Executor]	EX: Bypass Update: 0x60
@line:1345  Cycle @390.00: [Executor]	EX: ALU Result: 0x60
@line:1413  Cycle @390.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @390.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @390.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @390.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @390.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @390.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @390.00: [MEM]	MEM: Bypass <= 0x11d0
@line:30    Cycle @390.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @390.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @390.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @390.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @390.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @390.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @390.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @390.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @390.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @391.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @391.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @391.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @391.00: [Executor]	Input: pc=0x14 rs1_data=0x5f rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @391.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @391.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x60)
@line:327   Cycle @391.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @391.00: [Executor]	EX: ALU Op1 source: RS1 (0x60)
@line:429   Cycle @391.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @391.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @391.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:1345  Cycle @391.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:1413  Cycle @391.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @391.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @391.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @391.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @391.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @391.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @391.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @391.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @391.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @391.00: [MEM]	MEM: Bypass <= 0x60
@line:30    Cycle @391.00: [WB]	Input: rd=x10 wdata=0x11d0
@line:35    Cycle @391.00: [WB]	WB: Write x10 <= 0x11d0
@line:144   Cycle @391.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @391.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @391.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @391.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @391.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @391.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @391.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @392.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @392.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @392.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x11d0 rs2_data=0x5f
@line:74    Cycle @392.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @392.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @392.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @392.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @392.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @392.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @392.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @392.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @392.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @392.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @392.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @392.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @392.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @392.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @392.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @392.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:30    Cycle @392.00: [WB]	Input: rd=x15 wdata=0x60
@line:35    Cycle @392.00: [WB]	WB: Write x15 <= 0x60
@line:144   Cycle @392.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @392.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @392.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @392.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @392.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @392.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @392.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @393.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @393.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @393.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x60 rs2_data=0x0
@line:74    Cycle @393.00: [Executor]	Input: pc=0xc rs1_data=0x11d0 rs2_data=0x5f Imm=0x0
@line:119   Cycle @393.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @393.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @393.00: [Executor]	EX: RS2 source: WB Bypass (0x60)
@line:364   Cycle @393.00: [Executor]	EX: ALU Op1 source: RS1 (0x11d0)
@line:429   Cycle @393.00: [Executor]	EX: ALU Op2 source: RS2 (0x60)
@line:1080  Cycle @393.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @393.00: [Executor]	EX: Bypass Update: 0x1230
@line:1345  Cycle @393.00: [Executor]	EX: ALU Result: 0x1230
@line:1413  Cycle @393.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @393.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @393.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @393.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @393.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @393.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @393.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @393.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:144   Cycle @393.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @393.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @393.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @393.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @393.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @393.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @393.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @394.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @394.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @394.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x60 rs2_data=0x65
@line:74    Cycle @394.00: [Executor]	Input: pc=0x10 rs1_data=0x60 rs2_data=0x0 Imm=0x1
@line:119   Cycle @394.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @394.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @394.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @394.00: [Executor]	EX: ALU Op1 source: RS1 (0x60)
@line:443   Cycle @394.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @394.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @394.00: [Executor]	EX: Bypass Update: 0x61
@line:1345  Cycle @394.00: [Executor]	EX: ALU Result: 0x61
@line:1413  Cycle @394.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @394.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @394.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @394.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @394.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @394.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @394.00: [MEM]	MEM: Bypass <= 0x1230
@line:30    Cycle @394.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @394.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @394.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @394.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @394.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @394.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @394.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @394.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @394.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @395.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @395.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @395.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @395.00: [Executor]	Input: pc=0x14 rs1_data=0x60 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @395.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @395.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x61)
@line:327   Cycle @395.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @395.00: [Executor]	EX: ALU Op1 source: RS1 (0x61)
@line:429   Cycle @395.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @395.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @395.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:1345  Cycle @395.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:1413  Cycle @395.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @395.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @395.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @395.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @395.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @395.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @395.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @395.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @395.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @395.00: [MEM]	MEM: Bypass <= 0x61
@line:30    Cycle @395.00: [WB]	Input: rd=x10 wdata=0x1230
@line:35    Cycle @395.00: [WB]	WB: Write x10 <= 0x1230
@line:144   Cycle @395.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @395.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @395.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @395.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @395.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @395.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @395.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @396.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @396.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @396.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1230 rs2_data=0x60
@line:74    Cycle @396.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @396.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @396.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @396.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @396.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @396.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @396.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @396.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @396.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @396.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @396.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @396.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @396.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @396.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @396.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @396.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @396.00: [WB]	Input: rd=x15 wdata=0x61
@line:35    Cycle @396.00: [WB]	WB: Write x15 <= 0x61
@line:144   Cycle @396.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @396.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @396.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @396.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @396.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @396.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @396.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @397.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @397.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @397.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x61 rs2_data=0x0
@line:74    Cycle @397.00: [Executor]	Input: pc=0xc rs1_data=0x1230 rs2_data=0x60 Imm=0x0
@line:119   Cycle @397.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @397.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @397.00: [Executor]	EX: RS2 source: WB Bypass (0x61)
@line:364   Cycle @397.00: [Executor]	EX: ALU Op1 source: RS1 (0x1230)
@line:429   Cycle @397.00: [Executor]	EX: ALU Op2 source: RS2 (0x61)
@line:1080  Cycle @397.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @397.00: [Executor]	EX: Bypass Update: 0x1291
@line:1345  Cycle @397.00: [Executor]	EX: ALU Result: 0x1291
@line:1413  Cycle @397.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @397.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @397.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @397.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @397.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @397.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @397.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @397.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:144   Cycle @397.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @397.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @397.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @397.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @397.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @397.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @397.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @398.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @398.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @398.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x61 rs2_data=0x65
@line:74    Cycle @398.00: [Executor]	Input: pc=0x10 rs1_data=0x61 rs2_data=0x0 Imm=0x1
@line:119   Cycle @398.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @398.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @398.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @398.00: [Executor]	EX: ALU Op1 source: RS1 (0x61)
@line:443   Cycle @398.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @398.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @398.00: [Executor]	EX: Bypass Update: 0x62
@line:1345  Cycle @398.00: [Executor]	EX: ALU Result: 0x62
@line:1413  Cycle @398.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @398.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @398.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @398.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @398.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @398.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @398.00: [MEM]	MEM: Bypass <= 0x1291
@line:30    Cycle @398.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @398.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @398.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @398.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @398.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @398.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @398.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @398.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @398.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @399.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @399.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @399.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @399.00: [Executor]	Input: pc=0x14 rs1_data=0x61 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @399.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @399.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x62)
@line:327   Cycle @399.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @399.00: [Executor]	EX: ALU Op1 source: RS1 (0x62)
@line:429   Cycle @399.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @399.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @399.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:1345  Cycle @399.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:1413  Cycle @399.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @399.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @399.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @399.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @399.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @399.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @399.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @399.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @399.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @399.00: [MEM]	MEM: Bypass <= 0x62
@line:30    Cycle @399.00: [WB]	Input: rd=x10 wdata=0x1291
@line:35    Cycle @399.00: [WB]	WB: Write x10 <= 0x1291
@line:144   Cycle @399.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @399.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @399.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @399.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @399.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @399.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @399.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @400.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @400.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @400.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1291 rs2_data=0x61
@line:74    Cycle @400.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @400.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @400.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @400.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @400.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @400.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @400.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @400.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @400.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @400.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @400.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @400.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @400.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @400.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @400.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @400.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:30    Cycle @400.00: [WB]	Input: rd=x15 wdata=0x62
@line:35    Cycle @400.00: [WB]	WB: Write x15 <= 0x62
@line:144   Cycle @400.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @400.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @400.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @400.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @400.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @400.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @400.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @401.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @401.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @401.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x62 rs2_data=0x0
@line:74    Cycle @401.00: [Executor]	Input: pc=0xc rs1_data=0x1291 rs2_data=0x61 Imm=0x0
@line:119   Cycle @401.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @401.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @401.00: [Executor]	EX: RS2 source: WB Bypass (0x62)
@line:364   Cycle @401.00: [Executor]	EX: ALU Op1 source: RS1 (0x1291)
@line:429   Cycle @401.00: [Executor]	EX: ALU Op2 source: RS2 (0x62)
@line:1080  Cycle @401.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @401.00: [Executor]	EX: Bypass Update: 0x12f3
@line:1345  Cycle @401.00: [Executor]	EX: ALU Result: 0x12f3
@line:1413  Cycle @401.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @401.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @401.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @401.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @401.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @401.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @401.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @401.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:144   Cycle @401.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @401.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @401.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @401.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @401.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @401.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @401.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @402.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @402.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @402.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x62 rs2_data=0x65
@line:74    Cycle @402.00: [Executor]	Input: pc=0x10 rs1_data=0x62 rs2_data=0x0 Imm=0x1
@line:119   Cycle @402.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @402.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @402.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @402.00: [Executor]	EX: ALU Op1 source: RS1 (0x62)
@line:443   Cycle @402.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @402.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @402.00: [Executor]	EX: Bypass Update: 0x63
@line:1345  Cycle @402.00: [Executor]	EX: ALU Result: 0x63
@line:1413  Cycle @402.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @402.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @402.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @402.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @402.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @402.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @402.00: [MEM]	MEM: Bypass <= 0x12f3
@line:30    Cycle @402.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @402.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @402.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @402.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @402.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @402.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @402.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @402.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @402.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @403.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @403.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @403.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @403.00: [Executor]	Input: pc=0x14 rs1_data=0x62 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @403.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @403.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x63)
@line:327   Cycle @403.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @403.00: [Executor]	EX: ALU Op1 source: RS1 (0x63)
@line:429   Cycle @403.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @403.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @403.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:1345  Cycle @403.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:1413  Cycle @403.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @403.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @403.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @403.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @403.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @403.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @403.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @403.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @403.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @403.00: [MEM]	MEM: Bypass <= 0x63
@line:30    Cycle @403.00: [WB]	Input: rd=x10 wdata=0x12f3
@line:35    Cycle @403.00: [WB]	WB: Write x10 <= 0x12f3
@line:144   Cycle @403.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @403.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @403.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @403.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @403.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @403.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @403.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @404.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @404.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @404.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x12f3 rs2_data=0x62
@line:74    Cycle @404.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @404.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @404.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @404.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @404.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @404.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @404.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @404.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @404.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @404.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @404.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @404.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @404.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @404.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @404.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @404.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:30    Cycle @404.00: [WB]	Input: rd=x15 wdata=0x63
@line:35    Cycle @404.00: [WB]	WB: Write x15 <= 0x63
@line:144   Cycle @404.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @404.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @404.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @404.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @404.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @404.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @404.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @405.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @405.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @405.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x63 rs2_data=0x0
@line:74    Cycle @405.00: [Executor]	Input: pc=0xc rs1_data=0x12f3 rs2_data=0x62 Imm=0x0
@line:119   Cycle @405.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @405.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @405.00: [Executor]	EX: RS2 source: WB Bypass (0x63)
@line:364   Cycle @405.00: [Executor]	EX: ALU Op1 source: RS1 (0x12f3)
@line:429   Cycle @405.00: [Executor]	EX: ALU Op2 source: RS2 (0x63)
@line:1080  Cycle @405.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @405.00: [Executor]	EX: Bypass Update: 0x1356
@line:1345  Cycle @405.00: [Executor]	EX: ALU Result: 0x1356
@line:1413  Cycle @405.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @405.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @405.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @405.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @405.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @405.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @405.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @405.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:144   Cycle @405.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @405.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @405.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @405.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @405.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @405.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @405.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @406.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @406.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @406.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x63 rs2_data=0x65
@line:74    Cycle @406.00: [Executor]	Input: pc=0x10 rs1_data=0x63 rs2_data=0x0 Imm=0x1
@line:119   Cycle @406.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @406.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @406.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @406.00: [Executor]	EX: ALU Op1 source: RS1 (0x63)
@line:443   Cycle @406.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @406.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @406.00: [Executor]	EX: Bypass Update: 0x64
@line:1345  Cycle @406.00: [Executor]	EX: ALU Result: 0x64
@line:1413  Cycle @406.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @406.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @406.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @406.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @406.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @406.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @406.00: [MEM]	MEM: Bypass <= 0x1356
@line:30    Cycle @406.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @406.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @406.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @406.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @406.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @406.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @406.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @406.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @406.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @407.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @407.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @407.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @407.00: [Executor]	Input: pc=0x14 rs1_data=0x63 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @407.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @407.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x64)
@line:327   Cycle @407.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @407.00: [Executor]	EX: ALU Op1 source: RS1 (0x64)
@line:429   Cycle @407.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @407.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @407.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:1345  Cycle @407.00: [Executor]	EX: ALU Result: 0xffffffff
@line:1413  Cycle @407.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @407.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @407.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @407.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @407.00: [Executor]	EX: Branch Taken: 1
@line:1790  Cycle @407.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @407.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @407.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @407.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @407.00: [MEM]	MEM: Bypass <= 0x64
@line:30    Cycle @407.00: [WB]	Input: rd=x10 wdata=0x1356
@line:35    Cycle @407.00: [WB]	WB: Write x10 <= 0x1356
@line:144   Cycle @407.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @407.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @407.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @407.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @407.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @407.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @407.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @408.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @408.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @408.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1356 rs2_data=0x63
@line:74    Cycle @408.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:119   Cycle @408.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @408.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @408.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @408.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @408.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @408.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @408.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @408.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @408.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @408.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @408.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @408.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @408.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @408.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @408.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:30    Cycle @408.00: [WB]	Input: rd=x15 wdata=0x64
@line:35    Cycle @408.00: [WB]	WB: Write x15 <= 0x64
@line:144   Cycle @408.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @408.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @408.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @408.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @408.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @408.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @408.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @409.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @409.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @409.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x64 rs2_data=0x0
@line:74    Cycle @409.00: [Executor]	Input: pc=0xc rs1_data=0x1356 rs2_data=0x63 Imm=0x0
@line:119   Cycle @409.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @409.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @409.00: [Executor]	EX: RS2 source: WB Bypass (0x64)
@line:364   Cycle @409.00: [Executor]	EX: ALU Op1 source: RS1 (0x1356)
@line:429   Cycle @409.00: [Executor]	EX: ALU Op2 source: RS2 (0x64)
@line:1080  Cycle @409.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @409.00: [Executor]	EX: Bypass Update: 0x13ba
@line:1345  Cycle @409.00: [Executor]	EX: ALU Result: 0x13ba
@line:1413  Cycle @409.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @409.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @409.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @409.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @409.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @409.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @409.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @409.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:144   Cycle @409.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @409.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @409.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @409.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @409.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @409.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @409.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @410.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @410.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @410.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x64 rs2_data=0x65
@line:74    Cycle @410.00: [Executor]	Input: pc=0x10 rs1_data=0x64 rs2_data=0x0 Imm=0x1
@line:119   Cycle @410.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @410.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @410.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @410.00: [Executor]	EX: ALU Op1 source: RS1 (0x64)
@line:443   Cycle @410.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1080  Cycle @410.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @410.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @410.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @410.00: [Executor]	EX: Branch Immediate: 0x1
@line:1417  Cycle @410.00: [Executor]	EX: Branch Target Base: 0x10
@line:1586  Cycle @410.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @410.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @410.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @410.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @410.00: [MEM]	MEM: Bypass <= 0x13ba
@line:30    Cycle @410.00: [WB]	Input: rd=x13 wdata=0x65
@line:35    Cycle @410.00: [WB]	WB: Write x13 <= 0x65
@line:144   Cycle @410.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=13
@line:262   Cycle @410.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @410.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @410.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @410.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @410.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @410.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @411.00: [Decoder]	ID: Fetched Instruction=0x6500693 at PC=0x8
@line:5591  Cycle @411.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @411.00: [Decoder]	Forwarding data: imm=0x65 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @411.00: [Executor]	Input: pc=0x14 rs1_data=0x64 rs2_data=0x65 Imm=0xfffffff4
@line:119   Cycle @411.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @411.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x65)
@line:327   Cycle @411.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @411.00: [Executor]	EX: ALU Op1 source: RS1 (0x65)
@line:429   Cycle @411.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1095  Cycle @411.00: [Executor]	EX: ALU Operation: SUB
@line:1335  Cycle @411.00: [Executor]	EX: Bypass Update: 0x0
@line:1345  Cycle @411.00: [Executor]	EX: ALU Result: 0x0
@line:1413  Cycle @411.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1417  Cycle @411.00: [Executor]	EX: Branch Target Base: 0x14
@line:1481  Cycle @411.00: [Executor]	EX: Branch Type: BNE
@line:1760  Cycle @411.00: [Executor]	EX: Branch Target: 0x8
@line:1765  Cycle @411.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @411.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @411.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @411.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @411.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @411.00: [WB]	Input: rd=x10 wdata=0x13ba
@line:35    Cycle @411.00: [WB]	WB: Write x10 <= 0x13ba
@line:144   Cycle @411.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=5 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @411.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @411.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @411.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @411.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @411.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @411.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @412.00: [Decoder]	ID: Fetched Instruction=0xf50533 at PC=0xc
@line:5591  Cycle @412.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @412.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x13ba rs2_data=0x64
@line:74    Cycle @412.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x65
@line:85    Cycle @412.00: [Executor]	EX: Flush
@line:119   Cycle @412.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @412.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @412.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @412.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @412.00: [Executor]	EX: ALU Op2 source: IMM (0x65)
@line:1080  Cycle @412.00: [Executor]	EX: ALU Operation: ADD
@line:1335  Cycle @412.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @412.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @412.00: [Executor]	EX: Branch Immediate: 0x65
@line:1417  Cycle @412.00: [Executor]	EX: Branch Target Base: 0x8
@line:1586  Cycle @412.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @412.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @412.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @412.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @412.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @412.00: [WB]	Input: rd=x15 wdata=0x65
@line:35    Cycle @412.00: [WB]	WB: Write x15 <= 0x65
@line:144   Cycle @412.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=15
@line:262   Cycle @412.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @412.00: [Fetcher_Impl]	IF: Flush to 0x18
@line:64    Cycle @412.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @412.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @412.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @412.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:137   Cycle @412.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @412.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @413.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:5591  Cycle @413.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @413.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @413.00: [Executor]	Input: pc=0xc rs1_data=0x13ba rs2_data=0x64 Imm=0x0
@line:119   Cycle @413.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @413.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @413.00: [Executor]	EX: RS2 source: WB Bypass (0x65)
@line:364   Cycle @413.00: [Executor]	EX: ALU Op1 source: RS1 (0x13ba)
@line:429   Cycle @413.00: [Executor]	EX: ALU Op2 source: RS2 (0x65)
@line:1245  Cycle @413.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1335  Cycle @413.00: [Executor]	EX: Bypass Update: 0x65
@line:1345  Cycle @413.00: [Executor]	EX: ALU Result: 0x65
@line:1413  Cycle @413.00: [Executor]	EX: Branch Immediate: 0x0
@line:1417  Cycle @413.00: [Executor]	EX: Branch Target Base: 0xc
@line:1586  Cycle @413.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @413.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @413.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @413.00: [MEM]	MEM: Bypass <= 0x65
@line:30    Cycle @413.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @413.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @413.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @413.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @413.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @413.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @413.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @413.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @414.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5591  Cycle @414.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @414.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @414.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @414.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @414.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @414.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @414.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @414.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:982   Cycle @414.00: [Executor]	EBREAK encountered at PC=0x18, halting simulation.

