;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I */
I__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
I__0__MASK EQU 0x80
I__0__PC EQU CYREG_PRT1_PC7
I__0__PORT EQU 1
I__0__SHIFT EQU 7
I__AG EQU CYREG_PRT1_AG
I__AMUX EQU CYREG_PRT1_AMUX
I__BIE EQU CYREG_PRT1_BIE
I__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I__BYP EQU CYREG_PRT1_BYP
I__CTL EQU CYREG_PRT1_CTL
I__DM0 EQU CYREG_PRT1_DM0
I__DM1 EQU CYREG_PRT1_DM1
I__DM2 EQU CYREG_PRT1_DM2
I__DR EQU CYREG_PRT1_DR
I__INP_DIS EQU CYREG_PRT1_INP_DIS
I__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
I__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I__LCD_EN EQU CYREG_PRT1_LCD_EN
I__MASK EQU 0x80
I__PORT EQU 1
I__PRT EQU CYREG_PRT1_PRT
I__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I__PS EQU CYREG_PRT1_PS
I__SHIFT EQU 7
I__SLW EQU CYREG_PRT1_SLW

/* Q */
Q__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Q__0__MASK EQU 0x40
Q__0__PC EQU CYREG_PRT2_PC6
Q__0__PORT EQU 2
Q__0__SHIFT EQU 6
Q__AG EQU CYREG_PRT2_AG
Q__AMUX EQU CYREG_PRT2_AMUX
Q__BIE EQU CYREG_PRT2_BIE
Q__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Q__BYP EQU CYREG_PRT2_BYP
Q__CTL EQU CYREG_PRT2_CTL
Q__DM0 EQU CYREG_PRT2_DM0
Q__DM1 EQU CYREG_PRT2_DM1
Q__DM2 EQU CYREG_PRT2_DM2
Q__DR EQU CYREG_PRT2_DR
Q__INP_DIS EQU CYREG_PRT2_INP_DIS
Q__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Q__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Q__LCD_EN EQU CYREG_PRT2_LCD_EN
Q__MASK EQU 0x40
Q__PORT EQU 2
Q__PRT EQU CYREG_PRT2_PRT
Q__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Q__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Q__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Q__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Q__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Q__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Q__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Q__PS EQU CYREG_PRT2_PS
Q__SHIFT EQU 6
Q__SLW EQU CYREG_PRT2_SLW

/* S1 */
S1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
S1__0__MASK EQU 0x01
S1__0__PC EQU CYREG_PRT2_PC0
S1__0__PORT EQU 2
S1__0__SHIFT EQU 0
S1__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
S1__1__MASK EQU 0x02
S1__1__PC EQU CYREG_PRT2_PC1
S1__1__PORT EQU 2
S1__1__SHIFT EQU 1
S1__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
S1__2__MASK EQU 0x04
S1__2__PC EQU CYREG_PRT2_PC2
S1__2__PORT EQU 2
S1__2__SHIFT EQU 2
S1__AG EQU CYREG_PRT2_AG
S1__AMUX EQU CYREG_PRT2_AMUX
S1__BIE EQU CYREG_PRT2_BIE
S1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S1__BYP EQU CYREG_PRT2_BYP
S1__CTL EQU CYREG_PRT2_CTL
S1__DM0 EQU CYREG_PRT2_DM0
S1__DM1 EQU CYREG_PRT2_DM1
S1__DM2 EQU CYREG_PRT2_DM2
S1__DR EQU CYREG_PRT2_DR
S1__INP_DIS EQU CYREG_PRT2_INP_DIS
S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S1__LCD_EN EQU CYREG_PRT2_LCD_EN
S1__MASK EQU 0x07
S1__PORT EQU 2
S1__PRT EQU CYREG_PRT2_PRT
S1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S1__PS EQU CYREG_PRT2_PS
S1__SHIFT EQU 0
S1__SLW EQU CYREG_PRT2_SLW

/* S2 */
S2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
S2__0__MASK EQU 0x08
S2__0__PC EQU CYREG_PRT2_PC3
S2__0__PORT EQU 2
S2__0__SHIFT EQU 3
S2__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
S2__1__MASK EQU 0x10
S2__1__PC EQU CYREG_PRT2_PC4
S2__1__PORT EQU 2
S2__1__SHIFT EQU 4
S2__2__INTTYPE EQU CYREG_PICU2_INTTYPE5
S2__2__MASK EQU 0x20
S2__2__PC EQU CYREG_PRT2_PC5
S2__2__PORT EQU 2
S2__2__SHIFT EQU 5
S2__AG EQU CYREG_PRT2_AG
S2__AMUX EQU CYREG_PRT2_AMUX
S2__BIE EQU CYREG_PRT2_BIE
S2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S2__BYP EQU CYREG_PRT2_BYP
S2__CTL EQU CYREG_PRT2_CTL
S2__DM0 EQU CYREG_PRT2_DM0
S2__DM1 EQU CYREG_PRT2_DM1
S2__DM2 EQU CYREG_PRT2_DM2
S2__DR EQU CYREG_PRT2_DR
S2__INP_DIS EQU CYREG_PRT2_INP_DIS
S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S2__LCD_EN EQU CYREG_PRT2_LCD_EN
S2__MASK EQU 0x38
S2__PORT EQU 2
S2__PRT EQU CYREG_PRT2_PRT
S2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S2__PS EQU CYREG_PRT2_PS
S2__SHIFT EQU 3
S2__SLW EQU CYREG_PRT2_SLW

/* DAC_1 */
DAC_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
DAC_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
DAC_1_viDAC8__D EQU CYREG_DAC1_D
DAC_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_1_viDAC8__PM_ACT_MSK EQU 0x02
DAC_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_1_viDAC8__PM_STBY_MSK EQU 0x02
DAC_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
DAC_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
DAC_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
DAC_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
DAC_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
DAC_1_viDAC8__TR EQU CYREG_DAC1_TR
DAC_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
DAC_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
DAC_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
DAC_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
DAC_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
DAC_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
DAC_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
DAC_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
DAC_1_viDAC8__TST EQU CYREG_DAC1_TST

/* DAC_2 */
DAC_2_viDAC8__CR0 EQU CYREG_DAC2_CR0
DAC_2_viDAC8__CR1 EQU CYREG_DAC2_CR1
DAC_2_viDAC8__D EQU CYREG_DAC2_D
DAC_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_2_viDAC8__PM_ACT_MSK EQU 0x04
DAC_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_2_viDAC8__PM_STBY_MSK EQU 0x04
DAC_2_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DAC_2_viDAC8__SW0 EQU CYREG_DAC2_SW0
DAC_2_viDAC8__SW2 EQU CYREG_DAC2_SW2
DAC_2_viDAC8__SW3 EQU CYREG_DAC2_SW3
DAC_2_viDAC8__SW4 EQU CYREG_DAC2_SW4
DAC_2_viDAC8__TR EQU CYREG_DAC2_TR
DAC_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DAC_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DAC_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DAC_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DAC_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DAC_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DAC_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DAC_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DAC_2_viDAC8__TST EQU CYREG_DAC2_TST

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_1__0__MASK EQU 0x08
Pin_1__0__PC EQU CYREG_PRT12_PC3
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 3
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_1__MASK EQU 0x08
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__SHIFT EQU 3
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_2__0__MASK EQU 0x01
Pin_2__0__PC EQU CYREG_PRT0_PC0
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 0
Pin_2__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_2__1__MASK EQU 0x02
Pin_2__1__PC EQU CYREG_PRT0_PC1
Pin_2__1__PORT EQU 0
Pin_2__1__SHIFT EQU 1
Pin_2__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_2__2__MASK EQU 0x04
Pin_2__2__PC EQU CYREG_PRT0_PC2
Pin_2__2__PORT EQU 0
Pin_2__2__SHIFT EQU 2
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x07
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 0
Pin_2__SLW EQU CYREG_PRT0_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_3__0__MASK EQU 0x80
Pin_3__0__PC EQU CYREG_PRT2_PC7
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 7
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x80
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 7
Pin_3__SLW EQU CYREG_PRT2_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_4__0__MASK EQU 0x10
Pin_4__0__PC EQU CYREG_PRT1_PC4
Pin_4__0__PORT EQU 1
Pin_4__0__SHIFT EQU 4
Pin_4__AG EQU CYREG_PRT1_AG
Pin_4__AMUX EQU CYREG_PRT1_AMUX
Pin_4__BIE EQU CYREG_PRT1_BIE
Pin_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_4__BYP EQU CYREG_PRT1_BYP
Pin_4__CTL EQU CYREG_PRT1_CTL
Pin_4__DM0 EQU CYREG_PRT1_DM0
Pin_4__DM1 EQU CYREG_PRT1_DM1
Pin_4__DM2 EQU CYREG_PRT1_DM2
Pin_4__DR EQU CYREG_PRT1_DR
Pin_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_4__MASK EQU 0x10
Pin_4__PORT EQU 1
Pin_4__PRT EQU CYREG_PRT1_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_4__PS EQU CYREG_PRT1_PS
Pin_4__SHIFT EQU 4
Pin_4__SLW EQU CYREG_PRT1_SLW

/* Pin_5 */
Pin_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_5__0__MASK EQU 0x04
Pin_5__0__PC EQU CYREG_PRT3_PC2
Pin_5__0__PORT EQU 3
Pin_5__0__SHIFT EQU 2
Pin_5__AG EQU CYREG_PRT3_AG
Pin_5__AMUX EQU CYREG_PRT3_AMUX
Pin_5__BIE EQU CYREG_PRT3_BIE
Pin_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_5__BYP EQU CYREG_PRT3_BYP
Pin_5__CTL EQU CYREG_PRT3_CTL
Pin_5__DM0 EQU CYREG_PRT3_DM0
Pin_5__DM1 EQU CYREG_PRT3_DM1
Pin_5__DM2 EQU CYREG_PRT3_DM2
Pin_5__DR EQU CYREG_PRT3_DR
Pin_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_5__MASK EQU 0x04
Pin_5__PORT EQU 3
Pin_5__PRT EQU CYREG_PRT3_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_5__PS EQU CYREG_PRT3_PS
Pin_5__SHIFT EQU 2
Pin_5__SLW EQU CYREG_PRT3_SLW

/* Pin_6 */
Pin_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT3_PC4
Pin_6__0__PORT EQU 3
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT3_AG
Pin_6__AMUX EQU CYREG_PRT3_AMUX
Pin_6__BIE EQU CYREG_PRT3_BIE
Pin_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_6__BYP EQU CYREG_PRT3_BYP
Pin_6__CTL EQU CYREG_PRT3_CTL
Pin_6__DM0 EQU CYREG_PRT3_DM0
Pin_6__DM1 EQU CYREG_PRT3_DM1
Pin_6__DM2 EQU CYREG_PRT3_DM2
Pin_6__DR EQU CYREG_PRT3_DR
Pin_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 3
Pin_6__PRT EQU CYREG_PRT3_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_6__PS EQU CYREG_PRT3_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT3_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
