// Seed: 52122060
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3, id_4 = id_4, id_5, id_6, id_7, id_8, id_9 = 1'b0;
  type_14
      id_10 (
          id_4,
          1,
          1
      ),
      id_11;
endmodule
`timescale 1ps / 1 ps
