project -fileorder "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/ecp5u.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/Simple_VGA_CRTC.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/TDMS_encoder.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/VGA.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/simple_uart.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/ADC_PLL/ADC_PLL.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/FleaFPGA_DSO.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/ddr_out/ddr_out.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/DVI_clkgen/DVI_clkgen.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/DVI_D.vhd" "C:/lscc/diamond/3.9_x64/examples/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd" 