#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 20 16:07:59 2024
# Process ID: 13256
# Current directory: C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.runs/synth_1/top_level.vds
# Journal file: C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.runs/synth_1\vivado.jou
# Running On: DESKTOP-3F1F5O6, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 17113 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 472.715 ; gain = 178.168
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1307.605 ; gain = 438.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:25]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:62]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_clock' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM_clock.vhd:6' bound to instance 'pwm_clocks' of component 'PWM_clock' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:91]
INFO: [Synth 8-638] synthesizing module 'PWM_clock' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM_clock.vhd:19]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_clock' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM_clock.vhd:19]
INFO: [Synth 8-3491] module 'display_driver' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:5' bound to instance 'driver_seg' of component 'display_driver' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:102]
INFO: [Synth 8-638] synthesizing module 'display_driver' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:17]
	Parameter PERIOD bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/clock_enable.vhd:6' bound to instance 'clk_en0' of component 'clock_enable' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:57]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter PERIOD bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter NBIT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'simple_counter' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/simple_counter.vhd:7' bound to instance 'bin_cnt0' of component 'simple_counter' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:67]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/simple_counter.vhd:21]
	Parameter NBIT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/simple_counter.vhd:21]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/bin2seg.vhd:6' bound to instance 'hex2seg' of component 'bin2seg' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:78]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/bin2seg.vhd:16]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 4 wide [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/bin2seg.vhd:28]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 2 wide and choice expression is 4 wide [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/bin2seg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/bin2seg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_driver' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/display_driver.vhd:17]
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM.vhd:7' bound to instance 'PWMko' of component 'PWM' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:125]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PWM' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/PWM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/sources_1/new/top_level.vhd:25]
WARNING: [Synth 8-3917] design top_level has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.371 ; gain = 546.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.371 ; gain = 546.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.371 ; gain = 546.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1415.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1514.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port AN[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |     2|
|4     |LUT2   |     9|
|5     |LUT3   |     2|
|6     |LUT4   |    12|
|7     |LUT5   |    39|
|8     |LUT6   |    13|
|9     |FDCE   |    33|
|10    |FDRE   |    41|
|11    |FDSE   |     3|
|12    |IBUF   |     9|
|13    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.898 ; gain = 645.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1514.898 ; gain = 546.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1514.898 ; gain = 645.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1514.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 26a3673f
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1514.898 ; gain = 1042.184
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1514.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bilek/Desktop/bpc-de1-project/PWM_ToneGenerator/Project.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 16:09:04 2024...
