// Seed: 1828430697
module module_0 (
    input supply0 id_0,
    output tri0 id_1
    , id_7,
    input wire id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5
);
  assign id_7[1] = id_5;
  tri0 id_8 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output wor id_2,
    output tri id_3,
    output logic id_4,
    output tri0 id_5,
    input uwire id_6,
    output uwire id_7
);
  always @('b0 > 1 - id_1) begin
    id_4 <= 1 ? (id_1) & id_1 : 1;
    id_0 <= id_1 != 1;
  end
  module_0(
      id_1, id_5, id_6, id_5, id_6, id_6
  );
endmodule
