Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 12:16:53 2022
| Host         : LAPTOP-9GFSE4KI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_P_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_P_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.149        0.000                      0                17391        0.021        0.000                      0                17391        4.020        0.000                       0                 16741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.149        0.000                      0                17391        0.021        0.000                      0                17391        4.020        0.000                       0                 16741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][93]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 5.073ns (57.383%)  route 3.768ns (42.617%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.598    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.932 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][95]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.932    md5_sec/state_out[1]_0[93]
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][93]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][93]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 5.052ns (57.281%)  route 3.768ns (42.718%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.598    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.911 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][95]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.911    md5_sec/state_out[1]_0[95]
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][95]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][95]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 4.978ns (56.920%)  route 3.768ns (43.080%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.598    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.837 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][95]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.837    md5_sec/state_out[1]_0[94]
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][94]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][94]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][92]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 4.962ns (56.841%)  route 3.768ns (43.159%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.598    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.821 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][95]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.821    md5_sec/state_out[1]_0[92]
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][92]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][92]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 4.959ns (56.826%)  route 3.768ns (43.174%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.818 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.818    md5_sec/state_out[1]_0[89]
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][89]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][89]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 4.938ns (56.722%)  route 3.768ns (43.278%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.797 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.797    md5_sec/state_out[1]_0[91]
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][91]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][91]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][90]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 4.864ns (56.351%)  route 3.768ns (43.649%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.723 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.723    md5_sec/state_out[1]_0[90]
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][90]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][90]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 4.848ns (56.270%)  route 3.768ns (43.730%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.484    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.707 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][91]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.707    md5_sec/state_out[1]_0[88]
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.424    14.795    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][88]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.062    15.081    md5_sec/messages[2].state_in_reg[2][88]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 4.845ns (56.255%)  route 3.768ns (43.745%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.704 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.704    md5_sec/state_out[1]_0[85]
    SLICE_X44Y78         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.423    14.794    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][85]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.062    15.080    md5_sec/messages[2].state_in_reg[2][85]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 md5_sec/messages[1].state_in_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[2].state_in_reg[2][87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 4.824ns (56.148%)  route 3.768ns (43.852%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.540     5.091    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  md5_sec/messages[1].state_in_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  md5_sec/messages[1].state_in_reg[1][66]/Q
                         net (fo=6, routed)           1.413     6.960    md5_sec/genblk1[1].md5_all/messages[1].state_in_reg[1][2]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.124     7.084 r  md5_sec/genblk1[1].md5_all/i_/O
                         net (fo=1, routed)           0.000     7.084    md5_sec/genblk1[1].md5_all/i__n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.482 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.482    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_6_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  md5_sec/genblk1[1].md5_all/i___14_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.596    md5_sec/genblk1[1].md5_all/i___14_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  md5_sec/genblk1[1].md5_all/i___14_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.710    md5_sec/genblk1[1].md5_all/i___14_i_2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  md5_sec/genblk1[1].md5_all/i___14_i_1/CO[3]
                         net (fo=2, routed)           1.005     8.829    md5_sec/genblk1[1].md5_all/i___14_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.409 r  md5_sec/genblk1[1].md5_all/i___17_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.409    md5_sec/genblk1[1].md5_all/i___17_i_3_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  md5_sec/genblk1[1].md5_all/i___17_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.523    md5_sec/genblk1[1].md5_all/i___17_i_2_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.794 r  md5_sec/genblk1[1].md5_all/i___17_i_1/CO[0]
                         net (fo=2, routed)           0.652    10.446    md5_sec/genblk1[1].md5_all/i___17_i_1_n_3
    SLICE_X45Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.275 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.275    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][71]_i_3_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.609 r  md5_sec/genblk1[1].md5_all/i___16_i_2/O[1]
                         net (fo=1, routed)           0.698    12.307    md5_sec/genblk1[1].md5_all/round_operation_return2[28]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.303    12.610 r  md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4/O
                         net (fo=1, routed)           0.000    12.610    md5_sec/genblk1[1].md5_all/messages[2].state_in[2][75]_i_4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.142 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.142    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][75]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.256 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.256    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][79]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.370 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.370    md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][83]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.683 r  md5_sec/genblk1[1].md5_all/messages[2].state_in_reg[2][87]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.683    md5_sec/state_out[1]_0[87]
    SLICE_X44Y78         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.423    14.794    md5_sec/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  md5_sec/messages[2].state_in_reg[2][87]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.062    15.080    md5_sec/messages[2].state_in_reg[2][87]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 md5_sec/messages[5].state_in_reg[5][59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[6].state_in_reg[6][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.222%)  route 0.168ns (56.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.549     1.462    md5_sec/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  md5_sec/messages[5].state_in_reg[5][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  md5_sec/messages[5].state_in_reg[5][59]/Q
                         net (fo=3, routed)           0.168     1.759    md5_sec/messages[5].state_in_reg_n_0_[5][59]
    SLICE_X35Y76         FDRE                                         r  md5_sec/messages[6].state_in_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.811     1.970    md5_sec/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  md5_sec/messages[6].state_in_reg[6][27]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.017     1.737    md5_sec/messages[6].state_in_reg[6][27]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 md5_sec/messages[15].state_in_reg[15][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[16].state_in_reg[16][37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.443%)  route 0.208ns (59.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.558     1.471    md5_sec/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  md5_sec/messages[15].state_in_reg[15][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  md5_sec/messages[15].state_in_reg[15][69]/Q
                         net (fo=6, routed)           0.208     1.820    md5_sec/messages[15].state_in_reg_n_0_[15][69]
    SLICE_X34Y89         FDRE                                         r  md5_sec/messages[16].state_in_reg[16][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.825     1.983    md5_sec/clk_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  md5_sec/messages[16].state_in_reg[16][37]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.064     1.797    md5_sec/messages[16].state_in_reg[16][37]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 md5_sec/messages[6].state_in_reg[6][75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[7].state_in_reg[7][43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.552%)  route 0.225ns (61.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.552     1.465    md5_sec/clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  md5_sec/messages[6].state_in_reg[6][75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  md5_sec/messages[6].state_in_reg[6][75]/Q
                         net (fo=5, routed)           0.225     1.831    md5_sec/messages[6].state_in_reg_n_0_[6][75]
    SLICE_X33Y69         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.817     1.976    md5_sec/clk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][43]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.076     1.802    md5_sec/messages[7].state_in_reg[7][43]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 md5_tst/messages[32].state_in_reg[32][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_tst/messages[33].state_in_reg[33][108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.130%)  route 0.173ns (53.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.639     1.553    md5_tst/clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  md5_tst/messages[32].state_in_reg[32][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.701 r  md5_tst/messages[32].state_in_reg[32][12]/Q
                         net (fo=3, routed)           0.173     1.874    md5_tst/messages[32].state_in_reg_n_0_[32][12]
    SLICE_X37Y106        FDRE                                         r  md5_tst/messages[33].state_in_reg[33][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.914     2.072    md5_tst/clk_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  md5_tst/messages[33].state_in_reg[33][108]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.023     1.842    md5_tst/messages[33].state_in_reg[33][108]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 md5_tst/messages[46].state_in_reg[46][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_tst/messages[47].state_in_reg[47][100]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.309%)  route 0.165ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.630     1.544    md5_tst/clk_IBUF_BUFG
    SLICE_X34Y121        FDRE                                         r  md5_tst/messages[46].state_in_reg[46][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)         0.148     1.692 r  md5_tst/messages[46].state_in_reg[46][4]/Q
                         net (fo=3, routed)           0.165     1.857    md5_tst/messages[46].state_in_reg_n_0_[46][4]
    SLICE_X39Y120        FDRE                                         r  md5_tst/messages[47].state_in_reg[47][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.903     2.061    md5_tst/clk_IBUF_BUFG
    SLICE_X39Y120        FDRE                                         r  md5_tst/messages[47].state_in_reg[47][100]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X39Y120        FDRE (Hold_fdre_C_D)         0.017     1.825    md5_tst/messages[47].state_in_reg[47][100]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 md5_sec/messages[55].state_in_reg[55][92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[56].state_in_reg[56][60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.827%)  route 0.186ns (53.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.639     1.553    md5_sec/clk_IBUF_BUFG
    SLICE_X38Y140        FDRE                                         r  md5_sec/messages[55].state_in_reg[55][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.164     1.717 r  md5_sec/messages[55].state_in_reg[55][92]/Q
                         net (fo=5, routed)           0.186     1.903    md5_sec/messages[55].state_in_reg_n_0_[55][92]
    SLICE_X30Y140        FDRE                                         r  md5_sec/messages[56].state_in_reg[56][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.913     2.071    md5_sec/clk_IBUF_BUFG
    SLICE_X30Y140        FDRE                                         r  md5_sec/messages[56].state_in_reg[56][60]/C
                         clock pessimism             -0.254     1.818    
    SLICE_X30Y140        FDRE (Hold_fdre_C_D)         0.053     1.871    md5_sec/messages[56].state_in_reg[56][60]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 md5_sec/messages[6].state_in_reg[6][95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[7].state_in_reg[7][63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.378%)  route 0.226ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.547     1.460    md5_sec/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  md5_sec/messages[6].state_in_reg[6][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  md5_sec/messages[6].state_in_reg[6][95]/Q
                         net (fo=3, routed)           0.226     1.828    md5_sec/messages[6].state_in_reg_n_0_[6][95]
    SLICE_X35Y74         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.811     1.969    md5_sec/clk_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][63]/C
                         clock pessimism             -0.250     1.719    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.076     1.795    md5_sec/messages[7].state_in_reg[7][63]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 md5_tst/messages[46].state_in_reg[46][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_tst/messages[47].state_in_reg[47][112]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.944%)  route 0.167ns (53.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.627     1.541    md5_tst/clk_IBUF_BUFG
    SLICE_X34Y124        FDRE                                         r  md5_tst/messages[46].state_in_reg[46][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.148     1.689 r  md5_tst/messages[46].state_in_reg[46][16]/Q
                         net (fo=3, routed)           0.167     1.856    md5_tst/messages[46].state_in_reg_n_0_[46][16]
    SLICE_X36Y123        FDRE                                         r  md5_tst/messages[47].state_in_reg[47][112]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.899     2.057    md5_tst/clk_IBUF_BUFG
    SLICE_X36Y123        FDRE                                         r  md5_tst/messages[47].state_in_reg[47][112]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.017     1.821    md5_tst/messages[47].state_in_reg[47][112]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 md5_sec/messages[10].state_in_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[11].state_in_reg[11][106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.480%)  route 0.225ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.552     1.465    md5_sec/clk_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  md5_sec/messages[10].state_in_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  md5_sec/messages[10].state_in_reg[10][10]/Q
                         net (fo=3, routed)           0.225     1.832    md5_sec/messages[10].state_in_reg_n_0_[10][10]
    SLICE_X38Y83         FDRE                                         r  md5_sec/messages[11].state_in_reg[11][106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.821     1.979    md5_sec/clk_IBUF_BUFG
    SLICE_X38Y83         FDRE                                         r  md5_sec/messages[11].state_in_reg[11][106]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.064     1.793    md5_sec/messages[11].state_in_reg[11][106]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 md5_sec/messages[6].state_in_reg[6][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_sec/messages[7].state_in_reg[7][47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.544%)  route 0.235ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.551     1.464    md5_sec/clk_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  md5_sec/messages[6].state_in_reg[6][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  md5_sec/messages[6].state_in_reg[6][79]/Q
                         net (fo=5, routed)           0.235     1.840    md5_sec/messages[6].state_in_reg_n_0_[6][79]
    SLICE_X33Y70         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.817     1.975    md5_sec/clk_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  md5_sec/messages[7].state_in_reg[7][47]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.076     1.801    md5_sec/messages[7].state_in_reg[7][47]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y132   FSM_sequential_P_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y128   FSM_sequential_P_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y121   ans2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y122   ans2_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y132   ans2_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y132   ans2_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y122   ans2_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y132   ans2_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y129   ans2_reg[19]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y94    md5_sec/messages[18].stage_message_reg[18][56]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y94    md5_sec/messages[18].stage_message_reg[18][56]_srl14/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y87    md5_sec/messages[18].stage_message_reg[18][57]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y87    md5_sec/messages[18].stage_message_reg[18][57]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][58]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][58]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][59]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][59]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   md5_sec/messages[40].stage_message_reg[40][56]_srl21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   md5_sec/messages[40].stage_message_reg[40][56]_srl21/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y94    md5_sec/messages[18].stage_message_reg[18][56]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y94    md5_sec/messages[18].stage_message_reg[18][56]_srl14/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y87    md5_sec/messages[18].stage_message_reg[18][57]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y87    md5_sec/messages[18].stage_message_reg[18][57]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][58]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][58]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][59]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y82    md5_sec/messages[18].stage_message_reg[18][59]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   md5_sec/messages[40].stage_message_reg[40][56]_srl21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   md5_sec/messages[40].stage_message_reg[40][56]_srl21/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            FSM_sequential_P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 1.661ns (26.642%)  route 4.574ns (73.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  usr_btn_IBUF[3]_inst/O
                         net (fo=2, routed)           3.663     5.200    usr_btn_IBUF[3]
    SLICE_X56Y128        LUT6 (Prop_lut6_I4_O)        0.124     5.324 r  FSM_sequential_P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.911     6.235    P_next__0[0]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            FSM_sequential_P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 0.349ns (15.574%)  route 1.894ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.514     1.818    usr_btn_IBUF[3]
    SLICE_X56Y128        LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  FSM_sequential_P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.380     2.243    P_next__0[0]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.389ns  (logic 4.405ns (35.556%)  route 7.984ns (64.444%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.295     7.088    lcd0/lcd_initialized_reg_n_0
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.150     7.238 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.689    13.927    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.737    17.664 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.664    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.057ns  (logic 4.402ns (36.505%)  route 7.656ns (63.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.268     7.061    lcd0/lcd_initialized_reg_n_0
    SLICE_X57Y131        LUT3 (Prop_lut3_I1_O)        0.150     7.211 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.387    13.599    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.734    17.332 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    17.332    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.899ns  (logic 4.175ns (35.090%)  route 7.723ns (64.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.354     7.147    lcd0/lcd_initialized_reg_n_0
    SLICE_X56Y126        LUT3 (Prop_lut3_I1_O)        0.124     7.271 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.369    13.640    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    17.174 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    17.174    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 4.371ns (37.929%)  route 7.153ns (62.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.976     6.769    lcd0/lcd_initialized_reg_n_0
    SLICE_X56Y126        LUT3 (Prop_lut3_I1_O)        0.116     6.885 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.177    13.062    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.737    16.799 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.799    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 4.178ns (36.588%)  route 7.242ns (63.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.295     7.088    lcd0/lcd_initialized_reg_n_0
    SLICE_X57Y129        LUT3 (Prop_lut3_I1_O)        0.124     7.212 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.946    13.159    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    16.695 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.695    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.198ns  (logic 4.160ns (37.149%)  route 7.038ns (62.851%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.723     5.275    lcd0/clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.518     5.793 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.268     7.061    lcd0/lcd_initialized_reg_n_0
    SLICE_X57Y131        LUT2 (Prop_lut2_I0_O)        0.124     7.185 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.769    12.955    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.518    16.472 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    16.472    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.143ns  (logic 4.244ns (38.086%)  route 6.899ns (61.914%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.719     5.271    lcd0/clk_IBUF_BUFG
    SLICE_X57Y126        FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.419     5.690 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           1.118     6.808    lcd0/init_d[1]
    SLICE_X56Y126        LUT3 (Prop_lut3_I2_O)        0.296     7.104 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.781    12.885    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.529    16.414 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.414    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 found_tmp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_P_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.631ns  (logic 0.744ns (20.491%)  route 2.887ns (79.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.724     5.276    clk_IBUF_BUFG
    SLICE_X57Y129        FDRE                                         r  found_tmp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.419     5.695 r  found_tmp2_reg/Q
                         net (fo=10, routed)          2.158     7.853    found_tmp2
    SLICE_X50Y122        LUT4 (Prop_lut4_I1_O)        0.325     8.178 r  FSM_sequential_P_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.729     8.907    P_next__0[1]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.258ns  (logic 0.718ns (22.040%)  route 2.540ns (77.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.728     5.280    clk_IBUF_BUFG
    SLICE_X57Y132        FDRE                                         r  FSM_sequential_P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.419     5.699 r  FSM_sequential_P_reg[0]/Q
                         net (fo=19, routed)          1.629     7.328    P[0]
    SLICE_X56Y128        LUT6 (Prop_lut6_I2_O)        0.299     7.627 r  FSM_sequential_P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.911     8.537    P_next__0[0]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_btn_level_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_P_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.209ns (26.487%)  route 0.580ns (73.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.634     1.548    clk_IBUF_BUFG
    SLICE_X56Y128        FDSE                                         r  prev_btn_level_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDSE (Prop_fdse_C_Q)         0.164     1.712 f  prev_btn_level_reg/Q
                         net (fo=1, routed)           0.200     1.912    prev_btn_level
    SLICE_X56Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  FSM_sequential_P_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.380     2.337    P_next__0[0]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_P_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.207ns (20.608%)  route 0.797ns (79.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.634     1.548    clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  FSM_sequential_P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE (Prop_fdre_C_Q)         0.164     1.712 r  FSM_sequential_P_reg[1]/Q
                         net (fo=30, routed)          0.534     2.246    P[1]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.043     2.289 r  FSM_sequential_P_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.263     2.552    P_next__0[1]
    SLICE_X50Y117        LDCE                                         r  FSM_sequential_P_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.849ns  (logic 1.439ns (37.382%)  route 2.410ns (62.618%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.632     1.546    lcd0/clk_IBUF_BUFG
    SLICE_X56Y126        FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.223     1.933    lcd0/text_d[1]
    SLICE_X56Y126        LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.187     4.165    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.230     5.395 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.395    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.894ns  (logic 1.405ns (36.075%)  route 2.489ns (63.925%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.637     1.551    lcd0/clk_IBUF_BUFG
    SLICE_X57Y131        FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.329     2.021    lcd0/text_rs_reg_n_0
    SLICE_X57Y131        LUT2 (Prop_lut2_I1_O)        0.045     2.066 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.160     4.226    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.219     5.445 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     5.445    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.913ns  (logic 1.423ns (36.373%)  route 2.490ns (63.627%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.637     1.551    lcd0/clk_IBUF_BUFG
    SLICE_X57Y131        FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.195     1.887    lcd0/text_d[2]
    SLICE_X57Y129        LUT3 (Prop_lut3_I0_O)        0.045     1.932 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.294     4.227    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     5.464 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.464    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.084ns  (logic 1.507ns (36.900%)  route 2.577ns (63.100%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.632     1.546    lcd0/clk_IBUF_BUFG
    SLICE_X56Y126        FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.163     1.873    lcd0/text_d[0]
    SLICE_X56Y126        LUT3 (Prop_lut3_I0_O)        0.043     1.916 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.414     4.330    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.300     5.630 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.630    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.099ns  (logic 1.443ns (35.203%)  route 2.656ns (64.797%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.632     1.546    lcd0/clk_IBUF_BUFG
    SLICE_X56Y126        FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.710 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.148     1.858    lcd0/text_e
    SLICE_X56Y126        LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.508     4.411    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     5.645 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.096ns  (logic 1.523ns (37.193%)  route 2.573ns (62.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.637     1.551    lcd0/clk_IBUF_BUFG
    SLICE_X57Y131        FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.128     1.679 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.085     1.764    lcd0/text_rw_reg_n_0
    SLICE_X57Y131        LUT3 (Prop_lut3_I0_O)        0.101     1.865 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.487     4.353    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.294     5.647 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     5.647    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.416ns  (logic 1.483ns (33.582%)  route 2.933ns (66.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.637     1.551    lcd0/clk_IBUF_BUFG
    SLICE_X57Y131        FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.279     1.971    lcd0/text_d[3]
    SLICE_X57Y129        LUT3 (Prop_lut3_I0_O)        0.044     2.015 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.654     4.669    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.298     5.967 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.967    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           752 Endpoints
Min Delay           752 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.782ns  (logic 1.638ns (12.812%)  route 11.144ns (87.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.299    12.782    md5_sec/rst0
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.782ns  (logic 1.638ns (12.812%)  route 11.144ns (87.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.299    12.782    md5_sec/rst0
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.782ns  (logic 1.638ns (12.812%)  route 11.144ns (87.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.299    12.782    md5_sec/rst0
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.782ns  (logic 1.638ns (12.812%)  route 11.144ns (87.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.299    12.782    md5_sec/rst0
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  md5_sec/tmp_digest_reg[27]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.772ns  (logic 1.638ns (12.822%)  route 11.134ns (87.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.289    12.772    md5_sec/rst0
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[28]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.772ns  (logic 1.638ns (12.822%)  route 11.134ns (87.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.289    12.772    md5_sec/rst0
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.772ns  (logic 1.638ns (12.822%)  route 11.134ns (87.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.289    12.772    md5_sec/rst0
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.772ns  (logic 1.638ns (12.822%)  route 11.134ns (87.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.289    12.772    md5_sec/rst0
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.681     5.052    md5_sec/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  md5_sec/tmp_digest_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.609ns  (logic 1.638ns (12.987%)  route 10.971ns (87.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.126    12.609    md5_sec/rst0
    SLICE_X4Y144         FDRE                                         r  md5_sec/tmp_digest_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.679     5.050    md5_sec/clk_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  md5_sec/tmp_digest_reg[44]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_sec/tmp_digest_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.609ns  (logic 1.638ns (12.987%)  route 10.971ns (87.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=82, routed)          4.845     6.359    md5_tst/E[0]
    SLICE_X57Y132        LUT1 (Prop_lut1_I0_O)        0.124     6.483 r  md5_tst/tmp_digest[127]_i_1/O
                         net (fo=492, routed)         6.126    12.609    md5_sec/rst0
    SLICE_X4Y144         FDRE                                         r  md5_sec/tmp_digest_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       1.679     5.050    md5_sec/clk_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  md5_sec/tmp_digest_reg[45]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_P_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.245ns (35.386%)  route 0.447ns (64.614%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        LDCE                         0.000     0.000 r  FSM_sequential_P_next_reg[1]/G
    SLICE_X50Y117        LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_P_next_reg[1]/Q
                         net (fo=3, routed)           0.447     0.692    P_next[1]
    SLICE_X56Y128        FDRE                                         r  FSM_sequential_P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.905     2.063    clk_IBUF_BUFG
    SLICE_X56Y128        FDRE                                         r  FSM_sequential_P_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_P_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            md5_tst/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.290ns (37.503%)  route 0.483ns (62.497%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        LDCE                         0.000     0.000 r  FSM_sequential_P_next_reg[1]/G
    SLICE_X50Y117        LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  FSM_sequential_P_next_reg[1]/Q
                         net (fo=3, routed)           0.381     0.626    md5_tst/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30_0[1]
    SLICE_X51Y131        LUT5 (Prop_lut5_I3_O)        0.045     0.671 r  md5_tst/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30_i_1__0/O
                         net (fo=1, routed)           0.102     0.773    md5_tst/new_message00_out
    SLICE_X52Y131        SRLC32E                                      r  md5_tst/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.908     2.066    md5_tst/clk_IBUF_BUFG
    SLICE_X52Y131        SRLC32E                                      r  md5_tst/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/CLK

Slack:                    inf
  Source:                 FSM_sequential_P_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.245ns (26.358%)  route 0.684ns (73.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        LDCE                         0.000     0.000 r  FSM_sequential_P_next_reg[0]/G
    SLICE_X50Y117        LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_P_next_reg[0]/Q
                         net (fo=3, routed)           0.684     0.929    P_next[0]
    SLICE_X57Y132        FDRE                                         r  FSM_sequential_P_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.909     2.067    clk_IBUF_BUFG
    SLICE_X57Y132        FDRE                                         r  FSM_sequential_P_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_P_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            md5_sec/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.290ns (24.821%)  route 0.878ns (75.179%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        LDCE                         0.000     0.000 r  FSM_sequential_P_next_reg[0]/G
    SLICE_X50Y117        LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  FSM_sequential_P_next_reg[0]/Q
                         net (fo=3, routed)           0.631     0.876    md5_sec/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30_0[0]
    SLICE_X56Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.921 r  md5_sec/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30_i_1/O
                         net (fo=1, routed)           0.247     1.168    md5_sec/new_message0
    SLICE_X52Y131        SRLC32E                                      r  md5_sec/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.908     2.066    md5_sec/clk_IBUF_BUFG
    SLICE_X52Y131        SRLC32E                                      r  md5_sec/stage_valid_reg[32]_srl32___md5_tst_stage_valid_reg_r_30/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.281ns (20.701%)  route 1.077ns (79.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.077     1.358    md5_tst/E[0]
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.910     2.068    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.281ns (20.701%)  route 1.077ns (79.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.077     1.358    md5_tst/E[0]
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.910     2.068    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.281ns (20.701%)  route 1.077ns (79.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.077     1.358    md5_tst/E[0]
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.910     2.068    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.281ns (20.701%)  route 1.077ns (79.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.077     1.358    md5_tst/E[0]
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.910     2.068    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y116        FDRE                                         r  md5_tst/value_reg[32]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.281ns (18.917%)  route 1.205ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.205     1.486    md5_tst/E[0]
    SLICE_X57Y117        FDRE                                         r  md5_tst/value_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.909     2.067    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y117        FDRE                                         r  md5_tst/value_reg[34]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            md5_tst/value_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.281ns (18.917%)  route 1.205ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=82, routed)          1.205     1.486    md5_tst/E[0]
    SLICE_X57Y117        FDRE                                         r  md5_tst/value_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=16740, routed)       0.909     2.067    md5_tst/clk_IBUF_BUFG
    SLICE_X57Y117        FDRE                                         r  md5_tst/value_reg[43]/C





