// Seed: 1465526950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0
    , id_7,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5
);
  wire id_8;
  wire id_9;
  assign id_7 = id_1;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9
  );
  wire id_11;
  wire id_12;
endmodule
