===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.2537 seconds

  ----Wall Time----  ----Name----
    4.2276 ( 12.0%)  FIR Parser
   18.1343 ( 51.4%)  'firrtl.circuit' Pipeline
    1.5008 (  4.3%)    'firrtl.module' Pipeline
    1.3396 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1612 (  0.5%)      LowerCHIRRTLPass
    0.1081 (  0.3%)    InferWidths
    0.8498 (  2.4%)    InferResets
    0.0220 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0976 (  0.3%)    WireDFT
    0.1037 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8426 (  2.4%)    LowerFIRRTLTypes
    7.3054 ( 20.7%)    'firrtl.module' Pipeline
    0.8695 (  2.5%)      ExpandWhens
    0.0241 (  0.1%)      RemoveResets
    5.9895 ( 17.0%)      Canonicalizer
    0.4222 (  1.2%)      InferReadWrite
    0.6325 (  1.8%)    Inliner
    1.1972 (  3.4%)    IMConstProp
    0.0359 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0349 (  0.1%)    BlackBoxReader
    0.0349 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.5102 ( 12.8%)    'firrtl.module' Pipeline
    4.5102 ( 12.8%)      Canonicalizer
    0.4751 (  1.3%)    RemoveUnusedPorts
    0.0349 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4762 (  1.4%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9211 ( 11.1%)  LowerFIRRTLToHW
    0.0345 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.1120 ( 14.5%)  'hw.module' Pipeline
    0.9636 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5386 (  7.2%)    Canonicalizer
    0.7214 (  2.0%)    HWCleanup
    0.0821 (  0.2%)    HWLegalizeModules
    0.8062 (  2.3%)    PrettifyVerilog
    3.8558 ( 10.9%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   35.2537 (100.0%)  Total

{
  totalTime: 35.285,
  maxMemory: 742817792
}
