Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 01:19:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 4.669ns (53.418%)  route 4.072ns (46.582%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.714 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.714    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 4.360ns (50.056%)  route 4.350ns (49.944%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.683 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.683    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[127]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.574ns (52.906%)  route 4.072ns (47.094%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.619 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.619    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 4.558ns (52.819%)  route 4.072ns (47.181%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.602 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.602    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.555ns (52.802%)  route 4.072ns (47.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.599 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.599    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y36         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.265ns (49.505%)  route 4.350ns (50.495%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.588 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.588    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[128]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 4.534ns (52.687%)  route 4.072ns (47.313%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.578    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y36         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 4.249ns (49.411%)  route 4.350ns (50.589%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[126]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 4.246ns (49.394%)  route 4.350ns (50.606%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.569 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.569    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[123]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 4.225ns (49.270%)  route 4.350ns (50.730%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.548 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.548    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[125]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  1.403    




