// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv1d,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=82,HLS_SYN_FF=28009,HLS_SYN_LUT=29238,HLS_VERSION=2019_2}" *)

module conv1d (
        ap_clk,
        ap_rst_n,
        m_axi_IN_r_AWVALID,
        m_axi_IN_r_AWREADY,
        m_axi_IN_r_AWADDR,
        m_axi_IN_r_AWID,
        m_axi_IN_r_AWLEN,
        m_axi_IN_r_AWSIZE,
        m_axi_IN_r_AWBURST,
        m_axi_IN_r_AWLOCK,
        m_axi_IN_r_AWCACHE,
        m_axi_IN_r_AWPROT,
        m_axi_IN_r_AWQOS,
        m_axi_IN_r_AWREGION,
        m_axi_IN_r_AWUSER,
        m_axi_IN_r_WVALID,
        m_axi_IN_r_WREADY,
        m_axi_IN_r_WDATA,
        m_axi_IN_r_WSTRB,
        m_axi_IN_r_WLAST,
        m_axi_IN_r_WID,
        m_axi_IN_r_WUSER,
        m_axi_IN_r_ARVALID,
        m_axi_IN_r_ARREADY,
        m_axi_IN_r_ARADDR,
        m_axi_IN_r_ARID,
        m_axi_IN_r_ARLEN,
        m_axi_IN_r_ARSIZE,
        m_axi_IN_r_ARBURST,
        m_axi_IN_r_ARLOCK,
        m_axi_IN_r_ARCACHE,
        m_axi_IN_r_ARPROT,
        m_axi_IN_r_ARQOS,
        m_axi_IN_r_ARREGION,
        m_axi_IN_r_ARUSER,
        m_axi_IN_r_RVALID,
        m_axi_IN_r_RREADY,
        m_axi_IN_r_RDATA,
        m_axi_IN_r_RLAST,
        m_axi_IN_r_RID,
        m_axi_IN_r_RUSER,
        m_axi_IN_r_RRESP,
        m_axi_IN_r_BVALID,
        m_axi_IN_r_BREADY,
        m_axi_IN_r_BRESP,
        m_axi_IN_r_BID,
        m_axi_IN_r_BUSER,
        m_axi_W_AWVALID,
        m_axi_W_AWREADY,
        m_axi_W_AWADDR,
        m_axi_W_AWID,
        m_axi_W_AWLEN,
        m_axi_W_AWSIZE,
        m_axi_W_AWBURST,
        m_axi_W_AWLOCK,
        m_axi_W_AWCACHE,
        m_axi_W_AWPROT,
        m_axi_W_AWQOS,
        m_axi_W_AWREGION,
        m_axi_W_AWUSER,
        m_axi_W_WVALID,
        m_axi_W_WREADY,
        m_axi_W_WDATA,
        m_axi_W_WSTRB,
        m_axi_W_WLAST,
        m_axi_W_WID,
        m_axi_W_WUSER,
        m_axi_W_ARVALID,
        m_axi_W_ARREADY,
        m_axi_W_ARADDR,
        m_axi_W_ARID,
        m_axi_W_ARLEN,
        m_axi_W_ARSIZE,
        m_axi_W_ARBURST,
        m_axi_W_ARLOCK,
        m_axi_W_ARCACHE,
        m_axi_W_ARPROT,
        m_axi_W_ARQOS,
        m_axi_W_ARREGION,
        m_axi_W_ARUSER,
        m_axi_W_RVALID,
        m_axi_W_RREADY,
        m_axi_W_RDATA,
        m_axi_W_RLAST,
        m_axi_W_RID,
        m_axi_W_RUSER,
        m_axi_W_RRESP,
        m_axi_W_BVALID,
        m_axi_W_BREADY,
        m_axi_W_BRESP,
        m_axi_W_BID,
        m_axi_W_BUSER,
        m_axi_B_AWVALID,
        m_axi_B_AWREADY,
        m_axi_B_AWADDR,
        m_axi_B_AWID,
        m_axi_B_AWLEN,
        m_axi_B_AWSIZE,
        m_axi_B_AWBURST,
        m_axi_B_AWLOCK,
        m_axi_B_AWCACHE,
        m_axi_B_AWPROT,
        m_axi_B_AWQOS,
        m_axi_B_AWREGION,
        m_axi_B_AWUSER,
        m_axi_B_WVALID,
        m_axi_B_WREADY,
        m_axi_B_WDATA,
        m_axi_B_WSTRB,
        m_axi_B_WLAST,
        m_axi_B_WID,
        m_axi_B_WUSER,
        m_axi_B_ARVALID,
        m_axi_B_ARREADY,
        m_axi_B_ARADDR,
        m_axi_B_ARID,
        m_axi_B_ARLEN,
        m_axi_B_ARSIZE,
        m_axi_B_ARBURST,
        m_axi_B_ARLOCK,
        m_axi_B_ARCACHE,
        m_axi_B_ARPROT,
        m_axi_B_ARQOS,
        m_axi_B_ARREGION,
        m_axi_B_ARUSER,
        m_axi_B_RVALID,
        m_axi_B_RREADY,
        m_axi_B_RDATA,
        m_axi_B_RLAST,
        m_axi_B_RID,
        m_axi_B_RUSER,
        m_axi_B_RRESP,
        m_axi_B_BVALID,
        m_axi_B_BREADY,
        m_axi_B_BRESP,
        m_axi_B_BID,
        m_axi_B_BUSER,
        m_axi_OUT_r_AWVALID,
        m_axi_OUT_r_AWREADY,
        m_axi_OUT_r_AWADDR,
        m_axi_OUT_r_AWID,
        m_axi_OUT_r_AWLEN,
        m_axi_OUT_r_AWSIZE,
        m_axi_OUT_r_AWBURST,
        m_axi_OUT_r_AWLOCK,
        m_axi_OUT_r_AWCACHE,
        m_axi_OUT_r_AWPROT,
        m_axi_OUT_r_AWQOS,
        m_axi_OUT_r_AWREGION,
        m_axi_OUT_r_AWUSER,
        m_axi_OUT_r_WVALID,
        m_axi_OUT_r_WREADY,
        m_axi_OUT_r_WDATA,
        m_axi_OUT_r_WSTRB,
        m_axi_OUT_r_WLAST,
        m_axi_OUT_r_WID,
        m_axi_OUT_r_WUSER,
        m_axi_OUT_r_ARVALID,
        m_axi_OUT_r_ARREADY,
        m_axi_OUT_r_ARADDR,
        m_axi_OUT_r_ARID,
        m_axi_OUT_r_ARLEN,
        m_axi_OUT_r_ARSIZE,
        m_axi_OUT_r_ARBURST,
        m_axi_OUT_r_ARLOCK,
        m_axi_OUT_r_ARCACHE,
        m_axi_OUT_r_ARPROT,
        m_axi_OUT_r_ARQOS,
        m_axi_OUT_r_ARREGION,
        m_axi_OUT_r_ARUSER,
        m_axi_OUT_r_RVALID,
        m_axi_OUT_r_RREADY,
        m_axi_OUT_r_RDATA,
        m_axi_OUT_r_RLAST,
        m_axi_OUT_r_RID,
        m_axi_OUT_r_RUSER,
        m_axi_OUT_r_RRESP,
        m_axi_OUT_r_BVALID,
        m_axi_OUT_r_BREADY,
        m_axi_OUT_r_BRESP,
        m_axi_OUT_r_BID,
        m_axi_OUT_r_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_pp0_stage0 = 15'd256;
parameter    ap_ST_fsm_state12 = 15'd512;
parameter    ap_ST_fsm_state13 = 15'd1024;
parameter    ap_ST_fsm_state14 = 15'd2048;
parameter    ap_ST_fsm_state15 = 15'd4096;
parameter    ap_ST_fsm_state16 = 15'd8192;
parameter    ap_ST_fsm_state17 = 15'd16384;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_IN_R_ID_WIDTH = 1;
parameter    C_M_AXI_IN_R_ADDR_WIDTH = 32;
parameter    C_M_AXI_IN_R_DATA_WIDTH = 32;
parameter    C_M_AXI_IN_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_IN_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_IN_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_IN_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_IN_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_IN_R_USER_VALUE = 0;
parameter    C_M_AXI_IN_R_PROT_VALUE = 0;
parameter    C_M_AXI_IN_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_W_ID_WIDTH = 1;
parameter    C_M_AXI_W_ADDR_WIDTH = 32;
parameter    C_M_AXI_W_DATA_WIDTH = 32;
parameter    C_M_AXI_W_AWUSER_WIDTH = 1;
parameter    C_M_AXI_W_ARUSER_WIDTH = 1;
parameter    C_M_AXI_W_WUSER_WIDTH = 1;
parameter    C_M_AXI_W_RUSER_WIDTH = 1;
parameter    C_M_AXI_W_BUSER_WIDTH = 1;
parameter    C_M_AXI_W_USER_VALUE = 0;
parameter    C_M_AXI_W_PROT_VALUE = 0;
parameter    C_M_AXI_W_CACHE_VALUE = 3;
parameter    C_M_AXI_B_ID_WIDTH = 1;
parameter    C_M_AXI_B_ADDR_WIDTH = 32;
parameter    C_M_AXI_B_DATA_WIDTH = 32;
parameter    C_M_AXI_B_AWUSER_WIDTH = 1;
parameter    C_M_AXI_B_ARUSER_WIDTH = 1;
parameter    C_M_AXI_B_WUSER_WIDTH = 1;
parameter    C_M_AXI_B_RUSER_WIDTH = 1;
parameter    C_M_AXI_B_BUSER_WIDTH = 1;
parameter    C_M_AXI_B_USER_VALUE = 0;
parameter    C_M_AXI_B_PROT_VALUE = 0;
parameter    C_M_AXI_B_CACHE_VALUE = 3;
parameter    C_M_AXI_OUT_R_ID_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ADDR_WIDTH = 32;
parameter    C_M_AXI_OUT_R_DATA_WIDTH = 32;
parameter    C_M_AXI_OUT_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_USER_VALUE = 0;
parameter    C_M_AXI_OUT_R_PROT_VALUE = 0;
parameter    C_M_AXI_OUT_R_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_IN_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_W_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_B_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_OUT_R_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_IN_r_AWVALID;
input   m_axi_IN_r_AWREADY;
output  [C_M_AXI_IN_R_ADDR_WIDTH - 1:0] m_axi_IN_r_AWADDR;
output  [C_M_AXI_IN_R_ID_WIDTH - 1:0] m_axi_IN_r_AWID;
output  [7:0] m_axi_IN_r_AWLEN;
output  [2:0] m_axi_IN_r_AWSIZE;
output  [1:0] m_axi_IN_r_AWBURST;
output  [1:0] m_axi_IN_r_AWLOCK;
output  [3:0] m_axi_IN_r_AWCACHE;
output  [2:0] m_axi_IN_r_AWPROT;
output  [3:0] m_axi_IN_r_AWQOS;
output  [3:0] m_axi_IN_r_AWREGION;
output  [C_M_AXI_IN_R_AWUSER_WIDTH - 1:0] m_axi_IN_r_AWUSER;
output   m_axi_IN_r_WVALID;
input   m_axi_IN_r_WREADY;
output  [C_M_AXI_IN_R_DATA_WIDTH - 1:0] m_axi_IN_r_WDATA;
output  [C_M_AXI_IN_R_WSTRB_WIDTH - 1:0] m_axi_IN_r_WSTRB;
output   m_axi_IN_r_WLAST;
output  [C_M_AXI_IN_R_ID_WIDTH - 1:0] m_axi_IN_r_WID;
output  [C_M_AXI_IN_R_WUSER_WIDTH - 1:0] m_axi_IN_r_WUSER;
output   m_axi_IN_r_ARVALID;
input   m_axi_IN_r_ARREADY;
output  [C_M_AXI_IN_R_ADDR_WIDTH - 1:0] m_axi_IN_r_ARADDR;
output  [C_M_AXI_IN_R_ID_WIDTH - 1:0] m_axi_IN_r_ARID;
output  [7:0] m_axi_IN_r_ARLEN;
output  [2:0] m_axi_IN_r_ARSIZE;
output  [1:0] m_axi_IN_r_ARBURST;
output  [1:0] m_axi_IN_r_ARLOCK;
output  [3:0] m_axi_IN_r_ARCACHE;
output  [2:0] m_axi_IN_r_ARPROT;
output  [3:0] m_axi_IN_r_ARQOS;
output  [3:0] m_axi_IN_r_ARREGION;
output  [C_M_AXI_IN_R_ARUSER_WIDTH - 1:0] m_axi_IN_r_ARUSER;
input   m_axi_IN_r_RVALID;
output   m_axi_IN_r_RREADY;
input  [C_M_AXI_IN_R_DATA_WIDTH - 1:0] m_axi_IN_r_RDATA;
input   m_axi_IN_r_RLAST;
input  [C_M_AXI_IN_R_ID_WIDTH - 1:0] m_axi_IN_r_RID;
input  [C_M_AXI_IN_R_RUSER_WIDTH - 1:0] m_axi_IN_r_RUSER;
input  [1:0] m_axi_IN_r_RRESP;
input   m_axi_IN_r_BVALID;
output   m_axi_IN_r_BREADY;
input  [1:0] m_axi_IN_r_BRESP;
input  [C_M_AXI_IN_R_ID_WIDTH - 1:0] m_axi_IN_r_BID;
input  [C_M_AXI_IN_R_BUSER_WIDTH - 1:0] m_axi_IN_r_BUSER;
output   m_axi_W_AWVALID;
input   m_axi_W_AWREADY;
output  [C_M_AXI_W_ADDR_WIDTH - 1:0] m_axi_W_AWADDR;
output  [C_M_AXI_W_ID_WIDTH - 1:0] m_axi_W_AWID;
output  [7:0] m_axi_W_AWLEN;
output  [2:0] m_axi_W_AWSIZE;
output  [1:0] m_axi_W_AWBURST;
output  [1:0] m_axi_W_AWLOCK;
output  [3:0] m_axi_W_AWCACHE;
output  [2:0] m_axi_W_AWPROT;
output  [3:0] m_axi_W_AWQOS;
output  [3:0] m_axi_W_AWREGION;
output  [C_M_AXI_W_AWUSER_WIDTH - 1:0] m_axi_W_AWUSER;
output   m_axi_W_WVALID;
input   m_axi_W_WREADY;
output  [C_M_AXI_W_DATA_WIDTH - 1:0] m_axi_W_WDATA;
output  [C_M_AXI_W_WSTRB_WIDTH - 1:0] m_axi_W_WSTRB;
output   m_axi_W_WLAST;
output  [C_M_AXI_W_ID_WIDTH - 1:0] m_axi_W_WID;
output  [C_M_AXI_W_WUSER_WIDTH - 1:0] m_axi_W_WUSER;
output   m_axi_W_ARVALID;
input   m_axi_W_ARREADY;
output  [C_M_AXI_W_ADDR_WIDTH - 1:0] m_axi_W_ARADDR;
output  [C_M_AXI_W_ID_WIDTH - 1:0] m_axi_W_ARID;
output  [7:0] m_axi_W_ARLEN;
output  [2:0] m_axi_W_ARSIZE;
output  [1:0] m_axi_W_ARBURST;
output  [1:0] m_axi_W_ARLOCK;
output  [3:0] m_axi_W_ARCACHE;
output  [2:0] m_axi_W_ARPROT;
output  [3:0] m_axi_W_ARQOS;
output  [3:0] m_axi_W_ARREGION;
output  [C_M_AXI_W_ARUSER_WIDTH - 1:0] m_axi_W_ARUSER;
input   m_axi_W_RVALID;
output   m_axi_W_RREADY;
input  [C_M_AXI_W_DATA_WIDTH - 1:0] m_axi_W_RDATA;
input   m_axi_W_RLAST;
input  [C_M_AXI_W_ID_WIDTH - 1:0] m_axi_W_RID;
input  [C_M_AXI_W_RUSER_WIDTH - 1:0] m_axi_W_RUSER;
input  [1:0] m_axi_W_RRESP;
input   m_axi_W_BVALID;
output   m_axi_W_BREADY;
input  [1:0] m_axi_W_BRESP;
input  [C_M_AXI_W_ID_WIDTH - 1:0] m_axi_W_BID;
input  [C_M_AXI_W_BUSER_WIDTH - 1:0] m_axi_W_BUSER;
output   m_axi_B_AWVALID;
input   m_axi_B_AWREADY;
output  [C_M_AXI_B_ADDR_WIDTH - 1:0] m_axi_B_AWADDR;
output  [C_M_AXI_B_ID_WIDTH - 1:0] m_axi_B_AWID;
output  [7:0] m_axi_B_AWLEN;
output  [2:0] m_axi_B_AWSIZE;
output  [1:0] m_axi_B_AWBURST;
output  [1:0] m_axi_B_AWLOCK;
output  [3:0] m_axi_B_AWCACHE;
output  [2:0] m_axi_B_AWPROT;
output  [3:0] m_axi_B_AWQOS;
output  [3:0] m_axi_B_AWREGION;
output  [C_M_AXI_B_AWUSER_WIDTH - 1:0] m_axi_B_AWUSER;
output   m_axi_B_WVALID;
input   m_axi_B_WREADY;
output  [C_M_AXI_B_DATA_WIDTH - 1:0] m_axi_B_WDATA;
output  [C_M_AXI_B_WSTRB_WIDTH - 1:0] m_axi_B_WSTRB;
output   m_axi_B_WLAST;
output  [C_M_AXI_B_ID_WIDTH - 1:0] m_axi_B_WID;
output  [C_M_AXI_B_WUSER_WIDTH - 1:0] m_axi_B_WUSER;
output   m_axi_B_ARVALID;
input   m_axi_B_ARREADY;
output  [C_M_AXI_B_ADDR_WIDTH - 1:0] m_axi_B_ARADDR;
output  [C_M_AXI_B_ID_WIDTH - 1:0] m_axi_B_ARID;
output  [7:0] m_axi_B_ARLEN;
output  [2:0] m_axi_B_ARSIZE;
output  [1:0] m_axi_B_ARBURST;
output  [1:0] m_axi_B_ARLOCK;
output  [3:0] m_axi_B_ARCACHE;
output  [2:0] m_axi_B_ARPROT;
output  [3:0] m_axi_B_ARQOS;
output  [3:0] m_axi_B_ARREGION;
output  [C_M_AXI_B_ARUSER_WIDTH - 1:0] m_axi_B_ARUSER;
input   m_axi_B_RVALID;
output   m_axi_B_RREADY;
input  [C_M_AXI_B_DATA_WIDTH - 1:0] m_axi_B_RDATA;
input   m_axi_B_RLAST;
input  [C_M_AXI_B_ID_WIDTH - 1:0] m_axi_B_RID;
input  [C_M_AXI_B_RUSER_WIDTH - 1:0] m_axi_B_RUSER;
input  [1:0] m_axi_B_RRESP;
input   m_axi_B_BVALID;
output   m_axi_B_BREADY;
input  [1:0] m_axi_B_BRESP;
input  [C_M_AXI_B_ID_WIDTH - 1:0] m_axi_B_BID;
input  [C_M_AXI_B_BUSER_WIDTH - 1:0] m_axi_B_BUSER;
output   m_axi_OUT_r_AWVALID;
input   m_axi_OUT_r_AWREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_AWADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_AWID;
output  [7:0] m_axi_OUT_r_AWLEN;
output  [2:0] m_axi_OUT_r_AWSIZE;
output  [1:0] m_axi_OUT_r_AWBURST;
output  [1:0] m_axi_OUT_r_AWLOCK;
output  [3:0] m_axi_OUT_r_AWCACHE;
output  [2:0] m_axi_OUT_r_AWPROT;
output  [3:0] m_axi_OUT_r_AWQOS;
output  [3:0] m_axi_OUT_r_AWREGION;
output  [C_M_AXI_OUT_R_AWUSER_WIDTH - 1:0] m_axi_OUT_r_AWUSER;
output   m_axi_OUT_r_WVALID;
input   m_axi_OUT_r_WREADY;
output  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_WDATA;
output  [C_M_AXI_OUT_R_WSTRB_WIDTH - 1:0] m_axi_OUT_r_WSTRB;
output   m_axi_OUT_r_WLAST;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_WID;
output  [C_M_AXI_OUT_R_WUSER_WIDTH - 1:0] m_axi_OUT_r_WUSER;
output   m_axi_OUT_r_ARVALID;
input   m_axi_OUT_r_ARREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_ARADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_ARID;
output  [7:0] m_axi_OUT_r_ARLEN;
output  [2:0] m_axi_OUT_r_ARSIZE;
output  [1:0] m_axi_OUT_r_ARBURST;
output  [1:0] m_axi_OUT_r_ARLOCK;
output  [3:0] m_axi_OUT_r_ARCACHE;
output  [2:0] m_axi_OUT_r_ARPROT;
output  [3:0] m_axi_OUT_r_ARQOS;
output  [3:0] m_axi_OUT_r_ARREGION;
output  [C_M_AXI_OUT_R_ARUSER_WIDTH - 1:0] m_axi_OUT_r_ARUSER;
input   m_axi_OUT_r_RVALID;
output   m_axi_OUT_r_RREADY;
input  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_RDATA;
input   m_axi_OUT_r_RLAST;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_RID;
input  [C_M_AXI_OUT_R_RUSER_WIDTH - 1:0] m_axi_OUT_r_RUSER;
input  [1:0] m_axi_OUT_r_RRESP;
input   m_axi_OUT_r_BVALID;
output   m_axi_OUT_r_BREADY;
input  [1:0] m_axi_OUT_r_BRESP;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_BID;
input  [C_M_AXI_OUT_R_BUSER_WIDTH - 1:0] m_axi_OUT_r_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] in_V;
wire   [31:0] weight_V;
wire   [31:0] bias_V;
wire   [31:0] out_V;
wire   [31:0] ch_in;
wire   [31:0] ch_out;
wire   [31:0] size;
wire   [31:0] pool;
reg    B_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    B_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    IN_r_AWREADY;
wire    IN_r_WREADY;
reg    IN_r_ARVALID;
wire    IN_r_ARREADY;
wire    IN_r_RVALID;
reg    IN_r_RREADY;
wire   [15:0] IN_r_RDATA;
wire    IN_r_RLAST;
wire   [0:0] IN_r_RID;
wire   [0:0] IN_r_RUSER;
wire   [1:0] IN_r_RRESP;
wire    IN_r_BVALID;
wire   [1:0] IN_r_BRESP;
wire   [0:0] IN_r_BID;
wire   [0:0] IN_r_BUSER;
wire    W_AWREADY;
wire    W_WREADY;
reg    W_ARVALID;
wire    W_ARREADY;
wire    W_RVALID;
reg    W_RREADY;
wire   [15:0] W_RDATA;
wire    W_RLAST;
wire   [0:0] W_RID;
wire   [0:0] W_RUSER;
wire   [1:0] W_RRESP;
wire    W_BVALID;
wire   [1:0] W_BRESP;
wire   [0:0] W_BID;
wire   [0:0] W_BUSER;
wire    B_AWREADY;
wire    B_WREADY;
reg    B_ARVALID;
wire    B_ARREADY;
wire   [31:0] B_ARLEN;
wire    B_RVALID;
reg    B_RREADY;
wire   [15:0] B_RDATA;
wire    B_RLAST;
wire   [0:0] B_RID;
wire   [0:0] B_RUSER;
wire   [1:0] B_RRESP;
wire    B_BVALID;
wire   [1:0] B_BRESP;
wire   [0:0] B_BID;
wire   [0:0] B_BUSER;
reg    OUT_r_AWVALID;
wire    OUT_r_AWREADY;
reg    OUT_r_WVALID;
wire    OUT_r_WREADY;
wire    OUT_r_ARREADY;
wire    OUT_r_RVALID;
wire   [15:0] OUT_r_RDATA;
wire    OUT_r_RLAST;
wire   [0:0] OUT_r_RID;
wire   [0:0] OUT_r_RUSER;
wire   [1:0] OUT_r_RRESP;
wire    OUT_r_BVALID;
reg    OUT_r_BREADY;
wire   [1:0] OUT_r_BRESP;
wire   [0:0] OUT_r_BID;
wire   [0:0] OUT_r_BUSER;
reg   [30:0] phi_ln165_reg_609;
reg   [31:0] pool_read_reg_949;
reg   [31:0] size_read_reg_954;
reg   [31:0] ch_out_read_reg_961;
reg   [31:0] ch_in_read_reg_967;
reg   [30:0] out_V7_reg_972;
reg   [31:0] B_addr_reg_977;
reg   [30:0] weight_V3_reg_983;
reg   [30:0] in_V1_reg_988;
wire   [30:0] trunc_ln165_fu_801_p1;
reg   [30:0] trunc_ln165_reg_993;
wire   [0:0] icmp_ln165_fu_809_p2;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] add_ln165_fu_814_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [26:0] tmp_5_reg_1013;
reg   [26:0] tmp_5_reg_1013_pp0_iter1_reg;
wire   [3:0] trunc_ln165_1_fu_830_p1;
reg   [3:0] trunc_ln165_1_reg_1018;
reg   [3:0] trunc_ln165_1_reg_1018_pp0_iter1_reg;
reg   [15:0] B_addr_read_reg_1022;
wire   [31:0] m_fu_870_p3;
reg   [31:0] m_reg_1042;
wire    ap_CS_fsm_state14;
wire   [31:0] p_fu_878_p3;
reg   [31:0] p_reg_1051;
wire  signed [29:0] sext_ln175_fu_944_p1;
reg  signed [29:0] sext_ln175_reg_1060;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] buff_out1_0_V_address0;
reg    buff_out1_0_V_ce0;
reg    buff_out1_0_V_we0;
wire   [15:0] buff_out1_0_V_q0;
reg   [7:0] buff_out1_0_V_address1;
reg    buff_out1_0_V_ce1;
reg    buff_out1_0_V_we1;
wire   [15:0] buff_out1_0_V_q1;
reg   [7:0] buff_out1_1_V_address0;
reg    buff_out1_1_V_ce0;
reg    buff_out1_1_V_we0;
wire   [15:0] buff_out1_1_V_q0;
reg   [7:0] buff_out1_1_V_address1;
reg    buff_out1_1_V_ce1;
reg    buff_out1_1_V_we1;
wire   [15:0] buff_out1_1_V_q1;
reg   [7:0] buff_out1_2_V_address0;
reg    buff_out1_2_V_ce0;
reg    buff_out1_2_V_we0;
wire   [15:0] buff_out1_2_V_q0;
reg   [7:0] buff_out1_2_V_address1;
reg    buff_out1_2_V_ce1;
reg    buff_out1_2_V_we1;
wire   [15:0] buff_out1_2_V_q1;
reg   [7:0] buff_out1_3_V_address0;
reg    buff_out1_3_V_ce0;
reg    buff_out1_3_V_we0;
wire   [15:0] buff_out1_3_V_q0;
reg   [7:0] buff_out1_3_V_address1;
reg    buff_out1_3_V_ce1;
reg    buff_out1_3_V_we1;
wire   [15:0] buff_out1_3_V_q1;
reg   [7:0] buff_out1_4_V_address0;
reg    buff_out1_4_V_ce0;
reg    buff_out1_4_V_we0;
wire   [15:0] buff_out1_4_V_q0;
reg   [7:0] buff_out1_4_V_address1;
reg    buff_out1_4_V_ce1;
reg    buff_out1_4_V_we1;
wire   [15:0] buff_out1_4_V_q1;
reg   [7:0] buff_out1_5_V_address0;
reg    buff_out1_5_V_ce0;
reg    buff_out1_5_V_we0;
wire   [15:0] buff_out1_5_V_q0;
reg   [7:0] buff_out1_5_V_address1;
reg    buff_out1_5_V_ce1;
reg    buff_out1_5_V_we1;
wire   [15:0] buff_out1_5_V_q1;
reg   [7:0] buff_out1_6_V_address0;
reg    buff_out1_6_V_ce0;
reg    buff_out1_6_V_we0;
wire   [15:0] buff_out1_6_V_q0;
reg   [7:0] buff_out1_6_V_address1;
reg    buff_out1_6_V_ce1;
reg    buff_out1_6_V_we1;
wire   [15:0] buff_out1_6_V_q1;
reg   [7:0] buff_out1_7_V_address0;
reg    buff_out1_7_V_ce0;
reg    buff_out1_7_V_we0;
wire   [15:0] buff_out1_7_V_q0;
reg   [7:0] buff_out1_7_V_address1;
reg    buff_out1_7_V_ce1;
reg    buff_out1_7_V_we1;
wire   [15:0] buff_out1_7_V_q1;
reg   [7:0] buff_out1_8_V_address0;
reg    buff_out1_8_V_ce0;
reg    buff_out1_8_V_we0;
wire   [15:0] buff_out1_8_V_q0;
reg   [7:0] buff_out1_8_V_address1;
reg    buff_out1_8_V_ce1;
reg    buff_out1_8_V_we1;
wire   [15:0] buff_out1_8_V_q1;
reg   [7:0] buff_out1_9_V_address0;
reg    buff_out1_9_V_ce0;
reg    buff_out1_9_V_we0;
wire   [15:0] buff_out1_9_V_q0;
reg   [7:0] buff_out1_9_V_address1;
reg    buff_out1_9_V_ce1;
reg    buff_out1_9_V_we1;
wire   [15:0] buff_out1_9_V_q1;
reg   [7:0] buff_out1_10_V_address0;
reg    buff_out1_10_V_ce0;
reg    buff_out1_10_V_we0;
wire   [15:0] buff_out1_10_V_q0;
reg   [7:0] buff_out1_10_V_address1;
reg    buff_out1_10_V_ce1;
reg    buff_out1_10_V_we1;
wire   [15:0] buff_out1_10_V_q1;
reg   [7:0] buff_out1_11_V_address0;
reg    buff_out1_11_V_ce0;
reg    buff_out1_11_V_we0;
wire   [15:0] buff_out1_11_V_q0;
reg   [7:0] buff_out1_11_V_address1;
reg    buff_out1_11_V_ce1;
reg    buff_out1_11_V_we1;
wire   [15:0] buff_out1_11_V_q1;
reg   [7:0] buff_out1_12_V_address0;
reg    buff_out1_12_V_ce0;
reg    buff_out1_12_V_we0;
wire   [15:0] buff_out1_12_V_q0;
reg   [7:0] buff_out1_12_V_address1;
reg    buff_out1_12_V_ce1;
reg    buff_out1_12_V_we1;
wire   [15:0] buff_out1_12_V_q1;
reg   [7:0] buff_out1_13_V_address0;
reg    buff_out1_13_V_ce0;
reg    buff_out1_13_V_we0;
wire   [15:0] buff_out1_13_V_q0;
reg   [7:0] buff_out1_13_V_address1;
reg    buff_out1_13_V_ce1;
reg    buff_out1_13_V_we1;
wire   [15:0] buff_out1_13_V_q1;
reg   [7:0] buff_out1_14_V_address0;
reg    buff_out1_14_V_ce0;
reg    buff_out1_14_V_we0;
wire   [15:0] buff_out1_14_V_q0;
reg   [7:0] buff_out1_14_V_address1;
reg    buff_out1_14_V_ce1;
reg    buff_out1_14_V_we1;
wire   [15:0] buff_out1_14_V_q1;
reg   [7:0] buff_out1_15_V_address0;
reg    buff_out1_15_V_ce0;
reg    buff_out1_15_V_we0;
wire   [15:0] buff_out1_15_V_q0;
reg   [7:0] buff_out1_15_V_address1;
reg    buff_out1_15_V_ce1;
reg    buff_out1_15_V_we1;
wire   [15:0] buff_out1_15_V_q1;
reg   [7:0] buff_out2_0_V_address0;
reg    buff_out2_0_V_ce0;
reg    buff_out2_0_V_we0;
wire   [15:0] buff_out2_0_V_q0;
reg   [7:0] buff_out2_0_V_address1;
reg    buff_out2_0_V_ce1;
reg    buff_out2_0_V_we1;
wire   [15:0] buff_out2_0_V_q1;
reg   [7:0] buff_out2_1_V_address0;
reg    buff_out2_1_V_ce0;
reg    buff_out2_1_V_we0;
wire   [15:0] buff_out2_1_V_q0;
reg   [7:0] buff_out2_1_V_address1;
reg    buff_out2_1_V_ce1;
reg    buff_out2_1_V_we1;
wire   [15:0] buff_out2_1_V_q1;
reg   [7:0] buff_out2_2_V_address0;
reg    buff_out2_2_V_ce0;
reg    buff_out2_2_V_we0;
wire   [15:0] buff_out2_2_V_q0;
reg   [7:0] buff_out2_2_V_address1;
reg    buff_out2_2_V_ce1;
reg    buff_out2_2_V_we1;
wire   [15:0] buff_out2_2_V_q1;
reg   [7:0] buff_out2_3_V_address0;
reg    buff_out2_3_V_ce0;
reg    buff_out2_3_V_we0;
wire   [15:0] buff_out2_3_V_q0;
reg   [7:0] buff_out2_3_V_address1;
reg    buff_out2_3_V_ce1;
reg    buff_out2_3_V_we1;
wire   [15:0] buff_out2_3_V_q1;
reg   [7:0] buff_out2_4_V_address0;
reg    buff_out2_4_V_ce0;
reg    buff_out2_4_V_we0;
wire   [15:0] buff_out2_4_V_q0;
reg   [7:0] buff_out2_4_V_address1;
reg    buff_out2_4_V_ce1;
reg    buff_out2_4_V_we1;
wire   [15:0] buff_out2_4_V_q1;
reg   [7:0] buff_out2_5_V_address0;
reg    buff_out2_5_V_ce0;
reg    buff_out2_5_V_we0;
wire   [15:0] buff_out2_5_V_q0;
reg   [7:0] buff_out2_5_V_address1;
reg    buff_out2_5_V_ce1;
reg    buff_out2_5_V_we1;
wire   [15:0] buff_out2_5_V_q1;
reg   [7:0] buff_out2_6_V_address0;
reg    buff_out2_6_V_ce0;
reg    buff_out2_6_V_we0;
wire   [15:0] buff_out2_6_V_q0;
reg   [7:0] buff_out2_6_V_address1;
reg    buff_out2_6_V_ce1;
reg    buff_out2_6_V_we1;
wire   [15:0] buff_out2_6_V_q1;
reg   [7:0] buff_out2_7_V_address0;
reg    buff_out2_7_V_ce0;
reg    buff_out2_7_V_we0;
wire   [15:0] buff_out2_7_V_q0;
reg   [7:0] buff_out2_7_V_address1;
reg    buff_out2_7_V_ce1;
reg    buff_out2_7_V_we1;
wire   [15:0] buff_out2_7_V_q1;
reg   [7:0] buff_out2_8_V_address0;
reg    buff_out2_8_V_ce0;
reg    buff_out2_8_V_we0;
wire   [15:0] buff_out2_8_V_q0;
reg   [7:0] buff_out2_8_V_address1;
reg    buff_out2_8_V_ce1;
reg    buff_out2_8_V_we1;
wire   [15:0] buff_out2_8_V_q1;
reg   [7:0] buff_out2_9_V_address0;
reg    buff_out2_9_V_ce0;
reg    buff_out2_9_V_we0;
wire   [15:0] buff_out2_9_V_q0;
reg   [7:0] buff_out2_9_V_address1;
reg    buff_out2_9_V_ce1;
reg    buff_out2_9_V_we1;
wire   [15:0] buff_out2_9_V_q1;
reg   [7:0] buff_out2_10_V_address0;
reg    buff_out2_10_V_ce0;
reg    buff_out2_10_V_we0;
wire   [15:0] buff_out2_10_V_q0;
reg   [7:0] buff_out2_10_V_address1;
reg    buff_out2_10_V_ce1;
reg    buff_out2_10_V_we1;
wire   [15:0] buff_out2_10_V_q1;
reg   [7:0] buff_out2_11_V_address0;
reg    buff_out2_11_V_ce0;
reg    buff_out2_11_V_we0;
wire   [15:0] buff_out2_11_V_q0;
reg   [7:0] buff_out2_11_V_address1;
reg    buff_out2_11_V_ce1;
reg    buff_out2_11_V_we1;
wire   [15:0] buff_out2_11_V_q1;
reg   [7:0] buff_out2_12_V_address0;
reg    buff_out2_12_V_ce0;
reg    buff_out2_12_V_we0;
wire   [15:0] buff_out2_12_V_q0;
reg   [7:0] buff_out2_12_V_address1;
reg    buff_out2_12_V_ce1;
reg    buff_out2_12_V_we1;
wire   [15:0] buff_out2_12_V_q1;
reg   [7:0] buff_out2_13_V_address0;
reg    buff_out2_13_V_ce0;
reg    buff_out2_13_V_we0;
wire   [15:0] buff_out2_13_V_q0;
reg   [7:0] buff_out2_13_V_address1;
reg    buff_out2_13_V_ce1;
reg    buff_out2_13_V_we1;
wire   [15:0] buff_out2_13_V_q1;
reg   [7:0] buff_out2_14_V_address0;
reg    buff_out2_14_V_ce0;
reg    buff_out2_14_V_we0;
wire   [15:0] buff_out2_14_V_q0;
reg   [7:0] buff_out2_14_V_address1;
reg    buff_out2_14_V_ce1;
reg    buff_out2_14_V_we1;
wire   [15:0] buff_out2_14_V_q1;
reg   [7:0] buff_out2_15_V_address0;
reg    buff_out2_15_V_ce0;
reg    buff_out2_15_V_we0;
wire   [15:0] buff_out2_15_V_q0;
reg   [7:0] buff_out2_15_V_address1;
reg    buff_out2_15_V_ce1;
reg    buff_out2_15_V_we1;
wire   [15:0] buff_out2_15_V_q1;
reg   [5:0] bias_buff_0_V_address0;
reg    bias_buff_0_V_ce0;
reg    bias_buff_0_V_we0;
wire   [15:0] bias_buff_0_V_q0;
reg   [5:0] bias_buff_1_V_address0;
reg    bias_buff_1_V_ce0;
reg    bias_buff_1_V_we0;
wire   [15:0] bias_buff_1_V_q0;
reg   [5:0] bias_buff_2_V_address0;
reg    bias_buff_2_V_ce0;
reg    bias_buff_2_V_we0;
wire   [15:0] bias_buff_2_V_q0;
reg   [5:0] bias_buff_3_V_address0;
reg    bias_buff_3_V_ce0;
reg    bias_buff_3_V_we0;
wire   [15:0] bias_buff_3_V_q0;
reg   [5:0] bias_buff_4_V_address0;
reg    bias_buff_4_V_ce0;
reg    bias_buff_4_V_we0;
wire   [15:0] bias_buff_4_V_q0;
reg   [5:0] bias_buff_5_V_address0;
reg    bias_buff_5_V_ce0;
reg    bias_buff_5_V_we0;
wire   [15:0] bias_buff_5_V_q0;
reg   [5:0] bias_buff_6_V_address0;
reg    bias_buff_6_V_ce0;
reg    bias_buff_6_V_we0;
wire   [15:0] bias_buff_6_V_q0;
reg   [5:0] bias_buff_7_V_address0;
reg    bias_buff_7_V_ce0;
reg    bias_buff_7_V_we0;
wire   [15:0] bias_buff_7_V_q0;
reg   [5:0] bias_buff_8_V_address0;
reg    bias_buff_8_V_ce0;
reg    bias_buff_8_V_we0;
wire   [15:0] bias_buff_8_V_q0;
reg   [5:0] bias_buff_9_V_address0;
reg    bias_buff_9_V_ce0;
reg    bias_buff_9_V_we0;
wire   [15:0] bias_buff_9_V_q0;
reg   [5:0] bias_buff_10_V_address0;
reg    bias_buff_10_V_ce0;
reg    bias_buff_10_V_we0;
wire   [15:0] bias_buff_10_V_q0;
reg   [5:0] bias_buff_11_V_address0;
reg    bias_buff_11_V_ce0;
reg    bias_buff_11_V_we0;
wire   [15:0] bias_buff_11_V_q0;
reg   [5:0] bias_buff_12_V_address0;
reg    bias_buff_12_V_ce0;
reg    bias_buff_12_V_we0;
wire   [15:0] bias_buff_12_V_q0;
reg   [5:0] bias_buff_13_V_address0;
reg    bias_buff_13_V_ce0;
reg    bias_buff_13_V_we0;
wire   [15:0] bias_buff_13_V_q0;
reg   [5:0] bias_buff_14_V_address0;
reg    bias_buff_14_V_ce0;
reg    bias_buff_14_V_we0;
wire   [15:0] bias_buff_14_V_q0;
reg   [5:0] bias_buff_15_V_address0;
reg    bias_buff_15_V_ce0;
reg    bias_buff_15_V_we0;
wire   [15:0] bias_buff_15_V_q0;
wire    grp_compute_output_fu_669_ap_start;
wire    grp_compute_output_fu_669_ap_done;
wire    grp_compute_output_fu_669_ap_idle;
wire    grp_compute_output_fu_669_ap_ready;
wire    grp_compute_output_fu_669_m_axi_in_V_AWVALID;
wire   [31:0] grp_compute_output_fu_669_m_axi_in_V_AWADDR;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_AWID;
wire   [31:0] grp_compute_output_fu_669_m_axi_in_V_AWLEN;
wire   [2:0] grp_compute_output_fu_669_m_axi_in_V_AWSIZE;
wire   [1:0] grp_compute_output_fu_669_m_axi_in_V_AWBURST;
wire   [1:0] grp_compute_output_fu_669_m_axi_in_V_AWLOCK;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_AWCACHE;
wire   [2:0] grp_compute_output_fu_669_m_axi_in_V_AWPROT;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_AWQOS;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_AWREGION;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_AWUSER;
wire    grp_compute_output_fu_669_m_axi_in_V_WVALID;
wire   [15:0] grp_compute_output_fu_669_m_axi_in_V_WDATA;
wire   [1:0] grp_compute_output_fu_669_m_axi_in_V_WSTRB;
wire    grp_compute_output_fu_669_m_axi_in_V_WLAST;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_WID;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_WUSER;
wire    grp_compute_output_fu_669_m_axi_in_V_ARVALID;
wire   [31:0] grp_compute_output_fu_669_m_axi_in_V_ARADDR;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_ARID;
wire   [31:0] grp_compute_output_fu_669_m_axi_in_V_ARLEN;
wire   [2:0] grp_compute_output_fu_669_m_axi_in_V_ARSIZE;
wire   [1:0] grp_compute_output_fu_669_m_axi_in_V_ARBURST;
wire   [1:0] grp_compute_output_fu_669_m_axi_in_V_ARLOCK;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_ARCACHE;
wire   [2:0] grp_compute_output_fu_669_m_axi_in_V_ARPROT;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_ARQOS;
wire   [3:0] grp_compute_output_fu_669_m_axi_in_V_ARREGION;
wire   [0:0] grp_compute_output_fu_669_m_axi_in_V_ARUSER;
wire    grp_compute_output_fu_669_m_axi_in_V_RREADY;
wire    grp_compute_output_fu_669_m_axi_in_V_BREADY;
wire    grp_compute_output_fu_669_m_axi_weight_V_AWVALID;
wire   [31:0] grp_compute_output_fu_669_m_axi_weight_V_AWADDR;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_AWID;
wire   [31:0] grp_compute_output_fu_669_m_axi_weight_V_AWLEN;
wire   [2:0] grp_compute_output_fu_669_m_axi_weight_V_AWSIZE;
wire   [1:0] grp_compute_output_fu_669_m_axi_weight_V_AWBURST;
wire   [1:0] grp_compute_output_fu_669_m_axi_weight_V_AWLOCK;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_AWCACHE;
wire   [2:0] grp_compute_output_fu_669_m_axi_weight_V_AWPROT;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_AWQOS;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_AWREGION;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_AWUSER;
wire    grp_compute_output_fu_669_m_axi_weight_V_WVALID;
wire   [15:0] grp_compute_output_fu_669_m_axi_weight_V_WDATA;
wire   [1:0] grp_compute_output_fu_669_m_axi_weight_V_WSTRB;
wire    grp_compute_output_fu_669_m_axi_weight_V_WLAST;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_WID;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_WUSER;
wire    grp_compute_output_fu_669_m_axi_weight_V_ARVALID;
wire   [31:0] grp_compute_output_fu_669_m_axi_weight_V_ARADDR;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_ARID;
wire   [31:0] grp_compute_output_fu_669_m_axi_weight_V_ARLEN;
wire   [2:0] grp_compute_output_fu_669_m_axi_weight_V_ARSIZE;
wire   [1:0] grp_compute_output_fu_669_m_axi_weight_V_ARBURST;
wire   [1:0] grp_compute_output_fu_669_m_axi_weight_V_ARLOCK;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_ARCACHE;
wire   [2:0] grp_compute_output_fu_669_m_axi_weight_V_ARPROT;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_ARQOS;
wire   [3:0] grp_compute_output_fu_669_m_axi_weight_V_ARREGION;
wire   [0:0] grp_compute_output_fu_669_m_axi_weight_V_ARUSER;
wire    grp_compute_output_fu_669_m_axi_weight_V_RREADY;
wire    grp_compute_output_fu_669_m_axi_weight_V_BREADY;
wire   [7:0] grp_compute_output_fu_669_buff_out_0_V_address0;
wire    grp_compute_output_fu_669_buff_out_0_V_ce0;
wire    grp_compute_output_fu_669_buff_out_0_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_0_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_0_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_0_V_address1;
wire    grp_compute_output_fu_669_buff_out_0_V_ce1;
wire    grp_compute_output_fu_669_buff_out_0_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_0_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_1_V_address0;
wire    grp_compute_output_fu_669_buff_out_1_V_ce0;
wire    grp_compute_output_fu_669_buff_out_1_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_1_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_1_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_1_V_address1;
wire    grp_compute_output_fu_669_buff_out_1_V_ce1;
wire    grp_compute_output_fu_669_buff_out_1_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_1_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_2_V_address0;
wire    grp_compute_output_fu_669_buff_out_2_V_ce0;
wire    grp_compute_output_fu_669_buff_out_2_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_2_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_2_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_2_V_address1;
wire    grp_compute_output_fu_669_buff_out_2_V_ce1;
wire    grp_compute_output_fu_669_buff_out_2_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_2_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_3_V_address0;
wire    grp_compute_output_fu_669_buff_out_3_V_ce0;
wire    grp_compute_output_fu_669_buff_out_3_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_3_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_3_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_3_V_address1;
wire    grp_compute_output_fu_669_buff_out_3_V_ce1;
wire    grp_compute_output_fu_669_buff_out_3_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_3_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_4_V_address0;
wire    grp_compute_output_fu_669_buff_out_4_V_ce0;
wire    grp_compute_output_fu_669_buff_out_4_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_4_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_4_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_4_V_address1;
wire    grp_compute_output_fu_669_buff_out_4_V_ce1;
wire    grp_compute_output_fu_669_buff_out_4_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_4_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_5_V_address0;
wire    grp_compute_output_fu_669_buff_out_5_V_ce0;
wire    grp_compute_output_fu_669_buff_out_5_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_5_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_5_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_5_V_address1;
wire    grp_compute_output_fu_669_buff_out_5_V_ce1;
wire    grp_compute_output_fu_669_buff_out_5_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_5_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_6_V_address0;
wire    grp_compute_output_fu_669_buff_out_6_V_ce0;
wire    grp_compute_output_fu_669_buff_out_6_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_6_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_6_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_6_V_address1;
wire    grp_compute_output_fu_669_buff_out_6_V_ce1;
wire    grp_compute_output_fu_669_buff_out_6_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_6_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_7_V_address0;
wire    grp_compute_output_fu_669_buff_out_7_V_ce0;
wire    grp_compute_output_fu_669_buff_out_7_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_7_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_7_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_7_V_address1;
wire    grp_compute_output_fu_669_buff_out_7_V_ce1;
wire    grp_compute_output_fu_669_buff_out_7_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_7_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_8_V_address0;
wire    grp_compute_output_fu_669_buff_out_8_V_ce0;
wire    grp_compute_output_fu_669_buff_out_8_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_8_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_8_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_8_V_address1;
wire    grp_compute_output_fu_669_buff_out_8_V_ce1;
wire    grp_compute_output_fu_669_buff_out_8_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_8_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_9_V_address0;
wire    grp_compute_output_fu_669_buff_out_9_V_ce0;
wire    grp_compute_output_fu_669_buff_out_9_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_9_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_9_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_9_V_address1;
wire    grp_compute_output_fu_669_buff_out_9_V_ce1;
wire    grp_compute_output_fu_669_buff_out_9_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_9_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_10_V_address0;
wire    grp_compute_output_fu_669_buff_out_10_V_ce0;
wire    grp_compute_output_fu_669_buff_out_10_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_10_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_10_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_10_V_address1;
wire    grp_compute_output_fu_669_buff_out_10_V_ce1;
wire    grp_compute_output_fu_669_buff_out_10_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_10_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_11_V_address0;
wire    grp_compute_output_fu_669_buff_out_11_V_ce0;
wire    grp_compute_output_fu_669_buff_out_11_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_11_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_11_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_11_V_address1;
wire    grp_compute_output_fu_669_buff_out_11_V_ce1;
wire    grp_compute_output_fu_669_buff_out_11_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_11_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_12_V_address0;
wire    grp_compute_output_fu_669_buff_out_12_V_ce0;
wire    grp_compute_output_fu_669_buff_out_12_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_12_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_12_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_12_V_address1;
wire    grp_compute_output_fu_669_buff_out_12_V_ce1;
wire    grp_compute_output_fu_669_buff_out_12_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_12_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_13_V_address0;
wire    grp_compute_output_fu_669_buff_out_13_V_ce0;
wire    grp_compute_output_fu_669_buff_out_13_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_13_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_13_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_13_V_address1;
wire    grp_compute_output_fu_669_buff_out_13_V_ce1;
wire    grp_compute_output_fu_669_buff_out_13_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_13_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_14_V_address0;
wire    grp_compute_output_fu_669_buff_out_14_V_ce0;
wire    grp_compute_output_fu_669_buff_out_14_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_14_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_14_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_14_V_address1;
wire    grp_compute_output_fu_669_buff_out_14_V_ce1;
wire    grp_compute_output_fu_669_buff_out_14_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_14_V_d1;
wire   [7:0] grp_compute_output_fu_669_buff_out_15_V_address0;
wire    grp_compute_output_fu_669_buff_out_15_V_ce0;
wire    grp_compute_output_fu_669_buff_out_15_V_we0;
wire   [15:0] grp_compute_output_fu_669_buff_out_15_V_d0;
reg   [15:0] grp_compute_output_fu_669_buff_out_15_V_q0;
wire   [7:0] grp_compute_output_fu_669_buff_out_15_V_address1;
wire    grp_compute_output_fu_669_buff_out_15_V_ce1;
wire    grp_compute_output_fu_669_buff_out_15_V_we1;
wire   [15:0] grp_compute_output_fu_669_buff_out_15_V_d1;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V_address0;
wire    grp_compute_output_fu_669_bias_buff_V_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V16_address0;
wire    grp_compute_output_fu_669_bias_buff_V16_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V17_address0;
wire    grp_compute_output_fu_669_bias_buff_V17_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V18_address0;
wire    grp_compute_output_fu_669_bias_buff_V18_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V19_address0;
wire    grp_compute_output_fu_669_bias_buff_V19_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V20_address0;
wire    grp_compute_output_fu_669_bias_buff_V20_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V21_address0;
wire    grp_compute_output_fu_669_bias_buff_V21_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V22_address0;
wire    grp_compute_output_fu_669_bias_buff_V22_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V23_address0;
wire    grp_compute_output_fu_669_bias_buff_V23_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V24_address0;
wire    grp_compute_output_fu_669_bias_buff_V24_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V25_address0;
wire    grp_compute_output_fu_669_bias_buff_V25_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V26_address0;
wire    grp_compute_output_fu_669_bias_buff_V26_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V27_address0;
wire    grp_compute_output_fu_669_bias_buff_V27_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V28_address0;
wire    grp_compute_output_fu_669_bias_buff_V28_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V29_address0;
wire    grp_compute_output_fu_669_bias_buff_V29_ce0;
wire   [5:0] grp_compute_output_fu_669_bias_buff_V30_address0;
wire    grp_compute_output_fu_669_bias_buff_V30_ce0;
reg   [29:0] grp_compute_output_fu_669_bias_buff_V_offset;
reg   [31:0] grp_compute_output_fu_669_m;
reg   [31:0] grp_compute_output_fu_669_p;
wire    grp_write_back_fu_719_ap_start;
wire    grp_write_back_fu_719_ap_done;
wire    grp_write_back_fu_719_ap_idle;
wire    grp_write_back_fu_719_ap_ready;
wire    grp_write_back_fu_719_m_axi_out_V_AWVALID;
wire   [31:0] grp_write_back_fu_719_m_axi_out_V_AWADDR;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_AWID;
wire   [31:0] grp_write_back_fu_719_m_axi_out_V_AWLEN;
wire   [2:0] grp_write_back_fu_719_m_axi_out_V_AWSIZE;
wire   [1:0] grp_write_back_fu_719_m_axi_out_V_AWBURST;
wire   [1:0] grp_write_back_fu_719_m_axi_out_V_AWLOCK;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_AWCACHE;
wire   [2:0] grp_write_back_fu_719_m_axi_out_V_AWPROT;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_AWQOS;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_AWREGION;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_AWUSER;
wire    grp_write_back_fu_719_m_axi_out_V_WVALID;
wire   [15:0] grp_write_back_fu_719_m_axi_out_V_WDATA;
wire   [1:0] grp_write_back_fu_719_m_axi_out_V_WSTRB;
wire    grp_write_back_fu_719_m_axi_out_V_WLAST;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_WID;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_WUSER;
wire    grp_write_back_fu_719_m_axi_out_V_ARVALID;
wire   [31:0] grp_write_back_fu_719_m_axi_out_V_ARADDR;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_ARID;
wire   [31:0] grp_write_back_fu_719_m_axi_out_V_ARLEN;
wire   [2:0] grp_write_back_fu_719_m_axi_out_V_ARSIZE;
wire   [1:0] grp_write_back_fu_719_m_axi_out_V_ARBURST;
wire   [1:0] grp_write_back_fu_719_m_axi_out_V_ARLOCK;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_ARCACHE;
wire   [2:0] grp_write_back_fu_719_m_axi_out_V_ARPROT;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_ARQOS;
wire   [3:0] grp_write_back_fu_719_m_axi_out_V_ARREGION;
wire   [0:0] grp_write_back_fu_719_m_axi_out_V_ARUSER;
wire    grp_write_back_fu_719_m_axi_out_V_RREADY;
wire    grp_write_back_fu_719_m_axi_out_V_BREADY;
wire   [7:0] grp_write_back_fu_719_buff_out_0_V_address0;
wire    grp_write_back_fu_719_buff_out_0_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_0_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_0_V_address1;
wire    grp_write_back_fu_719_buff_out_0_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_0_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_1_V_address0;
wire    grp_write_back_fu_719_buff_out_1_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_1_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_1_V_address1;
wire    grp_write_back_fu_719_buff_out_1_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_1_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_2_V_address0;
wire    grp_write_back_fu_719_buff_out_2_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_2_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_2_V_address1;
wire    grp_write_back_fu_719_buff_out_2_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_2_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_3_V_address0;
wire    grp_write_back_fu_719_buff_out_3_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_3_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_3_V_address1;
wire    grp_write_back_fu_719_buff_out_3_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_3_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_4_V_address0;
wire    grp_write_back_fu_719_buff_out_4_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_4_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_4_V_address1;
wire    grp_write_back_fu_719_buff_out_4_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_4_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_5_V_address0;
wire    grp_write_back_fu_719_buff_out_5_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_5_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_5_V_address1;
wire    grp_write_back_fu_719_buff_out_5_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_5_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_6_V_address0;
wire    grp_write_back_fu_719_buff_out_6_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_6_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_6_V_address1;
wire    grp_write_back_fu_719_buff_out_6_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_6_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_7_V_address0;
wire    grp_write_back_fu_719_buff_out_7_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_7_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_7_V_address1;
wire    grp_write_back_fu_719_buff_out_7_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_7_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_8_V_address0;
wire    grp_write_back_fu_719_buff_out_8_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_8_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_8_V_address1;
wire    grp_write_back_fu_719_buff_out_8_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_8_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_9_V_address0;
wire    grp_write_back_fu_719_buff_out_9_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_9_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_9_V_address1;
wire    grp_write_back_fu_719_buff_out_9_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_9_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_10_V_address0;
wire    grp_write_back_fu_719_buff_out_10_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_10_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_10_V_address1;
wire    grp_write_back_fu_719_buff_out_10_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_10_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_11_V_address0;
wire    grp_write_back_fu_719_buff_out_11_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_11_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_11_V_address1;
wire    grp_write_back_fu_719_buff_out_11_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_11_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_12_V_address0;
wire    grp_write_back_fu_719_buff_out_12_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_12_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_12_V_address1;
wire    grp_write_back_fu_719_buff_out_12_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_12_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_13_V_address0;
wire    grp_write_back_fu_719_buff_out_13_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_13_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_13_V_address1;
wire    grp_write_back_fu_719_buff_out_13_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_13_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_14_V_address0;
wire    grp_write_back_fu_719_buff_out_14_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_14_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_14_V_address1;
wire    grp_write_back_fu_719_buff_out_14_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_14_V_q1;
wire   [7:0] grp_write_back_fu_719_buff_out_15_V_address0;
wire    grp_write_back_fu_719_buff_out_15_V_ce0;
reg   [15:0] grp_write_back_fu_719_buff_out_15_V_q0;
wire   [7:0] grp_write_back_fu_719_buff_out_15_V_address1;
wire    grp_write_back_fu_719_buff_out_15_V_ce1;
reg   [15:0] grp_write_back_fu_719_buff_out_15_V_q1;
reg   [31:0] p_assign_reg_620;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state16;
reg   [0:0] pp_0_reg_644;
reg    ap_block_state16_on_subcall_done;
reg   [31:0] m_assign_reg_632;
wire   [0:0] ap_phi_mux_pp_0_phi_fu_648_p4;
reg   [0:0] ap_phi_mux_pp_1_phi_fu_660_p4;
reg    grp_compute_output_fu_669_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_write_back_fu_719_ap_start_reg;
wire   [0:0] icmp_ln171_fu_886_p2;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln165_1_fu_834_p1;
wire   [63:0] empty_fu_771_p1;
wire   [30:0] bias_V5_fu_761_p4;
wire   [31:0] add_ln129_fu_853_p2;
wire   [0:0] icmp_ln129_fu_859_p2;
wire   [31:0] add_ln130_fu_864_p2;
wire   [31:0] sub_ln175_fu_898_p2;
wire   [27:0] tmp_6_fu_903_p4;
wire   [28:0] zext_ln175_fu_913_p1;
wire   [27:0] tmp_7_fu_923_p4;
wire   [0:0] tmp_8_fu_891_p3;
wire   [28:0] sub_ln175_1_fu_917_p2;
wire   [28:0] zext_ln175_1_fu_932_p1;
wire   [28:0] select_ln175_fu_936_p3;
reg    ap_block_state17_on_subcall_done;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_compute_output_fu_669_ap_start_reg = 1'b0;
#0 grp_write_back_fu_719_ap_start_reg = 1'b0;
end

conv1d_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
conv1d_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .in_V(in_V),
    .weight_V(weight_V),
    .bias_V(bias_V),
    .out_V(out_V),
    .ch_in(ch_in),
    .ch_out(ch_out),
    .size(size),
    .pool(pool)
);

conv1d_IN_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_IN_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_IN_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_IN_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_IN_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_IN_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_IN_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_IN_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_IN_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_IN_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_IN_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_IN_R_CACHE_VALUE ))
conv1d_IN_r_m_axi_U(
    .AWVALID(m_axi_IN_r_AWVALID),
    .AWREADY(m_axi_IN_r_AWREADY),
    .AWADDR(m_axi_IN_r_AWADDR),
    .AWID(m_axi_IN_r_AWID),
    .AWLEN(m_axi_IN_r_AWLEN),
    .AWSIZE(m_axi_IN_r_AWSIZE),
    .AWBURST(m_axi_IN_r_AWBURST),
    .AWLOCK(m_axi_IN_r_AWLOCK),
    .AWCACHE(m_axi_IN_r_AWCACHE),
    .AWPROT(m_axi_IN_r_AWPROT),
    .AWQOS(m_axi_IN_r_AWQOS),
    .AWREGION(m_axi_IN_r_AWREGION),
    .AWUSER(m_axi_IN_r_AWUSER),
    .WVALID(m_axi_IN_r_WVALID),
    .WREADY(m_axi_IN_r_WREADY),
    .WDATA(m_axi_IN_r_WDATA),
    .WSTRB(m_axi_IN_r_WSTRB),
    .WLAST(m_axi_IN_r_WLAST),
    .WID(m_axi_IN_r_WID),
    .WUSER(m_axi_IN_r_WUSER),
    .ARVALID(m_axi_IN_r_ARVALID),
    .ARREADY(m_axi_IN_r_ARREADY),
    .ARADDR(m_axi_IN_r_ARADDR),
    .ARID(m_axi_IN_r_ARID),
    .ARLEN(m_axi_IN_r_ARLEN),
    .ARSIZE(m_axi_IN_r_ARSIZE),
    .ARBURST(m_axi_IN_r_ARBURST),
    .ARLOCK(m_axi_IN_r_ARLOCK),
    .ARCACHE(m_axi_IN_r_ARCACHE),
    .ARPROT(m_axi_IN_r_ARPROT),
    .ARQOS(m_axi_IN_r_ARQOS),
    .ARREGION(m_axi_IN_r_ARREGION),
    .ARUSER(m_axi_IN_r_ARUSER),
    .RVALID(m_axi_IN_r_RVALID),
    .RREADY(m_axi_IN_r_RREADY),
    .RDATA(m_axi_IN_r_RDATA),
    .RLAST(m_axi_IN_r_RLAST),
    .RID(m_axi_IN_r_RID),
    .RUSER(m_axi_IN_r_RUSER),
    .RRESP(m_axi_IN_r_RRESP),
    .BVALID(m_axi_IN_r_BVALID),
    .BREADY(m_axi_IN_r_BREADY),
    .BRESP(m_axi_IN_r_BRESP),
    .BID(m_axi_IN_r_BID),
    .BUSER(m_axi_IN_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(IN_r_ARVALID),
    .I_ARREADY(IN_r_ARREADY),
    .I_ARADDR(grp_compute_output_fu_669_m_axi_in_V_ARADDR),
    .I_ARID(grp_compute_output_fu_669_m_axi_in_V_ARID),
    .I_ARLEN(grp_compute_output_fu_669_m_axi_in_V_ARLEN),
    .I_ARSIZE(grp_compute_output_fu_669_m_axi_in_V_ARSIZE),
    .I_ARLOCK(grp_compute_output_fu_669_m_axi_in_V_ARLOCK),
    .I_ARCACHE(grp_compute_output_fu_669_m_axi_in_V_ARCACHE),
    .I_ARQOS(grp_compute_output_fu_669_m_axi_in_V_ARQOS),
    .I_ARPROT(grp_compute_output_fu_669_m_axi_in_V_ARPROT),
    .I_ARUSER(grp_compute_output_fu_669_m_axi_in_V_ARUSER),
    .I_ARBURST(grp_compute_output_fu_669_m_axi_in_V_ARBURST),
    .I_ARREGION(grp_compute_output_fu_669_m_axi_in_V_ARREGION),
    .I_RVALID(IN_r_RVALID),
    .I_RREADY(IN_r_RREADY),
    .I_RDATA(IN_r_RDATA),
    .I_RID(IN_r_RID),
    .I_RUSER(IN_r_RUSER),
    .I_RRESP(IN_r_RRESP),
    .I_RLAST(IN_r_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(IN_r_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(IN_r_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(IN_r_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(IN_r_BRESP),
    .I_BID(IN_r_BID),
    .I_BUSER(IN_r_BUSER)
);

conv1d_W_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_W_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_W_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_W_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_W_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_W_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_W_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_W_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_W_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_W_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_W_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_W_CACHE_VALUE ))
conv1d_W_m_axi_U(
    .AWVALID(m_axi_W_AWVALID),
    .AWREADY(m_axi_W_AWREADY),
    .AWADDR(m_axi_W_AWADDR),
    .AWID(m_axi_W_AWID),
    .AWLEN(m_axi_W_AWLEN),
    .AWSIZE(m_axi_W_AWSIZE),
    .AWBURST(m_axi_W_AWBURST),
    .AWLOCK(m_axi_W_AWLOCK),
    .AWCACHE(m_axi_W_AWCACHE),
    .AWPROT(m_axi_W_AWPROT),
    .AWQOS(m_axi_W_AWQOS),
    .AWREGION(m_axi_W_AWREGION),
    .AWUSER(m_axi_W_AWUSER),
    .WVALID(m_axi_W_WVALID),
    .WREADY(m_axi_W_WREADY),
    .WDATA(m_axi_W_WDATA),
    .WSTRB(m_axi_W_WSTRB),
    .WLAST(m_axi_W_WLAST),
    .WID(m_axi_W_WID),
    .WUSER(m_axi_W_WUSER),
    .ARVALID(m_axi_W_ARVALID),
    .ARREADY(m_axi_W_ARREADY),
    .ARADDR(m_axi_W_ARADDR),
    .ARID(m_axi_W_ARID),
    .ARLEN(m_axi_W_ARLEN),
    .ARSIZE(m_axi_W_ARSIZE),
    .ARBURST(m_axi_W_ARBURST),
    .ARLOCK(m_axi_W_ARLOCK),
    .ARCACHE(m_axi_W_ARCACHE),
    .ARPROT(m_axi_W_ARPROT),
    .ARQOS(m_axi_W_ARQOS),
    .ARREGION(m_axi_W_ARREGION),
    .ARUSER(m_axi_W_ARUSER),
    .RVALID(m_axi_W_RVALID),
    .RREADY(m_axi_W_RREADY),
    .RDATA(m_axi_W_RDATA),
    .RLAST(m_axi_W_RLAST),
    .RID(m_axi_W_RID),
    .RUSER(m_axi_W_RUSER),
    .RRESP(m_axi_W_RRESP),
    .BVALID(m_axi_W_BVALID),
    .BREADY(m_axi_W_BREADY),
    .BRESP(m_axi_W_BRESP),
    .BID(m_axi_W_BID),
    .BUSER(m_axi_W_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(W_ARVALID),
    .I_ARREADY(W_ARREADY),
    .I_ARADDR(grp_compute_output_fu_669_m_axi_weight_V_ARADDR),
    .I_ARID(grp_compute_output_fu_669_m_axi_weight_V_ARID),
    .I_ARLEN(grp_compute_output_fu_669_m_axi_weight_V_ARLEN),
    .I_ARSIZE(grp_compute_output_fu_669_m_axi_weight_V_ARSIZE),
    .I_ARLOCK(grp_compute_output_fu_669_m_axi_weight_V_ARLOCK),
    .I_ARCACHE(grp_compute_output_fu_669_m_axi_weight_V_ARCACHE),
    .I_ARQOS(grp_compute_output_fu_669_m_axi_weight_V_ARQOS),
    .I_ARPROT(grp_compute_output_fu_669_m_axi_weight_V_ARPROT),
    .I_ARUSER(grp_compute_output_fu_669_m_axi_weight_V_ARUSER),
    .I_ARBURST(grp_compute_output_fu_669_m_axi_weight_V_ARBURST),
    .I_ARREGION(grp_compute_output_fu_669_m_axi_weight_V_ARREGION),
    .I_RVALID(W_RVALID),
    .I_RREADY(W_RREADY),
    .I_RDATA(W_RDATA),
    .I_RID(W_RID),
    .I_RUSER(W_RUSER),
    .I_RRESP(W_RRESP),
    .I_RLAST(W_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(W_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(W_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(W_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(W_BRESP),
    .I_BID(W_BID),
    .I_BUSER(W_BUSER)
);

conv1d_B_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_B_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_B_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_B_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_B_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_B_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_B_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_B_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_B_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_B_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_B_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_B_CACHE_VALUE ))
conv1d_B_m_axi_U(
    .AWVALID(m_axi_B_AWVALID),
    .AWREADY(m_axi_B_AWREADY),
    .AWADDR(m_axi_B_AWADDR),
    .AWID(m_axi_B_AWID),
    .AWLEN(m_axi_B_AWLEN),
    .AWSIZE(m_axi_B_AWSIZE),
    .AWBURST(m_axi_B_AWBURST),
    .AWLOCK(m_axi_B_AWLOCK),
    .AWCACHE(m_axi_B_AWCACHE),
    .AWPROT(m_axi_B_AWPROT),
    .AWQOS(m_axi_B_AWQOS),
    .AWREGION(m_axi_B_AWREGION),
    .AWUSER(m_axi_B_AWUSER),
    .WVALID(m_axi_B_WVALID),
    .WREADY(m_axi_B_WREADY),
    .WDATA(m_axi_B_WDATA),
    .WSTRB(m_axi_B_WSTRB),
    .WLAST(m_axi_B_WLAST),
    .WID(m_axi_B_WID),
    .WUSER(m_axi_B_WUSER),
    .ARVALID(m_axi_B_ARVALID),
    .ARREADY(m_axi_B_ARREADY),
    .ARADDR(m_axi_B_ARADDR),
    .ARID(m_axi_B_ARID),
    .ARLEN(m_axi_B_ARLEN),
    .ARSIZE(m_axi_B_ARSIZE),
    .ARBURST(m_axi_B_ARBURST),
    .ARLOCK(m_axi_B_ARLOCK),
    .ARCACHE(m_axi_B_ARCACHE),
    .ARPROT(m_axi_B_ARPROT),
    .ARQOS(m_axi_B_ARQOS),
    .ARREGION(m_axi_B_ARREGION),
    .ARUSER(m_axi_B_ARUSER),
    .RVALID(m_axi_B_RVALID),
    .RREADY(m_axi_B_RREADY),
    .RDATA(m_axi_B_RDATA),
    .RLAST(m_axi_B_RLAST),
    .RID(m_axi_B_RID),
    .RUSER(m_axi_B_RUSER),
    .RRESP(m_axi_B_RRESP),
    .BVALID(m_axi_B_BVALID),
    .BREADY(m_axi_B_BREADY),
    .BRESP(m_axi_B_BRESP),
    .BID(m_axi_B_BID),
    .BUSER(m_axi_B_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(B_ARVALID),
    .I_ARREADY(B_ARREADY),
    .I_ARADDR(B_addr_reg_977),
    .I_ARID(1'd0),
    .I_ARLEN(B_ARLEN),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(B_RVALID),
    .I_RREADY(B_RREADY),
    .I_RDATA(B_RDATA),
    .I_RID(B_RID),
    .I_RUSER(B_RUSER),
    .I_RRESP(B_RRESP),
    .I_RLAST(B_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(B_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(B_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(B_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(B_BRESP),
    .I_BID(B_BID),
    .I_BUSER(B_BUSER)
);

conv1d_OUT_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_OUT_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_OUT_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_OUT_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_OUT_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_OUT_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_OUT_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_OUT_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_OUT_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_OUT_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_OUT_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_OUT_R_CACHE_VALUE ))
conv1d_OUT_r_m_axi_U(
    .AWVALID(m_axi_OUT_r_AWVALID),
    .AWREADY(m_axi_OUT_r_AWREADY),
    .AWADDR(m_axi_OUT_r_AWADDR),
    .AWID(m_axi_OUT_r_AWID),
    .AWLEN(m_axi_OUT_r_AWLEN),
    .AWSIZE(m_axi_OUT_r_AWSIZE),
    .AWBURST(m_axi_OUT_r_AWBURST),
    .AWLOCK(m_axi_OUT_r_AWLOCK),
    .AWCACHE(m_axi_OUT_r_AWCACHE),
    .AWPROT(m_axi_OUT_r_AWPROT),
    .AWQOS(m_axi_OUT_r_AWQOS),
    .AWREGION(m_axi_OUT_r_AWREGION),
    .AWUSER(m_axi_OUT_r_AWUSER),
    .WVALID(m_axi_OUT_r_WVALID),
    .WREADY(m_axi_OUT_r_WREADY),
    .WDATA(m_axi_OUT_r_WDATA),
    .WSTRB(m_axi_OUT_r_WSTRB),
    .WLAST(m_axi_OUT_r_WLAST),
    .WID(m_axi_OUT_r_WID),
    .WUSER(m_axi_OUT_r_WUSER),
    .ARVALID(m_axi_OUT_r_ARVALID),
    .ARREADY(m_axi_OUT_r_ARREADY),
    .ARADDR(m_axi_OUT_r_ARADDR),
    .ARID(m_axi_OUT_r_ARID),
    .ARLEN(m_axi_OUT_r_ARLEN),
    .ARSIZE(m_axi_OUT_r_ARSIZE),
    .ARBURST(m_axi_OUT_r_ARBURST),
    .ARLOCK(m_axi_OUT_r_ARLOCK),
    .ARCACHE(m_axi_OUT_r_ARCACHE),
    .ARPROT(m_axi_OUT_r_ARPROT),
    .ARQOS(m_axi_OUT_r_ARQOS),
    .ARREGION(m_axi_OUT_r_ARREGION),
    .ARUSER(m_axi_OUT_r_ARUSER),
    .RVALID(m_axi_OUT_r_RVALID),
    .RREADY(m_axi_OUT_r_RREADY),
    .RDATA(m_axi_OUT_r_RDATA),
    .RLAST(m_axi_OUT_r_RLAST),
    .RID(m_axi_OUT_r_RID),
    .RUSER(m_axi_OUT_r_RUSER),
    .RRESP(m_axi_OUT_r_RRESP),
    .BVALID(m_axi_OUT_r_BVALID),
    .BREADY(m_axi_OUT_r_BREADY),
    .BRESP(m_axi_OUT_r_BRESP),
    .BID(m_axi_OUT_r_BID),
    .BUSER(m_axi_OUT_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(OUT_r_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(OUT_r_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(OUT_r_RDATA),
    .I_RID(OUT_r_RID),
    .I_RUSER(OUT_r_RUSER),
    .I_RRESP(OUT_r_RRESP),
    .I_RLAST(OUT_r_RLAST),
    .I_AWVALID(OUT_r_AWVALID),
    .I_AWREADY(OUT_r_AWREADY),
    .I_AWADDR(grp_write_back_fu_719_m_axi_out_V_AWADDR),
    .I_AWID(grp_write_back_fu_719_m_axi_out_V_AWID),
    .I_AWLEN(grp_write_back_fu_719_m_axi_out_V_AWLEN),
    .I_AWSIZE(grp_write_back_fu_719_m_axi_out_V_AWSIZE),
    .I_AWLOCK(grp_write_back_fu_719_m_axi_out_V_AWLOCK),
    .I_AWCACHE(grp_write_back_fu_719_m_axi_out_V_AWCACHE),
    .I_AWQOS(grp_write_back_fu_719_m_axi_out_V_AWQOS),
    .I_AWPROT(grp_write_back_fu_719_m_axi_out_V_AWPROT),
    .I_AWUSER(grp_write_back_fu_719_m_axi_out_V_AWUSER),
    .I_AWBURST(grp_write_back_fu_719_m_axi_out_V_AWBURST),
    .I_AWREGION(grp_write_back_fu_719_m_axi_out_V_AWREGION),
    .I_WVALID(OUT_r_WVALID),
    .I_WREADY(OUT_r_WREADY),
    .I_WDATA(grp_write_back_fu_719_m_axi_out_V_WDATA),
    .I_WID(grp_write_back_fu_719_m_axi_out_V_WID),
    .I_WUSER(grp_write_back_fu_719_m_axi_out_V_WUSER),
    .I_WLAST(grp_write_back_fu_719_m_axi_out_V_WLAST),
    .I_WSTRB(grp_write_back_fu_719_m_axi_out_V_WSTRB),
    .I_BVALID(OUT_r_BVALID),
    .I_BREADY(OUT_r_BREADY),
    .I_BRESP(OUT_r_BRESP),
    .I_BID(OUT_r_BID),
    .I_BUSER(OUT_r_BUSER)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_0_V_address0),
    .ce0(buff_out1_0_V_ce0),
    .we0(buff_out1_0_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_0_V_d0),
    .q0(buff_out1_0_V_q0),
    .address1(buff_out1_0_V_address1),
    .ce1(buff_out1_0_V_ce1),
    .we1(buff_out1_0_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_0_V_d1),
    .q1(buff_out1_0_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_1_V_address0),
    .ce0(buff_out1_1_V_ce0),
    .we0(buff_out1_1_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_1_V_d0),
    .q0(buff_out1_1_V_q0),
    .address1(buff_out1_1_V_address1),
    .ce1(buff_out1_1_V_ce1),
    .we1(buff_out1_1_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_1_V_d1),
    .q1(buff_out1_1_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_2_V_address0),
    .ce0(buff_out1_2_V_ce0),
    .we0(buff_out1_2_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_2_V_d0),
    .q0(buff_out1_2_V_q0),
    .address1(buff_out1_2_V_address1),
    .ce1(buff_out1_2_V_ce1),
    .we1(buff_out1_2_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_2_V_d1),
    .q1(buff_out1_2_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_3_V_address0),
    .ce0(buff_out1_3_V_ce0),
    .we0(buff_out1_3_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_3_V_d0),
    .q0(buff_out1_3_V_q0),
    .address1(buff_out1_3_V_address1),
    .ce1(buff_out1_3_V_ce1),
    .we1(buff_out1_3_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_3_V_d1),
    .q1(buff_out1_3_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_4_V_address0),
    .ce0(buff_out1_4_V_ce0),
    .we0(buff_out1_4_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_4_V_d0),
    .q0(buff_out1_4_V_q0),
    .address1(buff_out1_4_V_address1),
    .ce1(buff_out1_4_V_ce1),
    .we1(buff_out1_4_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_4_V_d1),
    .q1(buff_out1_4_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_5_V_address0),
    .ce0(buff_out1_5_V_ce0),
    .we0(buff_out1_5_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_5_V_d0),
    .q0(buff_out1_5_V_q0),
    .address1(buff_out1_5_V_address1),
    .ce1(buff_out1_5_V_ce1),
    .we1(buff_out1_5_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_5_V_d1),
    .q1(buff_out1_5_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_6_V_address0),
    .ce0(buff_out1_6_V_ce0),
    .we0(buff_out1_6_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_6_V_d0),
    .q0(buff_out1_6_V_q0),
    .address1(buff_out1_6_V_address1),
    .ce1(buff_out1_6_V_ce1),
    .we1(buff_out1_6_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_6_V_d1),
    .q1(buff_out1_6_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_7_V_address0),
    .ce0(buff_out1_7_V_ce0),
    .we0(buff_out1_7_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_7_V_d0),
    .q0(buff_out1_7_V_q0),
    .address1(buff_out1_7_V_address1),
    .ce1(buff_out1_7_V_ce1),
    .we1(buff_out1_7_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_7_V_d1),
    .q1(buff_out1_7_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_8_V_address0),
    .ce0(buff_out1_8_V_ce0),
    .we0(buff_out1_8_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_8_V_d0),
    .q0(buff_out1_8_V_q0),
    .address1(buff_out1_8_V_address1),
    .ce1(buff_out1_8_V_ce1),
    .we1(buff_out1_8_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_8_V_d1),
    .q1(buff_out1_8_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_9_V_address0),
    .ce0(buff_out1_9_V_ce0),
    .we0(buff_out1_9_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_9_V_d0),
    .q0(buff_out1_9_V_q0),
    .address1(buff_out1_9_V_address1),
    .ce1(buff_out1_9_V_ce1),
    .we1(buff_out1_9_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_9_V_d1),
    .q1(buff_out1_9_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_10_V_address0),
    .ce0(buff_out1_10_V_ce0),
    .we0(buff_out1_10_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_10_V_d0),
    .q0(buff_out1_10_V_q0),
    .address1(buff_out1_10_V_address1),
    .ce1(buff_out1_10_V_ce1),
    .we1(buff_out1_10_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_10_V_d1),
    .q1(buff_out1_10_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_11_V_address0),
    .ce0(buff_out1_11_V_ce0),
    .we0(buff_out1_11_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_11_V_d0),
    .q0(buff_out1_11_V_q0),
    .address1(buff_out1_11_V_address1),
    .ce1(buff_out1_11_V_ce1),
    .we1(buff_out1_11_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_11_V_d1),
    .q1(buff_out1_11_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_12_V_address0),
    .ce0(buff_out1_12_V_ce0),
    .we0(buff_out1_12_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_12_V_d0),
    .q0(buff_out1_12_V_q0),
    .address1(buff_out1_12_V_address1),
    .ce1(buff_out1_12_V_ce1),
    .we1(buff_out1_12_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_12_V_d1),
    .q1(buff_out1_12_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_13_V_address0),
    .ce0(buff_out1_13_V_ce0),
    .we0(buff_out1_13_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_13_V_d0),
    .q0(buff_out1_13_V_q0),
    .address1(buff_out1_13_V_address1),
    .ce1(buff_out1_13_V_ce1),
    .we1(buff_out1_13_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_13_V_d1),
    .q1(buff_out1_13_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_14_V_address0),
    .ce0(buff_out1_14_V_ce0),
    .we0(buff_out1_14_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_14_V_d0),
    .q0(buff_out1_14_V_q0),
    .address1(buff_out1_14_V_address1),
    .ce1(buff_out1_14_V_ce1),
    .we1(buff_out1_14_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_14_V_d1),
    .q1(buff_out1_14_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out1_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out1_15_V_address0),
    .ce0(buff_out1_15_V_ce0),
    .we0(buff_out1_15_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_15_V_d0),
    .q0(buff_out1_15_V_q0),
    .address1(buff_out1_15_V_address1),
    .ce1(buff_out1_15_V_ce1),
    .we1(buff_out1_15_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_15_V_d1),
    .q1(buff_out1_15_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_0_V_address0),
    .ce0(buff_out2_0_V_ce0),
    .we0(buff_out2_0_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_0_V_d0),
    .q0(buff_out2_0_V_q0),
    .address1(buff_out2_0_V_address1),
    .ce1(buff_out2_0_V_ce1),
    .we1(buff_out2_0_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_0_V_d1),
    .q1(buff_out2_0_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_1_V_address0),
    .ce0(buff_out2_1_V_ce0),
    .we0(buff_out2_1_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_1_V_d0),
    .q0(buff_out2_1_V_q0),
    .address1(buff_out2_1_V_address1),
    .ce1(buff_out2_1_V_ce1),
    .we1(buff_out2_1_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_1_V_d1),
    .q1(buff_out2_1_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_2_V_address0),
    .ce0(buff_out2_2_V_ce0),
    .we0(buff_out2_2_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_2_V_d0),
    .q0(buff_out2_2_V_q0),
    .address1(buff_out2_2_V_address1),
    .ce1(buff_out2_2_V_ce1),
    .we1(buff_out2_2_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_2_V_d1),
    .q1(buff_out2_2_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_3_V_address0),
    .ce0(buff_out2_3_V_ce0),
    .we0(buff_out2_3_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_3_V_d0),
    .q0(buff_out2_3_V_q0),
    .address1(buff_out2_3_V_address1),
    .ce1(buff_out2_3_V_ce1),
    .we1(buff_out2_3_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_3_V_d1),
    .q1(buff_out2_3_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_4_V_address0),
    .ce0(buff_out2_4_V_ce0),
    .we0(buff_out2_4_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_4_V_d0),
    .q0(buff_out2_4_V_q0),
    .address1(buff_out2_4_V_address1),
    .ce1(buff_out2_4_V_ce1),
    .we1(buff_out2_4_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_4_V_d1),
    .q1(buff_out2_4_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_5_V_address0),
    .ce0(buff_out2_5_V_ce0),
    .we0(buff_out2_5_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_5_V_d0),
    .q0(buff_out2_5_V_q0),
    .address1(buff_out2_5_V_address1),
    .ce1(buff_out2_5_V_ce1),
    .we1(buff_out2_5_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_5_V_d1),
    .q1(buff_out2_5_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_6_V_address0),
    .ce0(buff_out2_6_V_ce0),
    .we0(buff_out2_6_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_6_V_d0),
    .q0(buff_out2_6_V_q0),
    .address1(buff_out2_6_V_address1),
    .ce1(buff_out2_6_V_ce1),
    .we1(buff_out2_6_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_6_V_d1),
    .q1(buff_out2_6_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_7_V_address0),
    .ce0(buff_out2_7_V_ce0),
    .we0(buff_out2_7_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_7_V_d0),
    .q0(buff_out2_7_V_q0),
    .address1(buff_out2_7_V_address1),
    .ce1(buff_out2_7_V_ce1),
    .we1(buff_out2_7_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_7_V_d1),
    .q1(buff_out2_7_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_8_V_address0),
    .ce0(buff_out2_8_V_ce0),
    .we0(buff_out2_8_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_8_V_d0),
    .q0(buff_out2_8_V_q0),
    .address1(buff_out2_8_V_address1),
    .ce1(buff_out2_8_V_ce1),
    .we1(buff_out2_8_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_8_V_d1),
    .q1(buff_out2_8_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_9_V_address0),
    .ce0(buff_out2_9_V_ce0),
    .we0(buff_out2_9_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_9_V_d0),
    .q0(buff_out2_9_V_q0),
    .address1(buff_out2_9_V_address1),
    .ce1(buff_out2_9_V_ce1),
    .we1(buff_out2_9_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_9_V_d1),
    .q1(buff_out2_9_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_10_V_address0),
    .ce0(buff_out2_10_V_ce0),
    .we0(buff_out2_10_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_10_V_d0),
    .q0(buff_out2_10_V_q0),
    .address1(buff_out2_10_V_address1),
    .ce1(buff_out2_10_V_ce1),
    .we1(buff_out2_10_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_10_V_d1),
    .q1(buff_out2_10_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_11_V_address0),
    .ce0(buff_out2_11_V_ce0),
    .we0(buff_out2_11_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_11_V_d0),
    .q0(buff_out2_11_V_q0),
    .address1(buff_out2_11_V_address1),
    .ce1(buff_out2_11_V_ce1),
    .we1(buff_out2_11_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_11_V_d1),
    .q1(buff_out2_11_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_12_V_address0),
    .ce0(buff_out2_12_V_ce0),
    .we0(buff_out2_12_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_12_V_d0),
    .q0(buff_out2_12_V_q0),
    .address1(buff_out2_12_V_address1),
    .ce1(buff_out2_12_V_ce1),
    .we1(buff_out2_12_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_12_V_d1),
    .q1(buff_out2_12_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_13_V_address0),
    .ce0(buff_out2_13_V_ce0),
    .we0(buff_out2_13_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_13_V_d0),
    .q0(buff_out2_13_V_q0),
    .address1(buff_out2_13_V_address1),
    .ce1(buff_out2_13_V_ce1),
    .we1(buff_out2_13_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_13_V_d1),
    .q1(buff_out2_13_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_14_V_address0),
    .ce0(buff_out2_14_V_ce0),
    .we0(buff_out2_14_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_14_V_d0),
    .q0(buff_out2_14_V_q0),
    .address1(buff_out2_14_V_address1),
    .ce1(buff_out2_14_V_ce1),
    .we1(buff_out2_14_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_14_V_d1),
    .q1(buff_out2_14_V_q1)
);

conv1d_buff_out1_ocq #(
    .DataWidth( 16 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
buff_out2_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_out2_15_V_address0),
    .ce0(buff_out2_15_V_ce0),
    .we0(buff_out2_15_V_we0),
    .d0(grp_compute_output_fu_669_buff_out_15_V_d0),
    .q0(buff_out2_15_V_q0),
    .address1(buff_out2_15_V_address1),
    .ce1(buff_out2_15_V_ce1),
    .we1(buff_out2_15_V_we1),
    .d1(grp_compute_output_fu_669_buff_out_15_V_d1),
    .q1(buff_out2_15_V_q1)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_0_V_address0),
    .ce0(bias_buff_0_V_ce0),
    .we0(bias_buff_0_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_0_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_1_V_address0),
    .ce0(bias_buff_1_V_ce0),
    .we0(bias_buff_1_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_1_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_2_V_address0),
    .ce0(bias_buff_2_V_ce0),
    .we0(bias_buff_2_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_2_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_3_V_address0),
    .ce0(bias_buff_3_V_ce0),
    .we0(bias_buff_3_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_3_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_4_V_address0),
    .ce0(bias_buff_4_V_ce0),
    .we0(bias_buff_4_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_4_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_5_V_address0),
    .ce0(bias_buff_5_V_ce0),
    .we0(bias_buff_5_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_5_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_6_V_address0),
    .ce0(bias_buff_6_V_ce0),
    .we0(bias_buff_6_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_6_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_7_V_address0),
    .ce0(bias_buff_7_V_ce0),
    .we0(bias_buff_7_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_7_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_8_V_address0),
    .ce0(bias_buff_8_V_ce0),
    .we0(bias_buff_8_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_8_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_9_V_address0),
    .ce0(bias_buff_9_V_ce0),
    .we0(bias_buff_9_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_9_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_10_V_address0),
    .ce0(bias_buff_10_V_ce0),
    .we0(bias_buff_10_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_10_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_11_V_address0),
    .ce0(bias_buff_11_V_ce0),
    .we0(bias_buff_11_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_11_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_12_V_address0),
    .ce0(bias_buff_12_V_ce0),
    .we0(bias_buff_12_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_12_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_13_V_address0),
    .ce0(bias_buff_13_V_ce0),
    .we0(bias_buff_13_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_13_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_14_V_address0),
    .ce0(bias_buff_14_V_ce0),
    .we0(bias_buff_14_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_14_V_q0)
);

conv1d_bias_buff_UhA #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
bias_buff_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buff_15_V_address0),
    .ce0(bias_buff_15_V_ce0),
    .we0(bias_buff_15_V_we0),
    .d0(B_addr_read_reg_1022),
    .q0(bias_buff_15_V_q0)
);

compute_output grp_compute_output_fu_669(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_output_fu_669_ap_start),
    .ap_done(grp_compute_output_fu_669_ap_done),
    .ap_idle(grp_compute_output_fu_669_ap_idle),
    .ap_ready(grp_compute_output_fu_669_ap_ready),
    .m_axi_in_V_AWVALID(grp_compute_output_fu_669_m_axi_in_V_AWVALID),
    .m_axi_in_V_AWREADY(1'b0),
    .m_axi_in_V_AWADDR(grp_compute_output_fu_669_m_axi_in_V_AWADDR),
    .m_axi_in_V_AWID(grp_compute_output_fu_669_m_axi_in_V_AWID),
    .m_axi_in_V_AWLEN(grp_compute_output_fu_669_m_axi_in_V_AWLEN),
    .m_axi_in_V_AWSIZE(grp_compute_output_fu_669_m_axi_in_V_AWSIZE),
    .m_axi_in_V_AWBURST(grp_compute_output_fu_669_m_axi_in_V_AWBURST),
    .m_axi_in_V_AWLOCK(grp_compute_output_fu_669_m_axi_in_V_AWLOCK),
    .m_axi_in_V_AWCACHE(grp_compute_output_fu_669_m_axi_in_V_AWCACHE),
    .m_axi_in_V_AWPROT(grp_compute_output_fu_669_m_axi_in_V_AWPROT),
    .m_axi_in_V_AWQOS(grp_compute_output_fu_669_m_axi_in_V_AWQOS),
    .m_axi_in_V_AWREGION(grp_compute_output_fu_669_m_axi_in_V_AWREGION),
    .m_axi_in_V_AWUSER(grp_compute_output_fu_669_m_axi_in_V_AWUSER),
    .m_axi_in_V_WVALID(grp_compute_output_fu_669_m_axi_in_V_WVALID),
    .m_axi_in_V_WREADY(1'b0),
    .m_axi_in_V_WDATA(grp_compute_output_fu_669_m_axi_in_V_WDATA),
    .m_axi_in_V_WSTRB(grp_compute_output_fu_669_m_axi_in_V_WSTRB),
    .m_axi_in_V_WLAST(grp_compute_output_fu_669_m_axi_in_V_WLAST),
    .m_axi_in_V_WID(grp_compute_output_fu_669_m_axi_in_V_WID),
    .m_axi_in_V_WUSER(grp_compute_output_fu_669_m_axi_in_V_WUSER),
    .m_axi_in_V_ARVALID(grp_compute_output_fu_669_m_axi_in_V_ARVALID),
    .m_axi_in_V_ARREADY(IN_r_ARREADY),
    .m_axi_in_V_ARADDR(grp_compute_output_fu_669_m_axi_in_V_ARADDR),
    .m_axi_in_V_ARID(grp_compute_output_fu_669_m_axi_in_V_ARID),
    .m_axi_in_V_ARLEN(grp_compute_output_fu_669_m_axi_in_V_ARLEN),
    .m_axi_in_V_ARSIZE(grp_compute_output_fu_669_m_axi_in_V_ARSIZE),
    .m_axi_in_V_ARBURST(grp_compute_output_fu_669_m_axi_in_V_ARBURST),
    .m_axi_in_V_ARLOCK(grp_compute_output_fu_669_m_axi_in_V_ARLOCK),
    .m_axi_in_V_ARCACHE(grp_compute_output_fu_669_m_axi_in_V_ARCACHE),
    .m_axi_in_V_ARPROT(grp_compute_output_fu_669_m_axi_in_V_ARPROT),
    .m_axi_in_V_ARQOS(grp_compute_output_fu_669_m_axi_in_V_ARQOS),
    .m_axi_in_V_ARREGION(grp_compute_output_fu_669_m_axi_in_V_ARREGION),
    .m_axi_in_V_ARUSER(grp_compute_output_fu_669_m_axi_in_V_ARUSER),
    .m_axi_in_V_RVALID(IN_r_RVALID),
    .m_axi_in_V_RREADY(grp_compute_output_fu_669_m_axi_in_V_RREADY),
    .m_axi_in_V_RDATA(IN_r_RDATA),
    .m_axi_in_V_RLAST(IN_r_RLAST),
    .m_axi_in_V_RID(IN_r_RID),
    .m_axi_in_V_RUSER(IN_r_RUSER),
    .m_axi_in_V_RRESP(IN_r_RRESP),
    .m_axi_in_V_BVALID(1'b0),
    .m_axi_in_V_BREADY(grp_compute_output_fu_669_m_axi_in_V_BREADY),
    .m_axi_in_V_BRESP(2'd0),
    .m_axi_in_V_BID(1'd0),
    .m_axi_in_V_BUSER(1'd0),
    .in_V_offset(in_V1_reg_988),
    .m_axi_weight_V_AWVALID(grp_compute_output_fu_669_m_axi_weight_V_AWVALID),
    .m_axi_weight_V_AWREADY(1'b0),
    .m_axi_weight_V_AWADDR(grp_compute_output_fu_669_m_axi_weight_V_AWADDR),
    .m_axi_weight_V_AWID(grp_compute_output_fu_669_m_axi_weight_V_AWID),
    .m_axi_weight_V_AWLEN(grp_compute_output_fu_669_m_axi_weight_V_AWLEN),
    .m_axi_weight_V_AWSIZE(grp_compute_output_fu_669_m_axi_weight_V_AWSIZE),
    .m_axi_weight_V_AWBURST(grp_compute_output_fu_669_m_axi_weight_V_AWBURST),
    .m_axi_weight_V_AWLOCK(grp_compute_output_fu_669_m_axi_weight_V_AWLOCK),
    .m_axi_weight_V_AWCACHE(grp_compute_output_fu_669_m_axi_weight_V_AWCACHE),
    .m_axi_weight_V_AWPROT(grp_compute_output_fu_669_m_axi_weight_V_AWPROT),
    .m_axi_weight_V_AWQOS(grp_compute_output_fu_669_m_axi_weight_V_AWQOS),
    .m_axi_weight_V_AWREGION(grp_compute_output_fu_669_m_axi_weight_V_AWREGION),
    .m_axi_weight_V_AWUSER(grp_compute_output_fu_669_m_axi_weight_V_AWUSER),
    .m_axi_weight_V_WVALID(grp_compute_output_fu_669_m_axi_weight_V_WVALID),
    .m_axi_weight_V_WREADY(1'b0),
    .m_axi_weight_V_WDATA(grp_compute_output_fu_669_m_axi_weight_V_WDATA),
    .m_axi_weight_V_WSTRB(grp_compute_output_fu_669_m_axi_weight_V_WSTRB),
    .m_axi_weight_V_WLAST(grp_compute_output_fu_669_m_axi_weight_V_WLAST),
    .m_axi_weight_V_WID(grp_compute_output_fu_669_m_axi_weight_V_WID),
    .m_axi_weight_V_WUSER(grp_compute_output_fu_669_m_axi_weight_V_WUSER),
    .m_axi_weight_V_ARVALID(grp_compute_output_fu_669_m_axi_weight_V_ARVALID),
    .m_axi_weight_V_ARREADY(W_ARREADY),
    .m_axi_weight_V_ARADDR(grp_compute_output_fu_669_m_axi_weight_V_ARADDR),
    .m_axi_weight_V_ARID(grp_compute_output_fu_669_m_axi_weight_V_ARID),
    .m_axi_weight_V_ARLEN(grp_compute_output_fu_669_m_axi_weight_V_ARLEN),
    .m_axi_weight_V_ARSIZE(grp_compute_output_fu_669_m_axi_weight_V_ARSIZE),
    .m_axi_weight_V_ARBURST(grp_compute_output_fu_669_m_axi_weight_V_ARBURST),
    .m_axi_weight_V_ARLOCK(grp_compute_output_fu_669_m_axi_weight_V_ARLOCK),
    .m_axi_weight_V_ARCACHE(grp_compute_output_fu_669_m_axi_weight_V_ARCACHE),
    .m_axi_weight_V_ARPROT(grp_compute_output_fu_669_m_axi_weight_V_ARPROT),
    .m_axi_weight_V_ARQOS(grp_compute_output_fu_669_m_axi_weight_V_ARQOS),
    .m_axi_weight_V_ARREGION(grp_compute_output_fu_669_m_axi_weight_V_ARREGION),
    .m_axi_weight_V_ARUSER(grp_compute_output_fu_669_m_axi_weight_V_ARUSER),
    .m_axi_weight_V_RVALID(W_RVALID),
    .m_axi_weight_V_RREADY(grp_compute_output_fu_669_m_axi_weight_V_RREADY),
    .m_axi_weight_V_RDATA(W_RDATA),
    .m_axi_weight_V_RLAST(W_RLAST),
    .m_axi_weight_V_RID(W_RID),
    .m_axi_weight_V_RUSER(W_RUSER),
    .m_axi_weight_V_RRESP(W_RRESP),
    .m_axi_weight_V_BVALID(1'b0),
    .m_axi_weight_V_BREADY(grp_compute_output_fu_669_m_axi_weight_V_BREADY),
    .m_axi_weight_V_BRESP(2'd0),
    .m_axi_weight_V_BID(1'd0),
    .m_axi_weight_V_BUSER(1'd0),
    .weight_V_offset(weight_V3_reg_983),
    .buff_out_0_V_address0(grp_compute_output_fu_669_buff_out_0_V_address0),
    .buff_out_0_V_ce0(grp_compute_output_fu_669_buff_out_0_V_ce0),
    .buff_out_0_V_we0(grp_compute_output_fu_669_buff_out_0_V_we0),
    .buff_out_0_V_d0(grp_compute_output_fu_669_buff_out_0_V_d0),
    .buff_out_0_V_q0(grp_compute_output_fu_669_buff_out_0_V_q0),
    .buff_out_0_V_address1(grp_compute_output_fu_669_buff_out_0_V_address1),
    .buff_out_0_V_ce1(grp_compute_output_fu_669_buff_out_0_V_ce1),
    .buff_out_0_V_we1(grp_compute_output_fu_669_buff_out_0_V_we1),
    .buff_out_0_V_d1(grp_compute_output_fu_669_buff_out_0_V_d1),
    .buff_out_1_V_address0(grp_compute_output_fu_669_buff_out_1_V_address0),
    .buff_out_1_V_ce0(grp_compute_output_fu_669_buff_out_1_V_ce0),
    .buff_out_1_V_we0(grp_compute_output_fu_669_buff_out_1_V_we0),
    .buff_out_1_V_d0(grp_compute_output_fu_669_buff_out_1_V_d0),
    .buff_out_1_V_q0(grp_compute_output_fu_669_buff_out_1_V_q0),
    .buff_out_1_V_address1(grp_compute_output_fu_669_buff_out_1_V_address1),
    .buff_out_1_V_ce1(grp_compute_output_fu_669_buff_out_1_V_ce1),
    .buff_out_1_V_we1(grp_compute_output_fu_669_buff_out_1_V_we1),
    .buff_out_1_V_d1(grp_compute_output_fu_669_buff_out_1_V_d1),
    .buff_out_2_V_address0(grp_compute_output_fu_669_buff_out_2_V_address0),
    .buff_out_2_V_ce0(grp_compute_output_fu_669_buff_out_2_V_ce0),
    .buff_out_2_V_we0(grp_compute_output_fu_669_buff_out_2_V_we0),
    .buff_out_2_V_d0(grp_compute_output_fu_669_buff_out_2_V_d0),
    .buff_out_2_V_q0(grp_compute_output_fu_669_buff_out_2_V_q0),
    .buff_out_2_V_address1(grp_compute_output_fu_669_buff_out_2_V_address1),
    .buff_out_2_V_ce1(grp_compute_output_fu_669_buff_out_2_V_ce1),
    .buff_out_2_V_we1(grp_compute_output_fu_669_buff_out_2_V_we1),
    .buff_out_2_V_d1(grp_compute_output_fu_669_buff_out_2_V_d1),
    .buff_out_3_V_address0(grp_compute_output_fu_669_buff_out_3_V_address0),
    .buff_out_3_V_ce0(grp_compute_output_fu_669_buff_out_3_V_ce0),
    .buff_out_3_V_we0(grp_compute_output_fu_669_buff_out_3_V_we0),
    .buff_out_3_V_d0(grp_compute_output_fu_669_buff_out_3_V_d0),
    .buff_out_3_V_q0(grp_compute_output_fu_669_buff_out_3_V_q0),
    .buff_out_3_V_address1(grp_compute_output_fu_669_buff_out_3_V_address1),
    .buff_out_3_V_ce1(grp_compute_output_fu_669_buff_out_3_V_ce1),
    .buff_out_3_V_we1(grp_compute_output_fu_669_buff_out_3_V_we1),
    .buff_out_3_V_d1(grp_compute_output_fu_669_buff_out_3_V_d1),
    .buff_out_4_V_address0(grp_compute_output_fu_669_buff_out_4_V_address0),
    .buff_out_4_V_ce0(grp_compute_output_fu_669_buff_out_4_V_ce0),
    .buff_out_4_V_we0(grp_compute_output_fu_669_buff_out_4_V_we0),
    .buff_out_4_V_d0(grp_compute_output_fu_669_buff_out_4_V_d0),
    .buff_out_4_V_q0(grp_compute_output_fu_669_buff_out_4_V_q0),
    .buff_out_4_V_address1(grp_compute_output_fu_669_buff_out_4_V_address1),
    .buff_out_4_V_ce1(grp_compute_output_fu_669_buff_out_4_V_ce1),
    .buff_out_4_V_we1(grp_compute_output_fu_669_buff_out_4_V_we1),
    .buff_out_4_V_d1(grp_compute_output_fu_669_buff_out_4_V_d1),
    .buff_out_5_V_address0(grp_compute_output_fu_669_buff_out_5_V_address0),
    .buff_out_5_V_ce0(grp_compute_output_fu_669_buff_out_5_V_ce0),
    .buff_out_5_V_we0(grp_compute_output_fu_669_buff_out_5_V_we0),
    .buff_out_5_V_d0(grp_compute_output_fu_669_buff_out_5_V_d0),
    .buff_out_5_V_q0(grp_compute_output_fu_669_buff_out_5_V_q0),
    .buff_out_5_V_address1(grp_compute_output_fu_669_buff_out_5_V_address1),
    .buff_out_5_V_ce1(grp_compute_output_fu_669_buff_out_5_V_ce1),
    .buff_out_5_V_we1(grp_compute_output_fu_669_buff_out_5_V_we1),
    .buff_out_5_V_d1(grp_compute_output_fu_669_buff_out_5_V_d1),
    .buff_out_6_V_address0(grp_compute_output_fu_669_buff_out_6_V_address0),
    .buff_out_6_V_ce0(grp_compute_output_fu_669_buff_out_6_V_ce0),
    .buff_out_6_V_we0(grp_compute_output_fu_669_buff_out_6_V_we0),
    .buff_out_6_V_d0(grp_compute_output_fu_669_buff_out_6_V_d0),
    .buff_out_6_V_q0(grp_compute_output_fu_669_buff_out_6_V_q0),
    .buff_out_6_V_address1(grp_compute_output_fu_669_buff_out_6_V_address1),
    .buff_out_6_V_ce1(grp_compute_output_fu_669_buff_out_6_V_ce1),
    .buff_out_6_V_we1(grp_compute_output_fu_669_buff_out_6_V_we1),
    .buff_out_6_V_d1(grp_compute_output_fu_669_buff_out_6_V_d1),
    .buff_out_7_V_address0(grp_compute_output_fu_669_buff_out_7_V_address0),
    .buff_out_7_V_ce0(grp_compute_output_fu_669_buff_out_7_V_ce0),
    .buff_out_7_V_we0(grp_compute_output_fu_669_buff_out_7_V_we0),
    .buff_out_7_V_d0(grp_compute_output_fu_669_buff_out_7_V_d0),
    .buff_out_7_V_q0(grp_compute_output_fu_669_buff_out_7_V_q0),
    .buff_out_7_V_address1(grp_compute_output_fu_669_buff_out_7_V_address1),
    .buff_out_7_V_ce1(grp_compute_output_fu_669_buff_out_7_V_ce1),
    .buff_out_7_V_we1(grp_compute_output_fu_669_buff_out_7_V_we1),
    .buff_out_7_V_d1(grp_compute_output_fu_669_buff_out_7_V_d1),
    .buff_out_8_V_address0(grp_compute_output_fu_669_buff_out_8_V_address0),
    .buff_out_8_V_ce0(grp_compute_output_fu_669_buff_out_8_V_ce0),
    .buff_out_8_V_we0(grp_compute_output_fu_669_buff_out_8_V_we0),
    .buff_out_8_V_d0(grp_compute_output_fu_669_buff_out_8_V_d0),
    .buff_out_8_V_q0(grp_compute_output_fu_669_buff_out_8_V_q0),
    .buff_out_8_V_address1(grp_compute_output_fu_669_buff_out_8_V_address1),
    .buff_out_8_V_ce1(grp_compute_output_fu_669_buff_out_8_V_ce1),
    .buff_out_8_V_we1(grp_compute_output_fu_669_buff_out_8_V_we1),
    .buff_out_8_V_d1(grp_compute_output_fu_669_buff_out_8_V_d1),
    .buff_out_9_V_address0(grp_compute_output_fu_669_buff_out_9_V_address0),
    .buff_out_9_V_ce0(grp_compute_output_fu_669_buff_out_9_V_ce0),
    .buff_out_9_V_we0(grp_compute_output_fu_669_buff_out_9_V_we0),
    .buff_out_9_V_d0(grp_compute_output_fu_669_buff_out_9_V_d0),
    .buff_out_9_V_q0(grp_compute_output_fu_669_buff_out_9_V_q0),
    .buff_out_9_V_address1(grp_compute_output_fu_669_buff_out_9_V_address1),
    .buff_out_9_V_ce1(grp_compute_output_fu_669_buff_out_9_V_ce1),
    .buff_out_9_V_we1(grp_compute_output_fu_669_buff_out_9_V_we1),
    .buff_out_9_V_d1(grp_compute_output_fu_669_buff_out_9_V_d1),
    .buff_out_10_V_address0(grp_compute_output_fu_669_buff_out_10_V_address0),
    .buff_out_10_V_ce0(grp_compute_output_fu_669_buff_out_10_V_ce0),
    .buff_out_10_V_we0(grp_compute_output_fu_669_buff_out_10_V_we0),
    .buff_out_10_V_d0(grp_compute_output_fu_669_buff_out_10_V_d0),
    .buff_out_10_V_q0(grp_compute_output_fu_669_buff_out_10_V_q0),
    .buff_out_10_V_address1(grp_compute_output_fu_669_buff_out_10_V_address1),
    .buff_out_10_V_ce1(grp_compute_output_fu_669_buff_out_10_V_ce1),
    .buff_out_10_V_we1(grp_compute_output_fu_669_buff_out_10_V_we1),
    .buff_out_10_V_d1(grp_compute_output_fu_669_buff_out_10_V_d1),
    .buff_out_11_V_address0(grp_compute_output_fu_669_buff_out_11_V_address0),
    .buff_out_11_V_ce0(grp_compute_output_fu_669_buff_out_11_V_ce0),
    .buff_out_11_V_we0(grp_compute_output_fu_669_buff_out_11_V_we0),
    .buff_out_11_V_d0(grp_compute_output_fu_669_buff_out_11_V_d0),
    .buff_out_11_V_q0(grp_compute_output_fu_669_buff_out_11_V_q0),
    .buff_out_11_V_address1(grp_compute_output_fu_669_buff_out_11_V_address1),
    .buff_out_11_V_ce1(grp_compute_output_fu_669_buff_out_11_V_ce1),
    .buff_out_11_V_we1(grp_compute_output_fu_669_buff_out_11_V_we1),
    .buff_out_11_V_d1(grp_compute_output_fu_669_buff_out_11_V_d1),
    .buff_out_12_V_address0(grp_compute_output_fu_669_buff_out_12_V_address0),
    .buff_out_12_V_ce0(grp_compute_output_fu_669_buff_out_12_V_ce0),
    .buff_out_12_V_we0(grp_compute_output_fu_669_buff_out_12_V_we0),
    .buff_out_12_V_d0(grp_compute_output_fu_669_buff_out_12_V_d0),
    .buff_out_12_V_q0(grp_compute_output_fu_669_buff_out_12_V_q0),
    .buff_out_12_V_address1(grp_compute_output_fu_669_buff_out_12_V_address1),
    .buff_out_12_V_ce1(grp_compute_output_fu_669_buff_out_12_V_ce1),
    .buff_out_12_V_we1(grp_compute_output_fu_669_buff_out_12_V_we1),
    .buff_out_12_V_d1(grp_compute_output_fu_669_buff_out_12_V_d1),
    .buff_out_13_V_address0(grp_compute_output_fu_669_buff_out_13_V_address0),
    .buff_out_13_V_ce0(grp_compute_output_fu_669_buff_out_13_V_ce0),
    .buff_out_13_V_we0(grp_compute_output_fu_669_buff_out_13_V_we0),
    .buff_out_13_V_d0(grp_compute_output_fu_669_buff_out_13_V_d0),
    .buff_out_13_V_q0(grp_compute_output_fu_669_buff_out_13_V_q0),
    .buff_out_13_V_address1(grp_compute_output_fu_669_buff_out_13_V_address1),
    .buff_out_13_V_ce1(grp_compute_output_fu_669_buff_out_13_V_ce1),
    .buff_out_13_V_we1(grp_compute_output_fu_669_buff_out_13_V_we1),
    .buff_out_13_V_d1(grp_compute_output_fu_669_buff_out_13_V_d1),
    .buff_out_14_V_address0(grp_compute_output_fu_669_buff_out_14_V_address0),
    .buff_out_14_V_ce0(grp_compute_output_fu_669_buff_out_14_V_ce0),
    .buff_out_14_V_we0(grp_compute_output_fu_669_buff_out_14_V_we0),
    .buff_out_14_V_d0(grp_compute_output_fu_669_buff_out_14_V_d0),
    .buff_out_14_V_q0(grp_compute_output_fu_669_buff_out_14_V_q0),
    .buff_out_14_V_address1(grp_compute_output_fu_669_buff_out_14_V_address1),
    .buff_out_14_V_ce1(grp_compute_output_fu_669_buff_out_14_V_ce1),
    .buff_out_14_V_we1(grp_compute_output_fu_669_buff_out_14_V_we1),
    .buff_out_14_V_d1(grp_compute_output_fu_669_buff_out_14_V_d1),
    .buff_out_15_V_address0(grp_compute_output_fu_669_buff_out_15_V_address0),
    .buff_out_15_V_ce0(grp_compute_output_fu_669_buff_out_15_V_ce0),
    .buff_out_15_V_we0(grp_compute_output_fu_669_buff_out_15_V_we0),
    .buff_out_15_V_d0(grp_compute_output_fu_669_buff_out_15_V_d0),
    .buff_out_15_V_q0(grp_compute_output_fu_669_buff_out_15_V_q0),
    .buff_out_15_V_address1(grp_compute_output_fu_669_buff_out_15_V_address1),
    .buff_out_15_V_ce1(grp_compute_output_fu_669_buff_out_15_V_ce1),
    .buff_out_15_V_we1(grp_compute_output_fu_669_buff_out_15_V_we1),
    .buff_out_15_V_d1(grp_compute_output_fu_669_buff_out_15_V_d1),
    .bias_buff_V_address0(grp_compute_output_fu_669_bias_buff_V_address0),
    .bias_buff_V_ce0(grp_compute_output_fu_669_bias_buff_V_ce0),
    .bias_buff_V_q0(bias_buff_0_V_q0),
    .bias_buff_V16_address0(grp_compute_output_fu_669_bias_buff_V16_address0),
    .bias_buff_V16_ce0(grp_compute_output_fu_669_bias_buff_V16_ce0),
    .bias_buff_V16_q0(bias_buff_1_V_q0),
    .bias_buff_V17_address0(grp_compute_output_fu_669_bias_buff_V17_address0),
    .bias_buff_V17_ce0(grp_compute_output_fu_669_bias_buff_V17_ce0),
    .bias_buff_V17_q0(bias_buff_2_V_q0),
    .bias_buff_V18_address0(grp_compute_output_fu_669_bias_buff_V18_address0),
    .bias_buff_V18_ce0(grp_compute_output_fu_669_bias_buff_V18_ce0),
    .bias_buff_V18_q0(bias_buff_3_V_q0),
    .bias_buff_V19_address0(grp_compute_output_fu_669_bias_buff_V19_address0),
    .bias_buff_V19_ce0(grp_compute_output_fu_669_bias_buff_V19_ce0),
    .bias_buff_V19_q0(bias_buff_4_V_q0),
    .bias_buff_V20_address0(grp_compute_output_fu_669_bias_buff_V20_address0),
    .bias_buff_V20_ce0(grp_compute_output_fu_669_bias_buff_V20_ce0),
    .bias_buff_V20_q0(bias_buff_5_V_q0),
    .bias_buff_V21_address0(grp_compute_output_fu_669_bias_buff_V21_address0),
    .bias_buff_V21_ce0(grp_compute_output_fu_669_bias_buff_V21_ce0),
    .bias_buff_V21_q0(bias_buff_6_V_q0),
    .bias_buff_V22_address0(grp_compute_output_fu_669_bias_buff_V22_address0),
    .bias_buff_V22_ce0(grp_compute_output_fu_669_bias_buff_V22_ce0),
    .bias_buff_V22_q0(bias_buff_7_V_q0),
    .bias_buff_V23_address0(grp_compute_output_fu_669_bias_buff_V23_address0),
    .bias_buff_V23_ce0(grp_compute_output_fu_669_bias_buff_V23_ce0),
    .bias_buff_V23_q0(bias_buff_8_V_q0),
    .bias_buff_V24_address0(grp_compute_output_fu_669_bias_buff_V24_address0),
    .bias_buff_V24_ce0(grp_compute_output_fu_669_bias_buff_V24_ce0),
    .bias_buff_V24_q0(bias_buff_9_V_q0),
    .bias_buff_V25_address0(grp_compute_output_fu_669_bias_buff_V25_address0),
    .bias_buff_V25_ce0(grp_compute_output_fu_669_bias_buff_V25_ce0),
    .bias_buff_V25_q0(bias_buff_10_V_q0),
    .bias_buff_V26_address0(grp_compute_output_fu_669_bias_buff_V26_address0),
    .bias_buff_V26_ce0(grp_compute_output_fu_669_bias_buff_V26_ce0),
    .bias_buff_V26_q0(bias_buff_11_V_q0),
    .bias_buff_V27_address0(grp_compute_output_fu_669_bias_buff_V27_address0),
    .bias_buff_V27_ce0(grp_compute_output_fu_669_bias_buff_V27_ce0),
    .bias_buff_V27_q0(bias_buff_12_V_q0),
    .bias_buff_V28_address0(grp_compute_output_fu_669_bias_buff_V28_address0),
    .bias_buff_V28_ce0(grp_compute_output_fu_669_bias_buff_V28_ce0),
    .bias_buff_V28_q0(bias_buff_13_V_q0),
    .bias_buff_V29_address0(grp_compute_output_fu_669_bias_buff_V29_address0),
    .bias_buff_V29_ce0(grp_compute_output_fu_669_bias_buff_V29_ce0),
    .bias_buff_V29_q0(bias_buff_14_V_q0),
    .bias_buff_V30_address0(grp_compute_output_fu_669_bias_buff_V30_address0),
    .bias_buff_V30_ce0(grp_compute_output_fu_669_bias_buff_V30_ce0),
    .bias_buff_V30_q0(bias_buff_15_V_q0),
    .bias_buff_V_offset(grp_compute_output_fu_669_bias_buff_V_offset),
    .ch_in(ch_in_read_reg_967),
    .m(grp_compute_output_fu_669_m),
    .p(grp_compute_output_fu_669_p),
    .size(size_read_reg_954)
);

write_back grp_write_back_fu_719(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_write_back_fu_719_ap_start),
    .ap_done(grp_write_back_fu_719_ap_done),
    .ap_idle(grp_write_back_fu_719_ap_idle),
    .ap_ready(grp_write_back_fu_719_ap_ready),
    .m_axi_out_V_AWVALID(grp_write_back_fu_719_m_axi_out_V_AWVALID),
    .m_axi_out_V_AWREADY(OUT_r_AWREADY),
    .m_axi_out_V_AWADDR(grp_write_back_fu_719_m_axi_out_V_AWADDR),
    .m_axi_out_V_AWID(grp_write_back_fu_719_m_axi_out_V_AWID),
    .m_axi_out_V_AWLEN(grp_write_back_fu_719_m_axi_out_V_AWLEN),
    .m_axi_out_V_AWSIZE(grp_write_back_fu_719_m_axi_out_V_AWSIZE),
    .m_axi_out_V_AWBURST(grp_write_back_fu_719_m_axi_out_V_AWBURST),
    .m_axi_out_V_AWLOCK(grp_write_back_fu_719_m_axi_out_V_AWLOCK),
    .m_axi_out_V_AWCACHE(grp_write_back_fu_719_m_axi_out_V_AWCACHE),
    .m_axi_out_V_AWPROT(grp_write_back_fu_719_m_axi_out_V_AWPROT),
    .m_axi_out_V_AWQOS(grp_write_back_fu_719_m_axi_out_V_AWQOS),
    .m_axi_out_V_AWREGION(grp_write_back_fu_719_m_axi_out_V_AWREGION),
    .m_axi_out_V_AWUSER(grp_write_back_fu_719_m_axi_out_V_AWUSER),
    .m_axi_out_V_WVALID(grp_write_back_fu_719_m_axi_out_V_WVALID),
    .m_axi_out_V_WREADY(OUT_r_WREADY),
    .m_axi_out_V_WDATA(grp_write_back_fu_719_m_axi_out_V_WDATA),
    .m_axi_out_V_WSTRB(grp_write_back_fu_719_m_axi_out_V_WSTRB),
    .m_axi_out_V_WLAST(grp_write_back_fu_719_m_axi_out_V_WLAST),
    .m_axi_out_V_WID(grp_write_back_fu_719_m_axi_out_V_WID),
    .m_axi_out_V_WUSER(grp_write_back_fu_719_m_axi_out_V_WUSER),
    .m_axi_out_V_ARVALID(grp_write_back_fu_719_m_axi_out_V_ARVALID),
    .m_axi_out_V_ARREADY(1'b0),
    .m_axi_out_V_ARADDR(grp_write_back_fu_719_m_axi_out_V_ARADDR),
    .m_axi_out_V_ARID(grp_write_back_fu_719_m_axi_out_V_ARID),
    .m_axi_out_V_ARLEN(grp_write_back_fu_719_m_axi_out_V_ARLEN),
    .m_axi_out_V_ARSIZE(grp_write_back_fu_719_m_axi_out_V_ARSIZE),
    .m_axi_out_V_ARBURST(grp_write_back_fu_719_m_axi_out_V_ARBURST),
    .m_axi_out_V_ARLOCK(grp_write_back_fu_719_m_axi_out_V_ARLOCK),
    .m_axi_out_V_ARCACHE(grp_write_back_fu_719_m_axi_out_V_ARCACHE),
    .m_axi_out_V_ARPROT(grp_write_back_fu_719_m_axi_out_V_ARPROT),
    .m_axi_out_V_ARQOS(grp_write_back_fu_719_m_axi_out_V_ARQOS),
    .m_axi_out_V_ARREGION(grp_write_back_fu_719_m_axi_out_V_ARREGION),
    .m_axi_out_V_ARUSER(grp_write_back_fu_719_m_axi_out_V_ARUSER),
    .m_axi_out_V_RVALID(1'b0),
    .m_axi_out_V_RREADY(grp_write_back_fu_719_m_axi_out_V_RREADY),
    .m_axi_out_V_RDATA(16'd0),
    .m_axi_out_V_RLAST(1'b0),
    .m_axi_out_V_RID(1'd0),
    .m_axi_out_V_RUSER(1'd0),
    .m_axi_out_V_RRESP(2'd0),
    .m_axi_out_V_BVALID(OUT_r_BVALID),
    .m_axi_out_V_BREADY(grp_write_back_fu_719_m_axi_out_V_BREADY),
    .m_axi_out_V_BRESP(OUT_r_BRESP),
    .m_axi_out_V_BID(OUT_r_BID),
    .m_axi_out_V_BUSER(OUT_r_BUSER),
    .out_V_offset(out_V7_reg_972),
    .buff_out_0_V_address0(grp_write_back_fu_719_buff_out_0_V_address0),
    .buff_out_0_V_ce0(grp_write_back_fu_719_buff_out_0_V_ce0),
    .buff_out_0_V_q0(grp_write_back_fu_719_buff_out_0_V_q0),
    .buff_out_0_V_address1(grp_write_back_fu_719_buff_out_0_V_address1),
    .buff_out_0_V_ce1(grp_write_back_fu_719_buff_out_0_V_ce1),
    .buff_out_0_V_q1(grp_write_back_fu_719_buff_out_0_V_q1),
    .buff_out_1_V_address0(grp_write_back_fu_719_buff_out_1_V_address0),
    .buff_out_1_V_ce0(grp_write_back_fu_719_buff_out_1_V_ce0),
    .buff_out_1_V_q0(grp_write_back_fu_719_buff_out_1_V_q0),
    .buff_out_1_V_address1(grp_write_back_fu_719_buff_out_1_V_address1),
    .buff_out_1_V_ce1(grp_write_back_fu_719_buff_out_1_V_ce1),
    .buff_out_1_V_q1(grp_write_back_fu_719_buff_out_1_V_q1),
    .buff_out_2_V_address0(grp_write_back_fu_719_buff_out_2_V_address0),
    .buff_out_2_V_ce0(grp_write_back_fu_719_buff_out_2_V_ce0),
    .buff_out_2_V_q0(grp_write_back_fu_719_buff_out_2_V_q0),
    .buff_out_2_V_address1(grp_write_back_fu_719_buff_out_2_V_address1),
    .buff_out_2_V_ce1(grp_write_back_fu_719_buff_out_2_V_ce1),
    .buff_out_2_V_q1(grp_write_back_fu_719_buff_out_2_V_q1),
    .buff_out_3_V_address0(grp_write_back_fu_719_buff_out_3_V_address0),
    .buff_out_3_V_ce0(grp_write_back_fu_719_buff_out_3_V_ce0),
    .buff_out_3_V_q0(grp_write_back_fu_719_buff_out_3_V_q0),
    .buff_out_3_V_address1(grp_write_back_fu_719_buff_out_3_V_address1),
    .buff_out_3_V_ce1(grp_write_back_fu_719_buff_out_3_V_ce1),
    .buff_out_3_V_q1(grp_write_back_fu_719_buff_out_3_V_q1),
    .buff_out_4_V_address0(grp_write_back_fu_719_buff_out_4_V_address0),
    .buff_out_4_V_ce0(grp_write_back_fu_719_buff_out_4_V_ce0),
    .buff_out_4_V_q0(grp_write_back_fu_719_buff_out_4_V_q0),
    .buff_out_4_V_address1(grp_write_back_fu_719_buff_out_4_V_address1),
    .buff_out_4_V_ce1(grp_write_back_fu_719_buff_out_4_V_ce1),
    .buff_out_4_V_q1(grp_write_back_fu_719_buff_out_4_V_q1),
    .buff_out_5_V_address0(grp_write_back_fu_719_buff_out_5_V_address0),
    .buff_out_5_V_ce0(grp_write_back_fu_719_buff_out_5_V_ce0),
    .buff_out_5_V_q0(grp_write_back_fu_719_buff_out_5_V_q0),
    .buff_out_5_V_address1(grp_write_back_fu_719_buff_out_5_V_address1),
    .buff_out_5_V_ce1(grp_write_back_fu_719_buff_out_5_V_ce1),
    .buff_out_5_V_q1(grp_write_back_fu_719_buff_out_5_V_q1),
    .buff_out_6_V_address0(grp_write_back_fu_719_buff_out_6_V_address0),
    .buff_out_6_V_ce0(grp_write_back_fu_719_buff_out_6_V_ce0),
    .buff_out_6_V_q0(grp_write_back_fu_719_buff_out_6_V_q0),
    .buff_out_6_V_address1(grp_write_back_fu_719_buff_out_6_V_address1),
    .buff_out_6_V_ce1(grp_write_back_fu_719_buff_out_6_V_ce1),
    .buff_out_6_V_q1(grp_write_back_fu_719_buff_out_6_V_q1),
    .buff_out_7_V_address0(grp_write_back_fu_719_buff_out_7_V_address0),
    .buff_out_7_V_ce0(grp_write_back_fu_719_buff_out_7_V_ce0),
    .buff_out_7_V_q0(grp_write_back_fu_719_buff_out_7_V_q0),
    .buff_out_7_V_address1(grp_write_back_fu_719_buff_out_7_V_address1),
    .buff_out_7_V_ce1(grp_write_back_fu_719_buff_out_7_V_ce1),
    .buff_out_7_V_q1(grp_write_back_fu_719_buff_out_7_V_q1),
    .buff_out_8_V_address0(grp_write_back_fu_719_buff_out_8_V_address0),
    .buff_out_8_V_ce0(grp_write_back_fu_719_buff_out_8_V_ce0),
    .buff_out_8_V_q0(grp_write_back_fu_719_buff_out_8_V_q0),
    .buff_out_8_V_address1(grp_write_back_fu_719_buff_out_8_V_address1),
    .buff_out_8_V_ce1(grp_write_back_fu_719_buff_out_8_V_ce1),
    .buff_out_8_V_q1(grp_write_back_fu_719_buff_out_8_V_q1),
    .buff_out_9_V_address0(grp_write_back_fu_719_buff_out_9_V_address0),
    .buff_out_9_V_ce0(grp_write_back_fu_719_buff_out_9_V_ce0),
    .buff_out_9_V_q0(grp_write_back_fu_719_buff_out_9_V_q0),
    .buff_out_9_V_address1(grp_write_back_fu_719_buff_out_9_V_address1),
    .buff_out_9_V_ce1(grp_write_back_fu_719_buff_out_9_V_ce1),
    .buff_out_9_V_q1(grp_write_back_fu_719_buff_out_9_V_q1),
    .buff_out_10_V_address0(grp_write_back_fu_719_buff_out_10_V_address0),
    .buff_out_10_V_ce0(grp_write_back_fu_719_buff_out_10_V_ce0),
    .buff_out_10_V_q0(grp_write_back_fu_719_buff_out_10_V_q0),
    .buff_out_10_V_address1(grp_write_back_fu_719_buff_out_10_V_address1),
    .buff_out_10_V_ce1(grp_write_back_fu_719_buff_out_10_V_ce1),
    .buff_out_10_V_q1(grp_write_back_fu_719_buff_out_10_V_q1),
    .buff_out_11_V_address0(grp_write_back_fu_719_buff_out_11_V_address0),
    .buff_out_11_V_ce0(grp_write_back_fu_719_buff_out_11_V_ce0),
    .buff_out_11_V_q0(grp_write_back_fu_719_buff_out_11_V_q0),
    .buff_out_11_V_address1(grp_write_back_fu_719_buff_out_11_V_address1),
    .buff_out_11_V_ce1(grp_write_back_fu_719_buff_out_11_V_ce1),
    .buff_out_11_V_q1(grp_write_back_fu_719_buff_out_11_V_q1),
    .buff_out_12_V_address0(grp_write_back_fu_719_buff_out_12_V_address0),
    .buff_out_12_V_ce0(grp_write_back_fu_719_buff_out_12_V_ce0),
    .buff_out_12_V_q0(grp_write_back_fu_719_buff_out_12_V_q0),
    .buff_out_12_V_address1(grp_write_back_fu_719_buff_out_12_V_address1),
    .buff_out_12_V_ce1(grp_write_back_fu_719_buff_out_12_V_ce1),
    .buff_out_12_V_q1(grp_write_back_fu_719_buff_out_12_V_q1),
    .buff_out_13_V_address0(grp_write_back_fu_719_buff_out_13_V_address0),
    .buff_out_13_V_ce0(grp_write_back_fu_719_buff_out_13_V_ce0),
    .buff_out_13_V_q0(grp_write_back_fu_719_buff_out_13_V_q0),
    .buff_out_13_V_address1(grp_write_back_fu_719_buff_out_13_V_address1),
    .buff_out_13_V_ce1(grp_write_back_fu_719_buff_out_13_V_ce1),
    .buff_out_13_V_q1(grp_write_back_fu_719_buff_out_13_V_q1),
    .buff_out_14_V_address0(grp_write_back_fu_719_buff_out_14_V_address0),
    .buff_out_14_V_ce0(grp_write_back_fu_719_buff_out_14_V_ce0),
    .buff_out_14_V_q0(grp_write_back_fu_719_buff_out_14_V_q0),
    .buff_out_14_V_address1(grp_write_back_fu_719_buff_out_14_V_address1),
    .buff_out_14_V_ce1(grp_write_back_fu_719_buff_out_14_V_ce1),
    .buff_out_14_V_q1(grp_write_back_fu_719_buff_out_14_V_q1),
    .buff_out_15_V_address0(grp_write_back_fu_719_buff_out_15_V_address0),
    .buff_out_15_V_ce0(grp_write_back_fu_719_buff_out_15_V_ce0),
    .buff_out_15_V_q0(grp_write_back_fu_719_buff_out_15_V_q0),
    .buff_out_15_V_address1(grp_write_back_fu_719_buff_out_15_V_address1),
    .buff_out_15_V_ce1(grp_write_back_fu_719_buff_out_15_V_ce1),
    .buff_out_15_V_q1(grp_write_back_fu_719_buff_out_15_V_q1),
    .m(m_assign_reg_632),
    .p(p_assign_reg_620),
    .size(size_read_reg_954),
    .ch_out(ch_out_read_reg_961),
    .pool(pool_read_reg_949)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_output_fu_669_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
            grp_compute_output_fu_669_ap_start_reg <= 1'b1;
        end else if ((grp_compute_output_fu_669_ap_ready == 1'b1)) begin
            grp_compute_output_fu_669_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_write_back_fu_719_ap_start_reg <= 1'b0;
    end else begin
        if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd1) & (icmp_ln171_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln171_fu_886_p2 == 1'd0) & (ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
            grp_write_back_fu_719_ap_start_reg <= 1'b1;
        end else if ((grp_write_back_fu_719_ap_ready == 1'b1)) begin
            grp_write_back_fu_719_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        m_assign_reg_632 <= m_reg_1042;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_output_fu_669_ap_done == 1'b1))) begin
        m_assign_reg_632 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        p_assign_reg_620 <= p_reg_1051;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_output_fu_669_ap_done == 1'b1))) begin
        p_assign_reg_620 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln165_fu_809_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln165_reg_609 <= add_ln165_fu_814_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        phi_ln165_reg_609 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        pp_0_reg_644 <= ap_phi_mux_pp_1_phi_fu_660_p4;
    end else if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_output_fu_669_ap_done == 1'b1))) begin
        pp_0_reg_644 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_addr_read_reg_1022 <= B_RDATA;
        tmp_5_reg_1013_pp0_iter1_reg <= tmp_5_reg_1013;
        trunc_ln165_1_reg_1018_pp0_iter1_reg <= trunc_ln165_1_reg_1018;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        B_addr_reg_977[30 : 0] <= empty_fu_771_p1[30 : 0];
        ch_in_read_reg_967 <= ch_in;
        ch_out_read_reg_961 <= ch_out;
        in_V1_reg_988 <= {{in_V[31:1]}};
        out_V7_reg_972 <= {{out_V[31:1]}};
        pool_read_reg_949 <= pool;
        size_read_reg_954 <= size;
        trunc_ln165_reg_993 <= trunc_ln165_fu_801_p1;
        weight_V3_reg_983 <= {{weight_V[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m_reg_1042 <= m_fu_870_p3;
        p_reg_1051 <= p_fu_878_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sext_ln175_reg_1060 <= sext_ln175_fu_944_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln165_fu_809_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_1013 <= {{phi_ln165_reg_609[30:4]}};
        trunc_ln165_1_reg_1018 <= trunc_ln165_1_fu_830_p1;
    end
end

always @ (*) begin
    if (((1'b1 == B_ARREADY) & (1'b1 == ap_CS_fsm_state2))) begin
        B_ARVALID = 1'b1;
    end else begin
        B_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_RREADY = 1'b1;
    end else begin
        B_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_blk_n_AR = m_axi_B_ARREADY;
    end else begin
        B_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_blk_n_R = m_axi_B_RVALID;
    end else begin
        B_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        IN_r_ARVALID = grp_compute_output_fu_669_m_axi_in_V_ARVALID;
    end else begin
        IN_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        IN_r_RREADY = grp_compute_output_fu_669_m_axi_in_V_RREADY;
    end else begin
        IN_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd1) & (icmp_ln171_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln171_fu_886_p2 == 1'd0) & (ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        OUT_r_AWVALID = grp_write_back_fu_719_m_axi_out_V_AWVALID;
    end else begin
        OUT_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd1) & (icmp_ln171_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln171_fu_886_p2 == 1'd0) & (ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        OUT_r_BREADY = grp_write_back_fu_719_m_axi_out_V_BREADY;
    end else begin
        OUT_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd1) & (icmp_ln171_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln171_fu_886_p2 == 1'd0) & (ap_phi_mux_pp_0_phi_fu_648_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        OUT_r_WVALID = grp_write_back_fu_719_m_axi_out_V_WVALID;
    end else begin
        OUT_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        W_ARVALID = grp_compute_output_fu_669_m_axi_weight_V_ARVALID;
    end else begin
        W_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        W_RREADY = grp_compute_output_fu_669_m_axi_weight_V_RREADY;
    end else begin
        W_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln165_fu_809_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((pp_0_reg_644 == 1'd0)) begin
            ap_phi_mux_pp_1_phi_fu_660_p4 = 1'd1;
        end else if ((pp_0_reg_644 == 1'd1)) begin
            ap_phi_mux_pp_1_phi_fu_660_p4 = 1'd0;
        end else begin
            ap_phi_mux_pp_1_phi_fu_660_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_pp_1_phi_fu_660_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_0_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_0_V_address0 = grp_compute_output_fu_669_bias_buff_V_address0;
    end else begin
        bias_buff_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_0_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_0_V_ce0 = grp_compute_output_fu_669_bias_buff_V_ce0;
    end else begin
        bias_buff_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_0_V_we0 = 1'b1;
    end else begin
        bias_buff_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_10_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_10_V_address0 = grp_compute_output_fu_669_bias_buff_V25_address0;
    end else begin
        bias_buff_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_10_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_10_V_ce0 = grp_compute_output_fu_669_bias_buff_V25_ce0;
    end else begin
        bias_buff_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_10_V_we0 = 1'b1;
    end else begin
        bias_buff_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_11_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_11_V_address0 = grp_compute_output_fu_669_bias_buff_V26_address0;
    end else begin
        bias_buff_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_11_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_11_V_ce0 = grp_compute_output_fu_669_bias_buff_V26_ce0;
    end else begin
        bias_buff_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_11_V_we0 = 1'b1;
    end else begin
        bias_buff_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_12_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_12_V_address0 = grp_compute_output_fu_669_bias_buff_V27_address0;
    end else begin
        bias_buff_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_12_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_12_V_ce0 = grp_compute_output_fu_669_bias_buff_V27_ce0;
    end else begin
        bias_buff_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_12_V_we0 = 1'b1;
    end else begin
        bias_buff_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_13_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_13_V_address0 = grp_compute_output_fu_669_bias_buff_V28_address0;
    end else begin
        bias_buff_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_13_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_13_V_ce0 = grp_compute_output_fu_669_bias_buff_V28_ce0;
    end else begin
        bias_buff_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_13_V_we0 = 1'b1;
    end else begin
        bias_buff_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_14_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_14_V_address0 = grp_compute_output_fu_669_bias_buff_V29_address0;
    end else begin
        bias_buff_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_14_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_14_V_ce0 = grp_compute_output_fu_669_bias_buff_V29_ce0;
    end else begin
        bias_buff_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_14_V_we0 = 1'b1;
    end else begin
        bias_buff_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_15_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_15_V_address0 = grp_compute_output_fu_669_bias_buff_V30_address0;
    end else begin
        bias_buff_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_15_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_15_V_ce0 = grp_compute_output_fu_669_bias_buff_V30_ce0;
    end else begin
        bias_buff_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_15_V_we0 = 1'b1;
    end else begin
        bias_buff_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_1_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_1_V_address0 = grp_compute_output_fu_669_bias_buff_V16_address0;
    end else begin
        bias_buff_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_1_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_1_V_ce0 = grp_compute_output_fu_669_bias_buff_V16_ce0;
    end else begin
        bias_buff_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_1_V_we0 = 1'b1;
    end else begin
        bias_buff_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_2_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_2_V_address0 = grp_compute_output_fu_669_bias_buff_V17_address0;
    end else begin
        bias_buff_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_2_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_2_V_ce0 = grp_compute_output_fu_669_bias_buff_V17_ce0;
    end else begin
        bias_buff_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_2_V_we0 = 1'b1;
    end else begin
        bias_buff_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_3_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_3_V_address0 = grp_compute_output_fu_669_bias_buff_V18_address0;
    end else begin
        bias_buff_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_3_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_3_V_ce0 = grp_compute_output_fu_669_bias_buff_V18_ce0;
    end else begin
        bias_buff_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_3_V_we0 = 1'b1;
    end else begin
        bias_buff_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_4_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_4_V_address0 = grp_compute_output_fu_669_bias_buff_V19_address0;
    end else begin
        bias_buff_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_4_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_4_V_ce0 = grp_compute_output_fu_669_bias_buff_V19_ce0;
    end else begin
        bias_buff_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_4_V_we0 = 1'b1;
    end else begin
        bias_buff_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_5_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_5_V_address0 = grp_compute_output_fu_669_bias_buff_V20_address0;
    end else begin
        bias_buff_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_5_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_5_V_ce0 = grp_compute_output_fu_669_bias_buff_V20_ce0;
    end else begin
        bias_buff_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_5_V_we0 = 1'b1;
    end else begin
        bias_buff_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_6_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_6_V_address0 = grp_compute_output_fu_669_bias_buff_V21_address0;
    end else begin
        bias_buff_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_6_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_6_V_ce0 = grp_compute_output_fu_669_bias_buff_V21_ce0;
    end else begin
        bias_buff_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_6_V_we0 = 1'b1;
    end else begin
        bias_buff_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_7_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_7_V_address0 = grp_compute_output_fu_669_bias_buff_V22_address0;
    end else begin
        bias_buff_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_7_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_7_V_ce0 = grp_compute_output_fu_669_bias_buff_V22_ce0;
    end else begin
        bias_buff_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_7_V_we0 = 1'b1;
    end else begin
        bias_buff_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_8_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_8_V_address0 = grp_compute_output_fu_669_bias_buff_V23_address0;
    end else begin
        bias_buff_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_8_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_8_V_ce0 = grp_compute_output_fu_669_bias_buff_V23_ce0;
    end else begin
        bias_buff_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_8_V_we0 = 1'b1;
    end else begin
        bias_buff_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_9_V_address0 = zext_ln165_1_fu_834_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_9_V_address0 = grp_compute_output_fu_669_bias_buff_V24_address0;
    end else begin
        bias_buff_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_9_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        bias_buff_9_V_ce0 = grp_compute_output_fu_669_bias_buff_V24_ce0;
    end else begin
        bias_buff_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_1_reg_1018_pp0_iter1_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_buff_9_V_we0 = 1'b1;
    end else begin
        bias_buff_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_address0 = grp_write_back_fu_719_buff_out_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_address0 = grp_compute_output_fu_669_buff_out_0_V_address0;
    end else begin
        buff_out1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_address1 = grp_write_back_fu_719_buff_out_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_address1 = grp_compute_output_fu_669_buff_out_0_V_address1;
    end else begin
        buff_out1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_ce0 = grp_write_back_fu_719_buff_out_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_ce0 = grp_compute_output_fu_669_buff_out_0_V_ce0;
    end else begin
        buff_out1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_ce1 = grp_write_back_fu_719_buff_out_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_ce1 = grp_compute_output_fu_669_buff_out_0_V_ce1;
    end else begin
        buff_out1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_we0 = grp_compute_output_fu_669_buff_out_0_V_we0;
    end else begin
        buff_out1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_0_V_we1 = grp_compute_output_fu_669_buff_out_0_V_we1;
    end else begin
        buff_out1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_address0 = grp_write_back_fu_719_buff_out_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_address0 = grp_compute_output_fu_669_buff_out_10_V_address0;
    end else begin
        buff_out1_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_address1 = grp_write_back_fu_719_buff_out_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_address1 = grp_compute_output_fu_669_buff_out_10_V_address1;
    end else begin
        buff_out1_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_ce0 = grp_write_back_fu_719_buff_out_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_ce0 = grp_compute_output_fu_669_buff_out_10_V_ce0;
    end else begin
        buff_out1_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_ce1 = grp_write_back_fu_719_buff_out_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_ce1 = grp_compute_output_fu_669_buff_out_10_V_ce1;
    end else begin
        buff_out1_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_we0 = grp_compute_output_fu_669_buff_out_10_V_we0;
    end else begin
        buff_out1_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_10_V_we1 = grp_compute_output_fu_669_buff_out_10_V_we1;
    end else begin
        buff_out1_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_address0 = grp_write_back_fu_719_buff_out_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_address0 = grp_compute_output_fu_669_buff_out_11_V_address0;
    end else begin
        buff_out1_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_address1 = grp_write_back_fu_719_buff_out_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_address1 = grp_compute_output_fu_669_buff_out_11_V_address1;
    end else begin
        buff_out1_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_ce0 = grp_write_back_fu_719_buff_out_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_ce0 = grp_compute_output_fu_669_buff_out_11_V_ce0;
    end else begin
        buff_out1_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_ce1 = grp_write_back_fu_719_buff_out_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_ce1 = grp_compute_output_fu_669_buff_out_11_V_ce1;
    end else begin
        buff_out1_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_we0 = grp_compute_output_fu_669_buff_out_11_V_we0;
    end else begin
        buff_out1_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_11_V_we1 = grp_compute_output_fu_669_buff_out_11_V_we1;
    end else begin
        buff_out1_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_address0 = grp_write_back_fu_719_buff_out_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_address0 = grp_compute_output_fu_669_buff_out_12_V_address0;
    end else begin
        buff_out1_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_address1 = grp_write_back_fu_719_buff_out_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_address1 = grp_compute_output_fu_669_buff_out_12_V_address1;
    end else begin
        buff_out1_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_ce0 = grp_write_back_fu_719_buff_out_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_ce0 = grp_compute_output_fu_669_buff_out_12_V_ce0;
    end else begin
        buff_out1_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_ce1 = grp_write_back_fu_719_buff_out_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_ce1 = grp_compute_output_fu_669_buff_out_12_V_ce1;
    end else begin
        buff_out1_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_we0 = grp_compute_output_fu_669_buff_out_12_V_we0;
    end else begin
        buff_out1_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_12_V_we1 = grp_compute_output_fu_669_buff_out_12_V_we1;
    end else begin
        buff_out1_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_address0 = grp_write_back_fu_719_buff_out_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_address0 = grp_compute_output_fu_669_buff_out_13_V_address0;
    end else begin
        buff_out1_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_address1 = grp_write_back_fu_719_buff_out_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_address1 = grp_compute_output_fu_669_buff_out_13_V_address1;
    end else begin
        buff_out1_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_ce0 = grp_write_back_fu_719_buff_out_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_ce0 = grp_compute_output_fu_669_buff_out_13_V_ce0;
    end else begin
        buff_out1_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_ce1 = grp_write_back_fu_719_buff_out_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_ce1 = grp_compute_output_fu_669_buff_out_13_V_ce1;
    end else begin
        buff_out1_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_we0 = grp_compute_output_fu_669_buff_out_13_V_we0;
    end else begin
        buff_out1_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_13_V_we1 = grp_compute_output_fu_669_buff_out_13_V_we1;
    end else begin
        buff_out1_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_address0 = grp_write_back_fu_719_buff_out_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_address0 = grp_compute_output_fu_669_buff_out_14_V_address0;
    end else begin
        buff_out1_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_address1 = grp_write_back_fu_719_buff_out_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_address1 = grp_compute_output_fu_669_buff_out_14_V_address1;
    end else begin
        buff_out1_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_ce0 = grp_write_back_fu_719_buff_out_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_ce0 = grp_compute_output_fu_669_buff_out_14_V_ce0;
    end else begin
        buff_out1_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_ce1 = grp_write_back_fu_719_buff_out_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_ce1 = grp_compute_output_fu_669_buff_out_14_V_ce1;
    end else begin
        buff_out1_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_we0 = grp_compute_output_fu_669_buff_out_14_V_we0;
    end else begin
        buff_out1_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_14_V_we1 = grp_compute_output_fu_669_buff_out_14_V_we1;
    end else begin
        buff_out1_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_address0 = grp_write_back_fu_719_buff_out_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_address0 = grp_compute_output_fu_669_buff_out_15_V_address0;
    end else begin
        buff_out1_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_address1 = grp_write_back_fu_719_buff_out_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_address1 = grp_compute_output_fu_669_buff_out_15_V_address1;
    end else begin
        buff_out1_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_ce0 = grp_write_back_fu_719_buff_out_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_ce0 = grp_compute_output_fu_669_buff_out_15_V_ce0;
    end else begin
        buff_out1_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_ce1 = grp_write_back_fu_719_buff_out_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_ce1 = grp_compute_output_fu_669_buff_out_15_V_ce1;
    end else begin
        buff_out1_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_we0 = grp_compute_output_fu_669_buff_out_15_V_we0;
    end else begin
        buff_out1_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_15_V_we1 = grp_compute_output_fu_669_buff_out_15_V_we1;
    end else begin
        buff_out1_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_address0 = grp_write_back_fu_719_buff_out_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_address0 = grp_compute_output_fu_669_buff_out_1_V_address0;
    end else begin
        buff_out1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_address1 = grp_write_back_fu_719_buff_out_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_address1 = grp_compute_output_fu_669_buff_out_1_V_address1;
    end else begin
        buff_out1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_ce0 = grp_write_back_fu_719_buff_out_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_ce0 = grp_compute_output_fu_669_buff_out_1_V_ce0;
    end else begin
        buff_out1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_ce1 = grp_write_back_fu_719_buff_out_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_ce1 = grp_compute_output_fu_669_buff_out_1_V_ce1;
    end else begin
        buff_out1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_we0 = grp_compute_output_fu_669_buff_out_1_V_we0;
    end else begin
        buff_out1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_1_V_we1 = grp_compute_output_fu_669_buff_out_1_V_we1;
    end else begin
        buff_out1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_address0 = grp_write_back_fu_719_buff_out_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_address0 = grp_compute_output_fu_669_buff_out_2_V_address0;
    end else begin
        buff_out1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_address1 = grp_write_back_fu_719_buff_out_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_address1 = grp_compute_output_fu_669_buff_out_2_V_address1;
    end else begin
        buff_out1_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_ce0 = grp_write_back_fu_719_buff_out_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_ce0 = grp_compute_output_fu_669_buff_out_2_V_ce0;
    end else begin
        buff_out1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_ce1 = grp_write_back_fu_719_buff_out_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_ce1 = grp_compute_output_fu_669_buff_out_2_V_ce1;
    end else begin
        buff_out1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_we0 = grp_compute_output_fu_669_buff_out_2_V_we0;
    end else begin
        buff_out1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_2_V_we1 = grp_compute_output_fu_669_buff_out_2_V_we1;
    end else begin
        buff_out1_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_address0 = grp_write_back_fu_719_buff_out_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_address0 = grp_compute_output_fu_669_buff_out_3_V_address0;
    end else begin
        buff_out1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_address1 = grp_write_back_fu_719_buff_out_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_address1 = grp_compute_output_fu_669_buff_out_3_V_address1;
    end else begin
        buff_out1_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_ce0 = grp_write_back_fu_719_buff_out_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_ce0 = grp_compute_output_fu_669_buff_out_3_V_ce0;
    end else begin
        buff_out1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_ce1 = grp_write_back_fu_719_buff_out_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_ce1 = grp_compute_output_fu_669_buff_out_3_V_ce1;
    end else begin
        buff_out1_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_we0 = grp_compute_output_fu_669_buff_out_3_V_we0;
    end else begin
        buff_out1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_3_V_we1 = grp_compute_output_fu_669_buff_out_3_V_we1;
    end else begin
        buff_out1_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_address0 = grp_write_back_fu_719_buff_out_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_address0 = grp_compute_output_fu_669_buff_out_4_V_address0;
    end else begin
        buff_out1_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_address1 = grp_write_back_fu_719_buff_out_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_address1 = grp_compute_output_fu_669_buff_out_4_V_address1;
    end else begin
        buff_out1_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_ce0 = grp_write_back_fu_719_buff_out_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_ce0 = grp_compute_output_fu_669_buff_out_4_V_ce0;
    end else begin
        buff_out1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_ce1 = grp_write_back_fu_719_buff_out_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_ce1 = grp_compute_output_fu_669_buff_out_4_V_ce1;
    end else begin
        buff_out1_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_we0 = grp_compute_output_fu_669_buff_out_4_V_we0;
    end else begin
        buff_out1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_4_V_we1 = grp_compute_output_fu_669_buff_out_4_V_we1;
    end else begin
        buff_out1_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_address0 = grp_write_back_fu_719_buff_out_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_address0 = grp_compute_output_fu_669_buff_out_5_V_address0;
    end else begin
        buff_out1_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_address1 = grp_write_back_fu_719_buff_out_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_address1 = grp_compute_output_fu_669_buff_out_5_V_address1;
    end else begin
        buff_out1_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_ce0 = grp_write_back_fu_719_buff_out_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_ce0 = grp_compute_output_fu_669_buff_out_5_V_ce0;
    end else begin
        buff_out1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_ce1 = grp_write_back_fu_719_buff_out_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_ce1 = grp_compute_output_fu_669_buff_out_5_V_ce1;
    end else begin
        buff_out1_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_we0 = grp_compute_output_fu_669_buff_out_5_V_we0;
    end else begin
        buff_out1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_5_V_we1 = grp_compute_output_fu_669_buff_out_5_V_we1;
    end else begin
        buff_out1_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_address0 = grp_write_back_fu_719_buff_out_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_address0 = grp_compute_output_fu_669_buff_out_6_V_address0;
    end else begin
        buff_out1_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_address1 = grp_write_back_fu_719_buff_out_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_address1 = grp_compute_output_fu_669_buff_out_6_V_address1;
    end else begin
        buff_out1_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_ce0 = grp_write_back_fu_719_buff_out_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_ce0 = grp_compute_output_fu_669_buff_out_6_V_ce0;
    end else begin
        buff_out1_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_ce1 = grp_write_back_fu_719_buff_out_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_ce1 = grp_compute_output_fu_669_buff_out_6_V_ce1;
    end else begin
        buff_out1_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_we0 = grp_compute_output_fu_669_buff_out_6_V_we0;
    end else begin
        buff_out1_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_6_V_we1 = grp_compute_output_fu_669_buff_out_6_V_we1;
    end else begin
        buff_out1_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_address0 = grp_write_back_fu_719_buff_out_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_address0 = grp_compute_output_fu_669_buff_out_7_V_address0;
    end else begin
        buff_out1_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_address1 = grp_write_back_fu_719_buff_out_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_address1 = grp_compute_output_fu_669_buff_out_7_V_address1;
    end else begin
        buff_out1_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_ce0 = grp_write_back_fu_719_buff_out_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_ce0 = grp_compute_output_fu_669_buff_out_7_V_ce0;
    end else begin
        buff_out1_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_ce1 = grp_write_back_fu_719_buff_out_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_ce1 = grp_compute_output_fu_669_buff_out_7_V_ce1;
    end else begin
        buff_out1_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_we0 = grp_compute_output_fu_669_buff_out_7_V_we0;
    end else begin
        buff_out1_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_7_V_we1 = grp_compute_output_fu_669_buff_out_7_V_we1;
    end else begin
        buff_out1_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_address0 = grp_write_back_fu_719_buff_out_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_address0 = grp_compute_output_fu_669_buff_out_8_V_address0;
    end else begin
        buff_out1_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_address1 = grp_write_back_fu_719_buff_out_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_address1 = grp_compute_output_fu_669_buff_out_8_V_address1;
    end else begin
        buff_out1_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_ce0 = grp_write_back_fu_719_buff_out_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_ce0 = grp_compute_output_fu_669_buff_out_8_V_ce0;
    end else begin
        buff_out1_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_ce1 = grp_write_back_fu_719_buff_out_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_ce1 = grp_compute_output_fu_669_buff_out_8_V_ce1;
    end else begin
        buff_out1_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_we0 = grp_compute_output_fu_669_buff_out_8_V_we0;
    end else begin
        buff_out1_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_8_V_we1 = grp_compute_output_fu_669_buff_out_8_V_we1;
    end else begin
        buff_out1_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_address0 = grp_write_back_fu_719_buff_out_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_address0 = grp_compute_output_fu_669_buff_out_9_V_address0;
    end else begin
        buff_out1_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_address1 = grp_write_back_fu_719_buff_out_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_address1 = grp_compute_output_fu_669_buff_out_9_V_address1;
    end else begin
        buff_out1_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_ce0 = grp_write_back_fu_719_buff_out_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_ce0 = grp_compute_output_fu_669_buff_out_9_V_ce0;
    end else begin
        buff_out1_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_ce1 = grp_write_back_fu_719_buff_out_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_ce1 = grp_compute_output_fu_669_buff_out_9_V_ce1;
    end else begin
        buff_out1_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_we0 = grp_compute_output_fu_669_buff_out_9_V_we0;
    end else begin
        buff_out1_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out1_9_V_we1 = grp_compute_output_fu_669_buff_out_9_V_we1;
    end else begin
        buff_out1_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_0_V_address0 = grp_write_back_fu_719_buff_out_0_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_address0 = grp_compute_output_fu_669_buff_out_0_V_address0;
    end else begin
        buff_out2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_0_V_address1 = grp_write_back_fu_719_buff_out_0_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_address1 = grp_compute_output_fu_669_buff_out_0_V_address1;
    end else begin
        buff_out2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_0_V_ce0 = grp_write_back_fu_719_buff_out_0_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_ce0 = grp_compute_output_fu_669_buff_out_0_V_ce0;
    end else begin
        buff_out2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_0_V_ce1 = grp_write_back_fu_719_buff_out_0_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_ce1 = grp_compute_output_fu_669_buff_out_0_V_ce1;
    end else begin
        buff_out2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_we0 = grp_compute_output_fu_669_buff_out_0_V_we0;
    end else begin
        buff_out2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_0_V_we1 = grp_compute_output_fu_669_buff_out_0_V_we1;
    end else begin
        buff_out2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_10_V_address0 = grp_write_back_fu_719_buff_out_10_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_address0 = grp_compute_output_fu_669_buff_out_10_V_address0;
    end else begin
        buff_out2_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_10_V_address1 = grp_write_back_fu_719_buff_out_10_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_address1 = grp_compute_output_fu_669_buff_out_10_V_address1;
    end else begin
        buff_out2_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_10_V_ce0 = grp_write_back_fu_719_buff_out_10_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_ce0 = grp_compute_output_fu_669_buff_out_10_V_ce0;
    end else begin
        buff_out2_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_10_V_ce1 = grp_write_back_fu_719_buff_out_10_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_ce1 = grp_compute_output_fu_669_buff_out_10_V_ce1;
    end else begin
        buff_out2_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_we0 = grp_compute_output_fu_669_buff_out_10_V_we0;
    end else begin
        buff_out2_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_10_V_we1 = grp_compute_output_fu_669_buff_out_10_V_we1;
    end else begin
        buff_out2_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_11_V_address0 = grp_write_back_fu_719_buff_out_11_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_address0 = grp_compute_output_fu_669_buff_out_11_V_address0;
    end else begin
        buff_out2_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_11_V_address1 = grp_write_back_fu_719_buff_out_11_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_address1 = grp_compute_output_fu_669_buff_out_11_V_address1;
    end else begin
        buff_out2_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_11_V_ce0 = grp_write_back_fu_719_buff_out_11_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_ce0 = grp_compute_output_fu_669_buff_out_11_V_ce0;
    end else begin
        buff_out2_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_11_V_ce1 = grp_write_back_fu_719_buff_out_11_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_ce1 = grp_compute_output_fu_669_buff_out_11_V_ce1;
    end else begin
        buff_out2_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_we0 = grp_compute_output_fu_669_buff_out_11_V_we0;
    end else begin
        buff_out2_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_11_V_we1 = grp_compute_output_fu_669_buff_out_11_V_we1;
    end else begin
        buff_out2_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_12_V_address0 = grp_write_back_fu_719_buff_out_12_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_address0 = grp_compute_output_fu_669_buff_out_12_V_address0;
    end else begin
        buff_out2_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_12_V_address1 = grp_write_back_fu_719_buff_out_12_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_address1 = grp_compute_output_fu_669_buff_out_12_V_address1;
    end else begin
        buff_out2_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_12_V_ce0 = grp_write_back_fu_719_buff_out_12_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_ce0 = grp_compute_output_fu_669_buff_out_12_V_ce0;
    end else begin
        buff_out2_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_12_V_ce1 = grp_write_back_fu_719_buff_out_12_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_ce1 = grp_compute_output_fu_669_buff_out_12_V_ce1;
    end else begin
        buff_out2_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_we0 = grp_compute_output_fu_669_buff_out_12_V_we0;
    end else begin
        buff_out2_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_12_V_we1 = grp_compute_output_fu_669_buff_out_12_V_we1;
    end else begin
        buff_out2_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_13_V_address0 = grp_write_back_fu_719_buff_out_13_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_address0 = grp_compute_output_fu_669_buff_out_13_V_address0;
    end else begin
        buff_out2_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_13_V_address1 = grp_write_back_fu_719_buff_out_13_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_address1 = grp_compute_output_fu_669_buff_out_13_V_address1;
    end else begin
        buff_out2_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_13_V_ce0 = grp_write_back_fu_719_buff_out_13_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_ce0 = grp_compute_output_fu_669_buff_out_13_V_ce0;
    end else begin
        buff_out2_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_13_V_ce1 = grp_write_back_fu_719_buff_out_13_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_ce1 = grp_compute_output_fu_669_buff_out_13_V_ce1;
    end else begin
        buff_out2_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_we0 = grp_compute_output_fu_669_buff_out_13_V_we0;
    end else begin
        buff_out2_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_13_V_we1 = grp_compute_output_fu_669_buff_out_13_V_we1;
    end else begin
        buff_out2_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_14_V_address0 = grp_write_back_fu_719_buff_out_14_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_address0 = grp_compute_output_fu_669_buff_out_14_V_address0;
    end else begin
        buff_out2_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_14_V_address1 = grp_write_back_fu_719_buff_out_14_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_address1 = grp_compute_output_fu_669_buff_out_14_V_address1;
    end else begin
        buff_out2_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_14_V_ce0 = grp_write_back_fu_719_buff_out_14_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_ce0 = grp_compute_output_fu_669_buff_out_14_V_ce0;
    end else begin
        buff_out2_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_14_V_ce1 = grp_write_back_fu_719_buff_out_14_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_ce1 = grp_compute_output_fu_669_buff_out_14_V_ce1;
    end else begin
        buff_out2_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_we0 = grp_compute_output_fu_669_buff_out_14_V_we0;
    end else begin
        buff_out2_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_14_V_we1 = grp_compute_output_fu_669_buff_out_14_V_we1;
    end else begin
        buff_out2_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_15_V_address0 = grp_write_back_fu_719_buff_out_15_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_address0 = grp_compute_output_fu_669_buff_out_15_V_address0;
    end else begin
        buff_out2_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_15_V_address1 = grp_write_back_fu_719_buff_out_15_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_address1 = grp_compute_output_fu_669_buff_out_15_V_address1;
    end else begin
        buff_out2_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_15_V_ce0 = grp_write_back_fu_719_buff_out_15_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_ce0 = grp_compute_output_fu_669_buff_out_15_V_ce0;
    end else begin
        buff_out2_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_15_V_ce1 = grp_write_back_fu_719_buff_out_15_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_ce1 = grp_compute_output_fu_669_buff_out_15_V_ce1;
    end else begin
        buff_out2_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_we0 = grp_compute_output_fu_669_buff_out_15_V_we0;
    end else begin
        buff_out2_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_15_V_we1 = grp_compute_output_fu_669_buff_out_15_V_we1;
    end else begin
        buff_out2_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_1_V_address0 = grp_write_back_fu_719_buff_out_1_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_address0 = grp_compute_output_fu_669_buff_out_1_V_address0;
    end else begin
        buff_out2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_1_V_address1 = grp_write_back_fu_719_buff_out_1_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_address1 = grp_compute_output_fu_669_buff_out_1_V_address1;
    end else begin
        buff_out2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_1_V_ce0 = grp_write_back_fu_719_buff_out_1_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_ce0 = grp_compute_output_fu_669_buff_out_1_V_ce0;
    end else begin
        buff_out2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_1_V_ce1 = grp_write_back_fu_719_buff_out_1_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_ce1 = grp_compute_output_fu_669_buff_out_1_V_ce1;
    end else begin
        buff_out2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_we0 = grp_compute_output_fu_669_buff_out_1_V_we0;
    end else begin
        buff_out2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_1_V_we1 = grp_compute_output_fu_669_buff_out_1_V_we1;
    end else begin
        buff_out2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_2_V_address0 = grp_write_back_fu_719_buff_out_2_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_address0 = grp_compute_output_fu_669_buff_out_2_V_address0;
    end else begin
        buff_out2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_2_V_address1 = grp_write_back_fu_719_buff_out_2_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_address1 = grp_compute_output_fu_669_buff_out_2_V_address1;
    end else begin
        buff_out2_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_2_V_ce0 = grp_write_back_fu_719_buff_out_2_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_ce0 = grp_compute_output_fu_669_buff_out_2_V_ce0;
    end else begin
        buff_out2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_2_V_ce1 = grp_write_back_fu_719_buff_out_2_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_ce1 = grp_compute_output_fu_669_buff_out_2_V_ce1;
    end else begin
        buff_out2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_we0 = grp_compute_output_fu_669_buff_out_2_V_we0;
    end else begin
        buff_out2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_2_V_we1 = grp_compute_output_fu_669_buff_out_2_V_we1;
    end else begin
        buff_out2_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_3_V_address0 = grp_write_back_fu_719_buff_out_3_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_address0 = grp_compute_output_fu_669_buff_out_3_V_address0;
    end else begin
        buff_out2_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_3_V_address1 = grp_write_back_fu_719_buff_out_3_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_address1 = grp_compute_output_fu_669_buff_out_3_V_address1;
    end else begin
        buff_out2_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_3_V_ce0 = grp_write_back_fu_719_buff_out_3_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_ce0 = grp_compute_output_fu_669_buff_out_3_V_ce0;
    end else begin
        buff_out2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_3_V_ce1 = grp_write_back_fu_719_buff_out_3_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_ce1 = grp_compute_output_fu_669_buff_out_3_V_ce1;
    end else begin
        buff_out2_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_we0 = grp_compute_output_fu_669_buff_out_3_V_we0;
    end else begin
        buff_out2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_3_V_we1 = grp_compute_output_fu_669_buff_out_3_V_we1;
    end else begin
        buff_out2_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_4_V_address0 = grp_write_back_fu_719_buff_out_4_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_address0 = grp_compute_output_fu_669_buff_out_4_V_address0;
    end else begin
        buff_out2_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_4_V_address1 = grp_write_back_fu_719_buff_out_4_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_address1 = grp_compute_output_fu_669_buff_out_4_V_address1;
    end else begin
        buff_out2_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_4_V_ce0 = grp_write_back_fu_719_buff_out_4_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_ce0 = grp_compute_output_fu_669_buff_out_4_V_ce0;
    end else begin
        buff_out2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_4_V_ce1 = grp_write_back_fu_719_buff_out_4_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_ce1 = grp_compute_output_fu_669_buff_out_4_V_ce1;
    end else begin
        buff_out2_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_we0 = grp_compute_output_fu_669_buff_out_4_V_we0;
    end else begin
        buff_out2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_4_V_we1 = grp_compute_output_fu_669_buff_out_4_V_we1;
    end else begin
        buff_out2_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_5_V_address0 = grp_write_back_fu_719_buff_out_5_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_address0 = grp_compute_output_fu_669_buff_out_5_V_address0;
    end else begin
        buff_out2_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_5_V_address1 = grp_write_back_fu_719_buff_out_5_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_address1 = grp_compute_output_fu_669_buff_out_5_V_address1;
    end else begin
        buff_out2_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_5_V_ce0 = grp_write_back_fu_719_buff_out_5_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_ce0 = grp_compute_output_fu_669_buff_out_5_V_ce0;
    end else begin
        buff_out2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_5_V_ce1 = grp_write_back_fu_719_buff_out_5_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_ce1 = grp_compute_output_fu_669_buff_out_5_V_ce1;
    end else begin
        buff_out2_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_we0 = grp_compute_output_fu_669_buff_out_5_V_we0;
    end else begin
        buff_out2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_5_V_we1 = grp_compute_output_fu_669_buff_out_5_V_we1;
    end else begin
        buff_out2_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_6_V_address0 = grp_write_back_fu_719_buff_out_6_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_address0 = grp_compute_output_fu_669_buff_out_6_V_address0;
    end else begin
        buff_out2_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_6_V_address1 = grp_write_back_fu_719_buff_out_6_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_address1 = grp_compute_output_fu_669_buff_out_6_V_address1;
    end else begin
        buff_out2_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_6_V_ce0 = grp_write_back_fu_719_buff_out_6_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_ce0 = grp_compute_output_fu_669_buff_out_6_V_ce0;
    end else begin
        buff_out2_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_6_V_ce1 = grp_write_back_fu_719_buff_out_6_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_ce1 = grp_compute_output_fu_669_buff_out_6_V_ce1;
    end else begin
        buff_out2_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_we0 = grp_compute_output_fu_669_buff_out_6_V_we0;
    end else begin
        buff_out2_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_6_V_we1 = grp_compute_output_fu_669_buff_out_6_V_we1;
    end else begin
        buff_out2_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_7_V_address0 = grp_write_back_fu_719_buff_out_7_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_address0 = grp_compute_output_fu_669_buff_out_7_V_address0;
    end else begin
        buff_out2_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_7_V_address1 = grp_write_back_fu_719_buff_out_7_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_address1 = grp_compute_output_fu_669_buff_out_7_V_address1;
    end else begin
        buff_out2_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_7_V_ce0 = grp_write_back_fu_719_buff_out_7_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_ce0 = grp_compute_output_fu_669_buff_out_7_V_ce0;
    end else begin
        buff_out2_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_7_V_ce1 = grp_write_back_fu_719_buff_out_7_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_ce1 = grp_compute_output_fu_669_buff_out_7_V_ce1;
    end else begin
        buff_out2_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_we0 = grp_compute_output_fu_669_buff_out_7_V_we0;
    end else begin
        buff_out2_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_7_V_we1 = grp_compute_output_fu_669_buff_out_7_V_we1;
    end else begin
        buff_out2_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_8_V_address0 = grp_write_back_fu_719_buff_out_8_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_address0 = grp_compute_output_fu_669_buff_out_8_V_address0;
    end else begin
        buff_out2_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_8_V_address1 = grp_write_back_fu_719_buff_out_8_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_address1 = grp_compute_output_fu_669_buff_out_8_V_address1;
    end else begin
        buff_out2_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_8_V_ce0 = grp_write_back_fu_719_buff_out_8_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_ce0 = grp_compute_output_fu_669_buff_out_8_V_ce0;
    end else begin
        buff_out2_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_8_V_ce1 = grp_write_back_fu_719_buff_out_8_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_ce1 = grp_compute_output_fu_669_buff_out_8_V_ce1;
    end else begin
        buff_out2_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_we0 = grp_compute_output_fu_669_buff_out_8_V_we0;
    end else begin
        buff_out2_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_8_V_we1 = grp_compute_output_fu_669_buff_out_8_V_we1;
    end else begin
        buff_out2_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_9_V_address0 = grp_write_back_fu_719_buff_out_9_V_address0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_address0 = grp_compute_output_fu_669_buff_out_9_V_address0;
    end else begin
        buff_out2_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_9_V_address1 = grp_write_back_fu_719_buff_out_9_V_address1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_address1 = grp_compute_output_fu_669_buff_out_9_V_address1;
    end else begin
        buff_out2_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_9_V_ce0 = grp_write_back_fu_719_buff_out_9_V_ce0;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_ce0 = grp_compute_output_fu_669_buff_out_9_V_ce0;
    end else begin
        buff_out2_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        buff_out2_9_V_ce1 = grp_write_back_fu_719_buff_out_9_V_ce1;
    end else if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_ce1 = grp_compute_output_fu_669_buff_out_9_V_ce1;
    end else begin
        buff_out2_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_we0 = grp_compute_output_fu_669_buff_out_9_V_we0;
    end else begin
        buff_out2_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        buff_out2_9_V_we1 = grp_compute_output_fu_669_buff_out_9_V_we1;
    end else begin
        buff_out2_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_bias_buff_V_offset = sext_ln175_reg_1060;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_compute_output_fu_669_bias_buff_V_offset = 30'd0;
    end else begin
        grp_compute_output_fu_669_bias_buff_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_0_V_q0 = buff_out2_0_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_0_V_q0 = buff_out1_0_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_10_V_q0 = buff_out2_10_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_10_V_q0 = buff_out1_10_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_11_V_q0 = buff_out2_11_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_11_V_q0 = buff_out1_11_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_12_V_q0 = buff_out2_12_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_12_V_q0 = buff_out1_12_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_13_V_q0 = buff_out2_13_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_13_V_q0 = buff_out1_13_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_14_V_q0 = buff_out2_14_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_14_V_q0 = buff_out1_14_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_15_V_q0 = buff_out2_15_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_15_V_q0 = buff_out1_15_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_1_V_q0 = buff_out2_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_1_V_q0 = buff_out1_1_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_2_V_q0 = buff_out2_2_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_2_V_q0 = buff_out1_2_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_3_V_q0 = buff_out2_3_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_3_V_q0 = buff_out1_3_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_4_V_q0 = buff_out2_4_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_4_V_q0 = buff_out1_4_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_5_V_q0 = buff_out2_5_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_5_V_q0 = buff_out1_5_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_6_V_q0 = buff_out2_6_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_6_V_q0 = buff_out1_6_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_7_V_q0 = buff_out2_7_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_7_V_q0 = buff_out1_7_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_8_V_q0 = buff_out2_8_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_8_V_q0 = buff_out1_8_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_compute_output_fu_669_buff_out_9_V_q0 = buff_out2_9_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state13) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_buff_out_9_V_q0 = buff_out1_9_V_q0;
    end else begin
        grp_compute_output_fu_669_buff_out_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_m = m_reg_1042;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_compute_output_fu_669_m = 32'd0;
    end else begin
        grp_compute_output_fu_669_m = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_compute_output_fu_669_p = p_reg_1051;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_compute_output_fu_669_p = 32'd0;
    end else begin
        grp_compute_output_fu_669_p = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_0_V_q0 = buff_out1_0_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_0_V_q0 = buff_out2_0_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_0_V_q1 = buff_out1_0_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_0_V_q1 = buff_out2_0_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_0_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_10_V_q0 = buff_out1_10_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_10_V_q0 = buff_out2_10_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_10_V_q1 = buff_out1_10_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_10_V_q1 = buff_out2_10_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_10_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_11_V_q0 = buff_out1_11_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_11_V_q0 = buff_out2_11_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_11_V_q1 = buff_out1_11_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_11_V_q1 = buff_out2_11_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_11_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_12_V_q0 = buff_out1_12_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_12_V_q0 = buff_out2_12_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_12_V_q1 = buff_out1_12_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_12_V_q1 = buff_out2_12_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_12_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_13_V_q0 = buff_out1_13_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_13_V_q0 = buff_out2_13_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_13_V_q1 = buff_out1_13_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_13_V_q1 = buff_out2_13_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_13_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_14_V_q0 = buff_out1_14_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_14_V_q0 = buff_out2_14_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_14_V_q1 = buff_out1_14_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_14_V_q1 = buff_out2_14_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_14_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_15_V_q0 = buff_out1_15_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_15_V_q0 = buff_out2_15_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_15_V_q1 = buff_out1_15_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_15_V_q1 = buff_out2_15_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_15_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_1_V_q0 = buff_out1_1_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_1_V_q0 = buff_out2_1_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_1_V_q1 = buff_out1_1_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_1_V_q1 = buff_out2_1_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_1_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_2_V_q0 = buff_out1_2_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_2_V_q0 = buff_out2_2_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_2_V_q1 = buff_out1_2_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_2_V_q1 = buff_out2_2_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_2_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_3_V_q0 = buff_out1_3_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_3_V_q0 = buff_out2_3_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_3_V_q1 = buff_out1_3_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_3_V_q1 = buff_out2_3_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_3_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_4_V_q0 = buff_out1_4_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_4_V_q0 = buff_out2_4_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_4_V_q1 = buff_out1_4_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_4_V_q1 = buff_out2_4_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_4_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_5_V_q0 = buff_out1_5_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_5_V_q0 = buff_out2_5_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_5_V_q1 = buff_out1_5_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_5_V_q1 = buff_out2_5_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_5_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_6_V_q0 = buff_out1_6_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_6_V_q0 = buff_out2_6_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_6_V_q1 = buff_out1_6_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_6_V_q1 = buff_out2_6_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_6_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_7_V_q0 = buff_out1_7_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_7_V_q0 = buff_out2_7_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_7_V_q1 = buff_out1_7_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_7_V_q1 = buff_out2_7_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_7_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_8_V_q0 = buff_out1_8_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_8_V_q0 = buff_out2_8_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_8_V_q1 = buff_out1_8_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_8_V_q1 = buff_out2_8_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_8_V_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_9_V_q0 = buff_out1_9_V_q0;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_9_V_q0 = buff_out2_9_V_q0;
    end else begin
        grp_write_back_fu_719_buff_out_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_9_V_q1 = buff_out1_9_V_q1;
    end else if ((((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((pp_0_reg_644 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        grp_write_back_fu_719_buff_out_9_V_q1 = buff_out2_9_V_q1;
    end else begin
        grp_write_back_fu_719_buff_out_9_V_q1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == B_ARREADY) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln165_fu_809_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln165_fu_809_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_compute_output_fu_669_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln171_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_ARLEN = trunc_ln165_reg_993;

assign add_ln129_fu_853_p2 = (p_assign_reg_620 + 32'd150);

assign add_ln130_fu_864_p2 = (m_assign_reg_632 + 32'd16);

assign add_ln165_fu_814_p2 = (phi_ln165_reg_609 + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == B_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == B_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (1'b0 == B_RVALID);
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_on_subcall_done = (((pp_0_reg_644 == 1'd1) & (grp_write_back_fu_719_ap_done == 1'b0)) | ((pp_0_reg_644 == 1'd0) & (grp_write_back_fu_719_ap_done == 1'b0)) | ((pp_0_reg_644 == 1'd1) & (grp_compute_output_fu_669_ap_done == 1'b0)) | ((pp_0_reg_644 == 1'd0) & (grp_compute_output_fu_669_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state17_on_subcall_done = (((pp_0_reg_644 == 1'd1) & (grp_write_back_fu_719_ap_done == 1'b0)) | ((pp_0_reg_644 == 1'd0) & (grp_write_back_fu_719_ap_done == 1'b0)));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_pp_0_phi_fu_648_p4 = pp_0_reg_644;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bias_V5_fu_761_p4 = {{bias_V[31:1]}};

assign empty_fu_771_p1 = bias_V5_fu_761_p4;

assign grp_compute_output_fu_669_ap_start = grp_compute_output_fu_669_ap_start_reg;

assign grp_write_back_fu_719_ap_start = grp_write_back_fu_719_ap_start_reg;

assign icmp_ln129_fu_859_p2 = (($signed(add_ln129_fu_853_p2) < $signed(size_read_reg_954)) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_809_p2 = ((phi_ln165_reg_609 == trunc_ln165_reg_993) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_886_p2 = (($signed(m_fu_870_p3) < $signed(ch_out_read_reg_961)) ? 1'b1 : 1'b0);

assign m_fu_870_p3 = ((icmp_ln129_fu_859_p2[0:0] === 1'b1) ? m_assign_reg_632 : add_ln130_fu_864_p2);

assign p_fu_878_p3 = ((icmp_ln129_fu_859_p2[0:0] === 1'b1) ? add_ln129_fu_853_p2 : 32'd0);

assign select_ln175_fu_936_p3 = ((tmp_8_fu_891_p3[0:0] === 1'b1) ? sub_ln175_1_fu_917_p2 : zext_ln175_1_fu_932_p1);

assign sext_ln175_fu_944_p1 = $signed(select_ln175_fu_936_p3);

assign sub_ln175_1_fu_917_p2 = (29'd0 - zext_ln175_fu_913_p1);

assign sub_ln175_fu_898_p2 = (32'd0 - m_reg_1042);

assign tmp_6_fu_903_p4 = {{sub_ln175_fu_898_p2[31:4]}};

assign tmp_7_fu_923_p4 = {{m_reg_1042[31:4]}};

assign tmp_8_fu_891_p3 = m_reg_1042[32'd31];

assign trunc_ln165_1_fu_830_p1 = phi_ln165_reg_609[3:0];

assign trunc_ln165_fu_801_p1 = ch_out[30:0];

assign zext_ln165_1_fu_834_p1 = tmp_5_reg_1013_pp0_iter1_reg;

assign zext_ln175_1_fu_932_p1 = tmp_7_fu_923_p4;

assign zext_ln175_fu_913_p1 = tmp_6_fu_903_p4;

always @ (posedge ap_clk) begin
    B_addr_reg_977[31] <= 1'b0;
end

endmodule //conv1d
