$date
	Wed Aug 26 02:35:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench1 $end
$var wire 1 ! B $end
$var wire 1 " D $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$var reg 1 % Z $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
1#
0"
0!
$end
#10
0$
0#
#20
1"
1#
#30
1!
1$
0#
#40
