Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Feb 21 21:50:16 2019
| Host         : admin52 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TopLayer_control_sets_placed.rpt
| Design       : TopLayer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    55 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             139 |           45 |
| Yes          | No                    | No                     |            1033 |          521 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------+-----------------------------------------+------------------+----------------+
|  clk_BUFG      |                            |                                         |                1 |              1 |
|  CLK_IBUF_BUFG |                            |                                         |                2 |              4 |
|  clk_dis_BUFG  | _display2/code[3]_i_1_n_1  |                                         |                3 |              9 |
|  clk_dis_BUFG  |                            | _display2/value[31]_i_1_n_1             |                5 |             11 |
|  clk_BUFG      | _pc/branch                 | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/or_jump_return1        | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _pc/bat                    | _counter/p_0_in                         |                4 |             16 |
|  clk_BUFG      | _regfile/total0            | _counter/p_0_in                         |                4 |             16 |
|  CLK_IBUF_BUFG |                            | _swifreq/divider1/counter[0]_i_1__0_n_1 |                8 |             32 |
|  CLK_IBUF_BUFG |                            | _swifreq/divider2/clear                 |                8 |             32 |
|  CLK_IBUF_BUFG |                            | divider_dis/clear                       |                8 |             32 |
|  clk_BUFG      |                            | _pc/memory_reg[0][0]                    |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[7][31][0]   |                                         |               13 |             32 |
|  clk_BUFG      | _pc/memory_reg[26][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[27][31][0]  |                                         |               18 |             32 |
|  clk_BUFG      | _pc/memory_reg[28][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _regfile/E[0]              | _counter/p_0_in                         |               14 |             32 |
|  clk_BUFG      | _pc/memory_reg[2][31]_2[0] |                                         |               12 |             32 |
|  clk_BUFG      | _pc/memory_reg[30][31][0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory_reg[31][31][0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory_reg[3][31][0]   |                                         |               14 |             32 |
|  clk_BUFG      | _pc/memory_reg[4][31][0]   |                                         |               13 |             32 |
|  clk_BUFG      | _pc/memory_reg[5][31][0]   |                                         |               13 |             32 |
|  clk_BUFG      | _pc/memory_reg[6][31][0]   |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[8][31][0]   |                                         |               18 |             32 |
|  clk_BUFG      | _pc/memory_reg[9][31][0]   |                                         |               18 |             32 |
|  clk_BUFG      | _pc/mem_reg[31]            |                                         |               11 |             32 |
|  clk_BUFG      | _pc/memory_reg[29][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[10][31][0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory_reg[11][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[12][31][0]  |                                         |               18 |             32 |
|  clk_BUFG      | _pc/memory_reg[13][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[14][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[15][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[16][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[17][31][0]  |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory_reg[18][31][0]  |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[19][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[1][31][0]   |                                         |               17 |             32 |
|  clk_BUFG      | _pc/memory_reg[20][31][0]  |                                         |               15 |             32 |
|  clk_BUFG      | _pc/memory_reg[21][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[22][31][0]  |                                         |               14 |             32 |
|  clk_BUFG      | _pc/memory_reg[23][31][0]  |                                         |               16 |             32 |
|  clk_BUFG      | _pc/memory_reg[24][31][0]  |                                         |               19 |             32 |
|  clk_BUFG      | _pc/memory_reg[25][31][0]  |                                         |               19 |             32 |
|  clk_dis_BUFG  |                            |                                         |               28 |             37 |
|  n_0_1852_BUFG |                            |                                         |               48 |             67 |
|  clk_BUFG      | _alu/memory_reg[2][31]_5   |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]_4   |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]_3   |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]_2   |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]     |                                         |               32 |            128 |
|  clk_BUFG      | _alu/value_reg[31]         |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]_0   |                                         |               32 |            128 |
|  clk_BUFG      | _alu/memory_reg[2][31]_1   |                                         |               32 |            128 |
+----------------+----------------------------+-----------------------------------------+------------------+----------------+


