src/main.o src/main.o: ../src/main.c \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters_ps.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xgpiops.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xstatus.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_types.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_assert.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xgpiops_hw.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_io.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_printf.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/bspconfig.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xplatform_info.h

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters_ps.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xgpiops.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xstatus.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_types.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_assert.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xgpiops_hw.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_io.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_printf.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xparameters.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/bspconfig.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xreg_cortexa9.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xplatform_info.h:
