module top_module (
    input clk,
    input reset,     // synchronous reset
    input w,
    output z
);

    parameter A=0, B=1, C=2, D=3, E=4, F=5;
    reg [2:0] state, next_state;

    // Combinational Next-State Logic
    always @(*) begin
        case(state)
            A: next_state = w ? A : B;
            B: next_state = w ? D : C;
            C: next_state = w ? D : E;
            D: next_state = w ? A : F;
            E: next_state = w ? D : E;
            F: next_state = w ? D : C; // FIXED: w=0 drops back to C
            default: next_state = A;
        endcase
    end

    // Synchronous State Register
    always @(posedge clk) begin
        if (reset) state <= A;
        else       state <= next_state;
    end

    // Moore Output Logic
    assign z = (state == E) | (state == F);

endmodule
