Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 10:06:37 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[6]/D                6.892         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[12]/D               6.917         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[14]/D               6.941         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[5]/D                6.948         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[6]/D                6.954         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[10]/D               6.957         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[2]/D                6.983         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[11]
                                                              6.989         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[4]/D                6.997         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[13]/D               7.001         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[6]
                                                              7.014         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[3]/D                7.036         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[8]/D                7.043         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[1]/D                7.045         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[8]/D                7.048         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[9]/D                7.056         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[0]/D                7.066         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[15]/D               7.068         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[10]/D               7.078         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[7]/D                7.082         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[12]/D               7.088         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[4]
                                                              7.101         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[5]/D                7.105         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[10]
                                                              7.112         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[1]/D                7.128         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[15]/D               7.132         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[14]/D               7.143         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[11]/D               7.152         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[3]/D                7.153         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
                                                              7.157         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[11]/D               7.159         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[10]
                                                              7.180         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[9]
                                                              7.186         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[13]/D               7.193         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[12]
                                                              7.194         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[4]/D                7.194         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[7]
                                                              7.196         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[7]
                                                              7.197         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[12]
                                                              7.225         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[2]/D                7.226         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[9]
                                                              7.255         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[10]
                                                              7.264         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
                                                              7.277         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[11]
                                                              7.318         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[4]
                                                              7.319         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKBWRCLK
                               reg_q1_reg[7]/D                7.323         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[12]
                                                              7.350         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[12]
                                                              7.350         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[7]
                                                              7.352         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[6]
                                                              7.357         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[8]
                                                              7.362         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                                                              7.398         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/WEA[0]
                                                              7.408         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[8]
                                                              7.413         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/WEA[1]
                                                              7.416         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[9]/D                7.418         
td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/CLKARDCLK
                               reg_q0_reg[0]/D                7.437         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[4]
                                                              7.444         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[10]
                                                              7.483         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[11]
                                                              7.487         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/WEA[0]
                                                              7.490         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ENBWREN
                                                              7.538         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[3]
                                                              7.546         
empty_n_reg/C                  count_reg[0]/D                 7.562         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[4]
                                                              7.602         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/WEA[1]
                                                              7.610         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[4]
                                                              7.627         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[7]
                                                              7.649         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[10]
                                                              7.651         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[14]
                                                              7.660         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[2]
                                                              7.688         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
                                                              7.692         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[7]
                                                              7.697         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ENBWREN
                                                              7.730         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[9]
                                                              7.768         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
                                                              7.770         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[0]
                                                              7.775         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[9]
                                                              7.787         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[1]
                                                              7.791         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[15]
                                                              7.791         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[13]
                                                              7.805         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[5]
                                                              7.813         
reg_valid1_reg/C               reg_q1_reg[0]/CE               7.816         
reg_valid1_reg/C               reg_q1_reg[1]/CE               7.816         
reg_valid1_reg/C               reg_q1_reg[9]/CE               7.816         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[3]
                                                              7.817         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ENARDEN
                                                              7.822         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[8]
                                                              7.864         
reg_valid1_reg/C               reg_q1_reg[4]/CE               7.865         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRBWRADDR[11]
                                                              7.868         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[8]
                                                              7.869         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                                                              7.874         
reg_valid1_reg/C               reg_q1_reg[3]/CE               7.885         
reg_valid1_reg/C               reg_q1_reg[8]/CE               7.885         
empty_n_reg/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/DIADI[4]
                                                              7.899         
tptr_reg[0]/C                  td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram_U/ram_reg/ENARDEN
                                                              7.910         
reg_valid1_reg/C               reg_q1_reg[10]/CE              7.913         
reg_valid1_reg/C               reg_q1_reg[11]/CE              7.913         
reg_valid1_reg/C               reg_q1_reg[2]/CE               7.913         
reg_valid1_reg/C               reg_q1_reg[7]/CE               7.913         



