INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_10/project_10.srcs/sim_1/new/tb_t12_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t12_bram'
