{
    "name": "mmRISC-1",
    "folder": "mmRISC-1",
    "sim_files": [],
    "files": [
        "fpga/PLL.v",
        "fpga/PLL_bb.v",
        "fpga/RAM128KB_DP.v",
        "fpga/RAM128KB_DP_bb.v",
        "verilog/ahb_matrix/ahb_arb.v",
        "verilog/ahb_matrix/ahb_interconnect.v",
        "verilog/ahb_matrix/ahb_master_port.v",
        "verilog/ahb_matrix/ahb_slave_port.v",
        "verilog/ahb_matrix/ahb_top.v",
        "verilog/ahb_sdram/logic/ahb_lite_sdram.v",
        "verilog/ahb_sdram/model/sdr.v",
        "verilog/ahb_sdram/model/sdr_module.v",
        "verilog/chip/chip_top.v",
        "verilog/chip/chip_top_wrap.v",
        "verilog/chip/slaves_ahb.v",
        "verilog/cjtag/cjtag_2_jtag.v",
        "verilog/cjtag/cjtag_adapter.v",
        "verilog/common/defines_chip.v",
        "verilog/common/defines_core.v",
        "verilog/cpu/cpu_csr.v",
        "verilog/cpu/cpu_csr_dbg.v",
        "verilog/cpu/cpu_csr_int.v",
        "verilog/cpu/cpu_datapath.v",
        "verilog/cpu/cpu_debug.v",
        "verilog/cpu/cpu_fetch.v",
        "verilog/cpu/cpu_fpu32.v",
        "verilog/cpu/cpu_pipeline.v",
        "verilog/cpu/cpu_top.v",
        "verilog/debug/debug_cdc.v",
        "verilog/debug/debug_dm.v",
        "verilog/debug/debug_dtm_jtag.v",
        "verilog/debug/debug_top.v",
        "verilog/i2c/i2c.v",
        "verilog/i2c/i2c_slave_model.v",
        "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_bit_ctrl.v",
        "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_byte_ctrl.v",
        "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_defines.v",
        "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/i2c_master_top.v",
        "verilog/i2c/i2c/tags/asyst_2/rtl/verilog/timescale.v",
        "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_bit_ctrl.v",
        "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_byte_ctrl.v",
        "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_defines.v",
        "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/i2c_master_top.v",
        "verilog/i2c/i2c/tags/asyst_3/rtl/verilog/timescale.v",
        "verilog/i2c/i2c/tags/rel_1/bench/verilog/i2c_slave_model.v",
        "verilog/i2c/i2c/tags/rel_1/bench/verilog/tst_bench_top.v",
        "verilog/i2c/i2c/tags/rel_1/bench/verilog/wb_master_model.v",
        "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_bit_ctrl.v",
        "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_byte_ctrl.v",
        "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_defines.v",
        "verilog/i2c/i2c/tags/rel_1/rtl/verilog/i2c_master_top.v",
        "verilog/i2c/i2c/tags/rel_1/rtl/verilog/timescale.v",
        "verilog/i2c/i2c/trunk/bench/verilog/i2c_slave_model.v",
        "verilog/i2c/i2c/trunk/bench/verilog/spi_slave_model.v",
        "verilog/i2c/i2c/trunk/bench/verilog/tst_bench_top.v",
        "verilog/i2c/i2c/trunk/bench/verilog/wb_master_model.v",
        "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v",
        "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v",
        "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v",
        "verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v",
        "verilog/i2c/i2c/trunk/rtl/verilog/timescale.v",
        "verilog/int_gen/int_gen.v",
        "verilog/mmRISC/bus_m_ahb.v",
        "verilog/mmRISC/csr_mtime.v",
        "verilog/mmRISC/mmRISC.v",
        "verilog/port/port.v",
        "verilog/ram/ram.v",
        "verilog/ram/ram_fpga.v",
        "verilog/spi/spi.v",
        "verilog/uart/uart.v",
        "verilog/uart/sasc/tags/start/rtl/verilog/sasc_brg.v",
        "verilog/uart/sasc/tags/start/rtl/verilog/sasc_fifo4.v",
        "verilog/uart/sasc/tags/start/rtl/verilog/sasc_top.v",
        "verilog/uart/sasc/tags/start/rtl/verilog/timescale.v",
        "verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v",
        "verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v",
        "verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v",
        "verilog/uart/sasc/trunk/rtl/verilog/timescale.v",
        "verilog/i2c/i2c/tags/first/tst_ds1621.vhd",
        "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_bit_ctrl.vhd",
        "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_byte_ctrl.vhd",
        "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/i2c_master_top.vhd",
        "verilog/i2c/i2c/tags/rel_1/rtl/vhdl/tst_ds1621.vhd",
        "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd",
        "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_byte_ctrl.vhd",
        "verilog/i2c/i2c/trunk/rtl/vhdl/i2c_master_top.vhd",
        "verilog/i2c/i2c/trunk/rtl/vhdl/tst_ds1621.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/munetomo-maruyama/mmRISC-1",
    "top_module": "mmRISC",
    "extra_flags": [],
    "language_version": "1364-1995",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}