// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convDSPOpt_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        vec_V_V_dout,
        vec_V_V_empty_n,
        vec_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] vec_V_V_dout;
input   vec_V_V_empty_n;
output   vec_V_V_read;
output  [15:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vec_V_V_read;
reg out_V_V_write;
reg reps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] conv_5_inc_new_V_0_address0;
reg    conv_5_inc_new_V_0_ce0;
wire   [9:0] conv_5_inc_new_V_0_q0;
wire   [4:0] conv_5_inc_new_V_0_address1;
reg    conv_5_inc_new_V_0_ce1;
wire   [9:0] conv_5_inc_new_V_0_q1;
wire   [4:0] conv_5_bias_new_V_0_address0;
reg    conv_5_bias_new_V_0_ce0;
wire   [20:0] conv_5_bias_new_V_0_q0;
wire   [4:0] conv_5_bias_new_V_0_address1;
reg    conv_5_bias_new_V_0_ce1;
wire   [20:0] conv_5_bias_new_V_0_q1;
wire   [4:0] conv_5_inc_new_V_1_address0;
reg    conv_5_inc_new_V_1_ce0;
wire   [9:0] conv_5_inc_new_V_1_q0;
wire   [4:0] conv_5_inc_new_V_1_address1;
reg    conv_5_inc_new_V_1_ce1;
wire   [9:0] conv_5_inc_new_V_1_q1;
wire   [4:0] conv_5_bias_new_V_1_address0;
reg    conv_5_bias_new_V_1_ce0;
wire   [19:0] conv_5_bias_new_V_1_q0;
wire   [4:0] conv_5_bias_new_V_1_address1;
reg    conv_5_bias_new_V_1_ce1;
wire   [19:0] conv_5_bias_new_V_1_q1;
wire   [10:0] conv_5_w_new_V_0_2_address0;
reg    conv_5_w_new_V_0_2_ce0;
wire   [15:0] conv_5_w_new_V_0_2_q0;
wire   [10:0] conv_5_w_new_V_0_1_address0;
reg    conv_5_w_new_V_0_1_ce0;
wire   [15:0] conv_5_w_new_V_0_1_q0;
wire   [10:0] conv_5_w_new_V_0_0_address0;
reg    conv_5_w_new_V_0_0_ce0;
wire   [15:0] conv_5_w_new_V_0_0_q0;
wire   [10:0] conv_5_w_new_V_1_2_address0;
reg    conv_5_w_new_V_1_2_ce0;
wire   [15:0] conv_5_w_new_V_1_2_q0;
wire   [10:0] conv_5_w_new_V_1_1_address0;
reg    conv_5_w_new_V_1_1_ce0;
wire   [15:0] conv_5_w_new_V_1_1_q0;
wire   [10:0] conv_5_w_new_V_1_0_address0;
reg    conv_5_w_new_V_1_0_ce0;
wire   [15:0] conv_5_w_new_V_1_0_q0;
reg    vec_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln392_reg_2601;
reg   [0:0] icmp_ln392_reg_2601_pp0_iter1_reg;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] o_out_reg_2746;
reg   [0:0] o_out_reg_2746_pp0_iter7_reg;
reg    reps_blk_n;
reg   [46:0] indvar_flatten145_reg_429;
reg   [15:0] indvar_flatten33_reg_440;
reg   [5:0] peIdx_0_i_reg_451;
reg   [9:0] indvar_flatten_reg_462;
reg   [5:0] infoldIdx_0_i_reg_473;
reg   [4:0] w_0_i_reg_484;
reg   [31:0] reps_read_reg_2564;
reg    ap_block_state1;
wire   [46:0] bound46_fu_535_p2;
reg   [46:0] bound46_reg_2570;
wire    ap_CS_fsm_state2;
wire   [4:0] trunc_ln404_fu_541_p1;
reg   [4:0] trunc_ln404_reg_2575;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln392_fu_553_p2;
reg   [0:0] icmp_ln392_reg_2601_pp0_iter2_reg;
reg   [0:0] icmp_ln392_reg_2601_pp0_iter3_reg;
reg   [0:0] icmp_ln392_reg_2601_pp0_iter4_reg;
reg   [0:0] icmp_ln392_reg_2601_pp0_iter5_reg;
wire   [46:0] add_ln392_4_fu_558_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln393_fu_564_p2;
reg   [0:0] icmp_ln393_reg_2610;
reg   [0:0] icmp_ln393_reg_2610_pp0_iter1_reg;
wire   [0:0] xor_ln393_fu_578_p2;
reg   [0:0] xor_ln393_reg_2621;
wire   [0:0] and_ln393_14_fu_602_p2;
reg   [0:0] and_ln393_14_reg_2626;
reg   [0:0] and_ln393_14_reg_2626_pp0_iter1_reg;
wire   [5:0] peIdx_fu_608_p2;
reg   [5:0] peIdx_reg_2637;
wire   [0:0] or_ln393_fu_614_p2;
reg   [0:0] or_ln393_reg_2642;
wire   [4:0] trunc_ln404_4_fu_620_p1;
reg   [4:0] trunc_ln404_4_reg_2647;
wire   [0:0] or_ln393_4_fu_630_p2;
reg   [0:0] or_ln393_4_reg_2653;
wire   [0:0] and_ln393_16_fu_636_p2;
reg   [0:0] and_ln393_16_reg_2658;
wire   [5:0] select_ln393_99_fu_642_p3;
wire   [5:0] select_ln399_fu_662_p3;
reg   [5:0] select_ln399_reg_2669;
reg   [5:0] select_ln399_reg_2669_pp0_iter1_reg;
reg   [5:0] select_ln399_reg_2669_pp0_iter2_reg;
reg   [5:0] select_ln399_reg_2669_pp0_iter3_reg;
reg   [5:0] select_ln399_reg_2669_pp0_iter4_reg;
wire   [5:0] infoldIdx_fu_670_p2;
wire   [9:0] select_ln394_4_fu_682_p3;
wire   [15:0] select_ln393_100_fu_696_p3;
reg   [9:0] conv_5_inc_new_V_0_l_reg_2691;
reg    ap_enable_reg_pp0_iter1;
reg   [20:0] conv_5_bias_new_V_0_1_reg_2696;
reg   [9:0] conv_5_inc_new_V_1_l_reg_2701;
reg   [19:0] conv_5_bias_new_V_1_1_reg_2706;
wire   [20:0] add_ln1353_fu_732_p2;
reg   [20:0] add_ln1353_reg_2711;
wire   [19:0] add_ln1353_35_fu_738_p2;
reg   [19:0] add_ln1353_35_reg_2716;
wire   [4:0] select_ln394_fu_835_p3;
wire   [0:0] o_out_fu_850_p2;
reg   [0:0] o_out_reg_2746_pp0_iter2_reg;
reg   [0:0] o_out_reg_2746_pp0_iter3_reg;
reg   [0:0] o_out_reg_2746_pp0_iter4_reg;
reg   [0:0] o_out_reg_2746_pp0_iter5_reg;
reg   [0:0] o_out_reg_2746_pp0_iter6_reg;
wire   [9:0] select_ln393_93_fu_912_p3;
reg   [9:0] select_ln393_93_reg_2780;
reg   [9:0] select_ln393_93_reg_2780_pp0_iter3_reg;
reg   [9:0] select_ln393_93_reg_2780_pp0_iter4_reg;
reg   [9:0] select_ln393_93_reg_2780_pp0_iter5_reg;
wire   [20:0] select_ln393_94_fu_919_p3;
reg   [20:0] select_ln393_94_reg_2785;
reg   [20:0] select_ln393_94_reg_2785_pp0_iter3_reg;
reg   [20:0] select_ln393_94_reg_2785_pp0_iter4_reg;
reg   [20:0] select_ln393_94_reg_2785_pp0_iter5_reg;
reg   [20:0] select_ln393_94_reg_2785_pp0_iter6_reg;
wire   [20:0] select_ln393_95_fu_932_p3;
reg   [20:0] select_ln393_95_reg_2790;
reg   [20:0] select_ln393_95_reg_2790_pp0_iter3_reg;
reg   [20:0] select_ln393_95_reg_2790_pp0_iter4_reg;
reg   [20:0] select_ln393_95_reg_2790_pp0_iter5_reg;
reg   [20:0] select_ln393_95_reg_2790_pp0_iter6_reg;
wire   [9:0] select_ln393_96_fu_939_p3;
reg   [9:0] select_ln393_96_reg_2795;
reg   [9:0] select_ln393_96_reg_2795_pp0_iter3_reg;
reg   [9:0] select_ln393_96_reg_2795_pp0_iter4_reg;
reg   [9:0] select_ln393_96_reg_2795_pp0_iter5_reg;
wire   [19:0] select_ln393_97_fu_946_p3;
reg   [19:0] select_ln393_97_reg_2800;
reg   [19:0] select_ln393_97_reg_2800_pp0_iter3_reg;
reg   [19:0] select_ln393_97_reg_2800_pp0_iter4_reg;
reg   [19:0] select_ln393_97_reg_2800_pp0_iter5_reg;
reg   [19:0] select_ln393_97_reg_2800_pp0_iter6_reg;
wire   [19:0] select_ln393_98_fu_959_p3;
reg   [19:0] select_ln393_98_reg_2805;
reg   [19:0] select_ln393_98_reg_2805_pp0_iter3_reg;
reg   [19:0] select_ln393_98_reg_2805_pp0_iter4_reg;
reg   [19:0] select_ln393_98_reg_2805_pp0_iter5_reg;
reg   [19:0] select_ln393_98_reg_2805_pp0_iter6_reg;
wire   [3:0] trunc_ln647_fu_966_p1;
reg   [3:0] trunc_ln647_reg_2810;
reg   [3:0] p_Result_78_i_i_reg_2815;
reg   [3:0] p_Result_1_i_i_reg_2820;
reg   [3:0] p_Result_78_1_i_i_reg_2825;
reg   [3:0] p_Result_2_i_i_reg_2830;
reg   [3:0] p_Result_78_2_i_i_reg_2835;
reg   [3:0] p_Result_3_i_i_reg_2840;
reg   [3:0] p_Result_78_3_i_i_reg_2845;
wire   [25:0] wpacks_0_0_V_fu_1086_p2;
reg  signed [25:0] wpacks_0_0_V_reg_2850;
wire   [25:0] wpacks_0_1_V_fu_1156_p2;
reg  signed [25:0] wpacks_0_1_V_reg_2855;
wire   [25:0] wpacks_0_2_V_fu_1226_p2;
reg  signed [25:0] wpacks_0_2_V_reg_2860;
wire   [25:0] wpacks_0_3_V_fu_1296_p2;
reg  signed [25:0] wpacks_0_3_V_reg_2865;
wire   [25:0] wpacks_1_0_V_fu_1348_p2;
reg  signed [25:0] wpacks_1_0_V_reg_2870;
wire   [25:0] wpacks_1_1_V_fu_1418_p2;
reg  signed [25:0] wpacks_1_1_V_reg_2875;
wire   [25:0] wpacks_1_2_V_fu_1488_p2;
reg  signed [25:0] wpacks_1_2_V_reg_2880;
wire   [25:0] wpacks_1_3_V_fu_1558_p2;
reg  signed [25:0] wpacks_1_3_V_reg_2885;
wire  signed [40:0] mul_ln1352_fu_2436_p2;
reg  signed [40:0] mul_ln1352_reg_2890;
wire  signed [40:0] mul_ln1352_38_fu_2443_p2;
reg  signed [40:0] mul_ln1352_38_reg_2895;
wire   [20:0] trunc_ln700_fu_1610_p1;
reg   [20:0] trunc_ln700_reg_2900;
wire   [20:0] trunc_ln700_88_fu_1613_p1;
reg   [20:0] trunc_ln700_88_reg_2905;
wire  signed [40:0] mul_ln1352_39_fu_2450_p2;
reg  signed [40:0] mul_ln1352_39_reg_2910;
wire   [20:0] trunc_ln700_89_fu_1623_p1;
reg   [20:0] trunc_ln700_89_reg_2915;
wire  signed [40:0] mul_ln1352_40_fu_2457_p2;
reg  signed [40:0] mul_ln1352_40_reg_2920;
wire   [20:0] trunc_ln700_90_fu_1633_p1;
reg   [20:0] trunc_ln700_90_reg_2925;
wire  signed [40:0] mul_ln1352_41_fu_2464_p2;
reg  signed [40:0] mul_ln1352_41_reg_2930;
wire  signed [40:0] mul_ln1352_42_fu_2471_p2;
reg  signed [40:0] mul_ln1352_42_reg_2935;
wire   [20:0] trunc_ln700_91_fu_1642_p1;
reg   [20:0] trunc_ln700_91_reg_2940;
wire   [20:0] trunc_ln700_92_fu_1645_p1;
reg   [20:0] trunc_ln700_92_reg_2945;
wire  signed [40:0] mul_ln1352_43_fu_2478_p2;
reg  signed [40:0] mul_ln1352_43_reg_2950;
wire   [20:0] trunc_ln700_93_fu_1651_p1;
reg   [20:0] trunc_ln700_93_reg_2955;
wire  signed [40:0] mul_ln1352_44_fu_2485_p2;
reg  signed [40:0] mul_ln1352_44_reg_2960;
wire   [20:0] trunc_ln700_94_fu_1657_p1;
reg   [20:0] trunc_ln700_94_reg_2965;
wire  signed [41:0] add_ln700_fu_1666_p2;
reg  signed [41:0] add_ln700_reg_2970;
wire  signed [41:0] add_ln700_127_fu_1682_p2;
reg  signed [41:0] add_ln700_127_reg_2976;
reg   [0:0] tmp_54_reg_2982;
wire  signed [41:0] add_ln700_112_fu_1712_p2;
reg  signed [41:0] add_ln700_112_reg_2987;
wire  signed [41:0] add_ln700_133_fu_1728_p2;
reg  signed [41:0] add_ln700_133_reg_2993;
reg   [0:0] tmp_57_reg_2999;
reg   [17:0] firPartialRes0_V_0_3_4_reg_3004;
reg   [17:0] firPartialRes0_V_1_3_4_reg_3009;
reg   [17:0] firPartialRes1_0_V_s_reg_3014;
reg   [17:0] firPartialRes1_1_V_s_reg_3019;
wire   [0:0] o_clear_fu_1776_p2;
reg   [0:0] o_clear_reg_3024;
wire   [10:0] add_ln78_17_fu_1842_p2;
reg   [10:0] add_ln78_17_reg_3032;
reg   [9:0] tmp_reg_3037;
reg   [0:0] tmp_56_reg_3042;
wire  signed [17:0] add_ln398_fu_1882_p2;
reg  signed [17:0] add_ln398_reg_3047;
wire  signed [17:0] outPartialArr0_0_V_fu_1896_p2;
reg  signed [17:0] outPartialArr0_0_V_reg_3052;
wire   [10:0] add_ln78_20_fu_1963_p2;
reg   [10:0] add_ln78_20_reg_3057;
reg   [9:0] tmp_s_reg_3062;
reg   [0:0] tmp_59_reg_3067;
wire  signed [17:0] add_ln398_7_fu_2003_p2;
reg  signed [17:0] add_ln398_7_reg_3072;
wire  signed [17:0] outPartialArr0_1_V_fu_2017_p2;
reg  signed [17:0] outPartialArr0_1_V_reg_3077;
wire  signed [27:0] ret_V_fu_2492_p2;
reg  signed [27:0] ret_V_reg_3082;
wire  signed [27:0] ret_V_55_fu_2498_p2;
reg  signed [27:0] ret_V_55_reg_3088;
wire  signed [27:0] ret_V_58_fu_2504_p2;
reg  signed [27:0] ret_V_58_reg_3094;
wire  signed [27:0] ret_V_61_fu_2510_p2;
reg  signed [27:0] ret_V_61_reg_3100;
wire   [3:0] res_V_fu_2233_p3;
reg   [3:0] res_V_reg_3106;
wire   [3:0] res_V_11_fu_2295_p3;
reg   [3:0] res_V_11_reg_3111;
wire   [3:0] res_V_12_fu_2357_p3;
reg   [3:0] res_V_12_reg_3116;
wire   [3:0] res_V_13_fu_2419_p3;
reg   [3:0] res_V_13_reg_3121;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [63:0] zext_ln458_fu_545_p1;
wire   [63:0] zext_ln458_4_fu_804_p1;
wire   [63:0] zext_ln404_10_fu_866_p1;
reg   [17:0] firPartialRes0_V_0_3_fu_200;
wire   [17:0] select_ln398_38_fu_2078_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes0_V_0_3_4;
reg   [17:0] firPartialRes0_V_1_3_fu_204;
wire   [17:0] select_ln398_42_fu_2121_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes0_V_1_3_4;
reg   [17:0] firPartialRes1_0_V_4_fu_208;
wire   [17:0] firPartialRes1_0_V_fu_2085_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes1_0_V_s;
reg   [17:0] firPartialRes1_1_V_4_fu_212;
wire   [17:0] firPartialRes1_1_V_fu_2128_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes1_1_V_s;
reg   [17:0] outPartialArr0_0_V_4_fu_216;
reg   [17:0] outPartialArr0_1_V_4_fu_220;
reg   [17:0] outPartialArr1_V_0_3_fu_224;
reg   [17:0] outPartialArr1_V_1_3_fu_228;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln392_4_fu_500_p2;
wire   [31:0] shl_ln392_fu_495_p2;
wire   [31:0] add_ln392_fu_505_p2;
wire   [45:0] tmp_76_fu_511_p3;
wire   [40:0] tmp_77_fu_523_p3;
wire   [46:0] p_shl232_fu_531_p1;
wire   [46:0] p_shl_fu_519_p1;
wire   [0:0] icmp_ln395_fu_584_p2;
wire   [0:0] icmp_ln394_fu_596_p2;
wire   [5:0] select_ln393_fu_570_p3;
wire   [0:0] xor_ln393_4_fu_624_p2;
wire   [0:0] and_ln393_13_fu_590_p2;
wire   [0:0] or_ln399_fu_650_p2;
wire   [0:0] or_ln399_4_fu_656_p2;
wire   [9:0] add_ln394_4_fu_676_p2;
wire   [15:0] add_ln393_4_fu_690_p2;
wire   [10:0] shl_ln8_fu_704_p3;
wire   [8:0] shl_ln404_5_fu_715_p3;
wire   [11:0] zext_ln404_fu_711_p1;
wire   [11:0] zext_ln404_9_fu_722_p1;
wire   [11:0] sub_ln404_fu_726_p2;
wire   [0:0] icmp_ln399_fu_751_p2;
wire   [10:0] shl_ln404_mid1_fu_769_p3;
wire   [8:0] shl_ln404_5_mid1_fu_780_p3;
wire   [11:0] zext_ln404_11_fu_776_p1;
wire   [11:0] zext_ln404_12_fu_787_p1;
wire   [11:0] sub_ln404_4_fu_791_p2;
wire   [11:0] select_ln393_84_fu_744_p3;
wire   [0:0] and_ln393_fu_757_p2;
wire   [4:0] select_ln393_91_fu_762_p3;
wire   [4:0] w_fu_816_p2;
wire   [0:0] icmp_ln399_7_fu_822_p2;
wire   [0:0] and_ln393_15_fu_811_p2;
wire   [0:0] icmp_ln399_5_fu_845_p2;
wire   [0:0] select_ln399_4_fu_828_p3;
wire   [11:0] select_ln393_92_fu_797_p3;
wire   [11:0] zext_ln395_fu_842_p1;
wire   [11:0] add_ln404_fu_856_p2;
wire  signed [31:0] sext_ln404_fu_862_p1;
wire   [9:0] select_ln393_85_fu_876_p3;
wire   [20:0] select_ln393_86_fu_882_p3;
wire   [20:0] add_ln1353_36_fu_926_p2;
wire   [20:0] select_ln393_87_fu_888_p3;
wire   [9:0] select_ln393_88_fu_894_p3;
wire   [19:0] select_ln393_89_fu_900_p3;
wire   [19:0] add_ln1353_37_fu_953_p2;
wire   [19:0] select_ln393_90_fu_906_p3;
wire   [3:0] trunc_ln68_fu_1044_p1;
wire   [3:0] trunc_ln68_8_fu_1056_p1;
wire   [14:0] shl_ln68_s_fu_1060_p3;
wire   [3:0] trunc_ln647_17_fu_1040_p1;
wire  signed [15:0] sext_ln68_fu_1068_p1;
wire  signed [15:0] sext_ln68_138_fu_1072_p1;
wire   [15:0] add_ln68_fu_1076_p2;
wire   [25:0] shl_ln9_fu_1048_p3;
wire  signed [25:0] sext_ln68_139_fu_1082_p1;
wire   [3:0] tmp_78_fu_1102_p4;
wire   [3:0] tmp_79_fu_1120_p4;
wire   [14:0] shl_ln68_56_fu_1130_p3;
wire   [3:0] p_Result_1_i8_i_fu_1092_p4;
wire  signed [15:0] sext_ln68_140_fu_1138_p1;
wire  signed [15:0] sext_ln68_141_fu_1142_p1;
wire   [15:0] add_ln68_65_fu_1146_p2;
wire   [25:0] shl_ln68_55_fu_1112_p3;
wire  signed [25:0] sext_ln68_142_fu_1152_p1;
wire   [3:0] tmp_80_fu_1172_p4;
wire   [3:0] tmp_81_fu_1190_p4;
wire   [14:0] shl_ln68_58_fu_1200_p3;
wire   [3:0] p_Result_2_i9_i_fu_1162_p4;
wire  signed [15:0] sext_ln68_143_fu_1208_p1;
wire  signed [15:0] sext_ln68_144_fu_1212_p1;
wire   [15:0] add_ln68_67_fu_1216_p2;
wire   [25:0] shl_ln68_57_fu_1182_p3;
wire  signed [25:0] sext_ln68_145_fu_1222_p1;
wire   [3:0] tmp_82_fu_1242_p4;
wire   [3:0] tmp_83_fu_1260_p4;
wire   [14:0] shl_ln68_60_fu_1270_p3;
wire   [3:0] p_Result_3_i10_i_fu_1232_p4;
wire  signed [15:0] sext_ln68_146_fu_1278_p1;
wire  signed [15:0] sext_ln68_147_fu_1282_p1;
wire   [15:0] add_ln68_69_fu_1286_p2;
wire   [25:0] shl_ln68_59_fu_1252_p3;
wire  signed [25:0] sext_ln68_148_fu_1292_p1;
wire   [3:0] trunc_ln68_9_fu_1306_p1;
wire   [3:0] trunc_ln68_10_fu_1318_p1;
wire   [14:0] shl_ln68_62_fu_1322_p3;
wire   [3:0] trunc_ln647_18_fu_1302_p1;
wire  signed [15:0] sext_ln68_149_fu_1330_p1;
wire  signed [15:0] sext_ln68_150_fu_1334_p1;
wire   [15:0] add_ln68_71_fu_1338_p2;
wire   [25:0] shl_ln68_61_fu_1310_p3;
wire  signed [25:0] sext_ln68_151_fu_1344_p1;
wire   [3:0] tmp_84_fu_1364_p4;
wire   [3:0] tmp_85_fu_1382_p4;
wire   [14:0] shl_ln68_64_fu_1392_p3;
wire   [3:0] p_Result_1_i25_i_fu_1354_p4;
wire  signed [15:0] sext_ln68_152_fu_1400_p1;
wire  signed [15:0] sext_ln68_153_fu_1404_p1;
wire   [15:0] add_ln68_73_fu_1408_p2;
wire   [25:0] shl_ln68_63_fu_1374_p3;
wire  signed [25:0] sext_ln68_154_fu_1414_p1;
wire   [3:0] tmp_86_fu_1434_p4;
wire   [3:0] tmp_87_fu_1452_p4;
wire   [14:0] shl_ln68_66_fu_1462_p3;
wire   [3:0] p_Result_2_i35_i_fu_1424_p4;
wire  signed [15:0] sext_ln68_155_fu_1470_p1;
wire  signed [15:0] sext_ln68_156_fu_1474_p1;
wire   [15:0] add_ln68_75_fu_1478_p2;
wire   [25:0] shl_ln68_65_fu_1444_p3;
wire  signed [25:0] sext_ln68_157_fu_1484_p1;
wire   [3:0] tmp_88_fu_1504_p4;
wire   [3:0] tmp_89_fu_1522_p4;
wire   [14:0] shl_ln68_68_fu_1532_p3;
wire   [3:0] p_Result_3_i45_i_fu_1494_p4;
wire  signed [15:0] sext_ln68_158_fu_1540_p1;
wire  signed [15:0] sext_ln68_159_fu_1544_p1;
wire   [15:0] add_ln68_77_fu_1548_p2;
wire   [25:0] shl_ln68_67_fu_1514_p3;
wire  signed [25:0] sext_ln68_160_fu_1554_p1;
wire   [14:0] ipack_0_V_fu_1564_p4;
wire   [14:0] ipack_1_V_fu_1572_p4;
wire   [14:0] ipack_2_V_fu_1580_p4;
wire   [14:0] ipack_3_V_fu_1588_p4;
wire  signed [41:0] sext_ln700_fu_1663_p1;
wire  signed [41:0] sext_ln215_54_fu_1660_p1;
wire  signed [41:0] sext_ln700_65_fu_1672_p1;
wire  signed [41:0] sext_ln700_66_fu_1679_p1;
wire   [20:0] add_ln700_129_fu_1688_p2;
wire   [20:0] add_ln700_126_fu_1675_p2;
wire   [20:0] add_ln700_130_fu_1692_p2;
wire  signed [41:0] sext_ln700_68_fu_1709_p1;
wire  signed [41:0] sext_ln215_59_fu_1706_p1;
wire  signed [41:0] sext_ln700_70_fu_1718_p1;
wire  signed [41:0] sext_ln700_71_fu_1725_p1;
wire   [20:0] add_ln700_135_fu_1734_p2;
wire   [20:0] add_ln700_132_fu_1721_p2;
wire   [20:0] add_ln700_136_fu_1738_p2;
wire  signed [42:0] sext_ln700_67_fu_1784_p1;
wire  signed [42:0] sext_ln700_64_fu_1781_p1;
wire   [41:0] add_ln700_128_fu_1787_p2;
wire   [10:0] p_Result_i_i_i_i2_s_fu_1801_p4;
wire   [10:0] zext_ln78_fu_1811_p1;
wire   [0:0] tmp_55_fu_1830_p3;
wire   [10:0] p_Result_i_i_i_i4_s_fu_1820_p4;
wire   [10:0] zext_ln78_17_fu_1838_p1;
wire   [42:0] add_ln700_108_fu_1791_p2;
wire   [10:0] trunc_ln647_19_fu_1797_p1;
wire   [10:0] add_ln78_fu_1814_p2;
wire   [17:0] select_ln398_fu_1874_p3;
wire  signed [17:0] sext_ln68_162_fu_1870_p1;
wire   [17:0] select_ln398_37_fu_1888_p3;
wire  signed [17:0] sext_ln68_161_fu_1866_p1;
wire  signed [42:0] sext_ln700_72_fu_1905_p1;
wire  signed [42:0] sext_ln700_69_fu_1902_p1;
wire   [41:0] add_ln700_134_fu_1908_p2;
wire   [10:0] p_Result_i_i_i_i2_2_fu_1922_p4;
wire   [10:0] zext_ln78_19_fu_1932_p1;
wire   [0:0] tmp_58_fu_1951_p3;
wire   [10:0] p_Result_i_i_i_i4_2_fu_1941_p4;
wire   [10:0] zext_ln78_20_fu_1959_p1;
wire   [42:0] add_ln700_114_fu_1912_p2;
wire   [10:0] trunc_ln647_20_fu_1918_p1;
wire   [10:0] add_ln78_19_fu_1935_p2;
wire   [17:0] select_ln398_40_fu_1995_p3;
wire  signed [17:0] sext_ln68_166_fu_1991_p1;
wire   [17:0] select_ln398_41_fu_2009_p3;
wire  signed [17:0] sext_ln68_165_fu_1987_p1;
wire  signed [10:0] sext_ln647_fu_2049_p1;
wire   [10:0] zext_ln78_18_fu_2052_p1;
wire   [10:0] add_ln78_18_fu_2055_p2;
wire  signed [17:0] firPartialRes0_0_V_fu_2061_p1;
wire  signed [17:0] sext_ln68_164_fu_2064_p1;
wire   [17:0] firPartialRes0_0_V_4_fu_2068_p2;
wire   [17:0] add_ln700_111_fu_2073_p2;
wire  signed [10:0] sext_ln647_11_fu_2092_p1;
wire   [10:0] zext_ln78_21_fu_2095_p1;
wire   [10:0] add_ln78_21_fu_2098_p2;
wire  signed [17:0] firPartialRes0_1_V_fu_2104_p1;
wire  signed [17:0] sext_ln68_168_fu_2107_p1;
wire   [17:0] firPartialRes0_1_V_4_fu_2111_p2;
wire   [17:0] add_ln700_117_fu_2116_p2;
wire  signed [28:0] sext_ln393_fu_2167_p1;
wire  signed [28:0] sext_ln1352_fu_2179_p1;
wire   [28:0] ret_V_64_fu_2182_p2;
wire  signed [27:0] sext_ln393_13_fu_2170_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_54_fu_2194_p2;
wire   [8:0] tmp_60_fu_2199_p4;
wire   [0:0] icmp_ln895_45_fu_2209_p2;
wire   [3:0] trunc_ln_fu_2215_p4;
wire   [0:0] icmp_ln895_fu_2188_p2;
wire   [3:0] select_ln192_fu_2225_p3;
wire  signed [28:0] sext_ln1352_11_fu_2241_p1;
wire   [28:0] ret_V_65_fu_2244_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_57_fu_2256_p2;
wire   [8:0] tmp_61_fu_2261_p4;
wire   [0:0] icmp_ln895_47_fu_2271_p2;
wire   [3:0] trunc_ln214_s_fu_2277_p4;
wire   [0:0] icmp_ln895_46_fu_2250_p2;
wire   [3:0] select_ln192_11_fu_2287_p3;
wire  signed [28:0] sext_ln393_14_fu_2173_p1;
wire  signed [28:0] sext_ln1352_12_fu_2303_p1;
wire   [28:0] ret_V_66_fu_2306_p2;
wire  signed [27:0] sext_ln393_15_fu_2176_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_60_fu_2318_p2;
wire   [8:0] tmp_62_fu_2323_p4;
wire   [0:0] icmp_ln895_49_fu_2333_p2;
wire   [3:0] trunc_ln214_9_fu_2339_p4;
wire   [0:0] icmp_ln895_48_fu_2312_p2;
wire   [3:0] select_ln192_12_fu_2349_p3;
wire  signed [28:0] sext_ln1352_13_fu_2365_p1;
wire   [28:0] ret_V_67_fu_2368_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_63_fu_2380_p2;
wire   [8:0] tmp_63_fu_2385_p4;
wire   [0:0] icmp_ln895_51_fu_2395_p2;
wire   [3:0] trunc_ln214_1_fu_2401_p4;
wire   [0:0] icmp_ln895_50_fu_2374_p2;
wire   [3:0] select_ln192_13_fu_2411_p3;
wire   [14:0] mul_ln1352_fu_2436_p1;
wire   [40:0] zext_ln215_fu_1599_p1;
wire   [14:0] mul_ln1352_38_fu_2443_p1;
wire   [40:0] zext_ln215_30_fu_1606_p1;
wire   [14:0] mul_ln1352_39_fu_2450_p1;
wire   [40:0] zext_ln215_31_fu_1619_p1;
wire   [14:0] mul_ln1352_40_fu_2457_p1;
wire   [40:0] zext_ln215_32_fu_1629_p1;
wire   [14:0] mul_ln1352_41_fu_2464_p1;
wire   [14:0] mul_ln1352_42_fu_2471_p1;
wire   [14:0] mul_ln1352_43_fu_2478_p1;
wire   [14:0] mul_ln1352_44_fu_2485_p1;
wire   [9:0] ret_V_fu_2492_p0;
wire   [27:0] zext_ln393_fu_2043_p1;
wire   [9:0] ret_V_55_fu_2498_p0;
wire   [9:0] ret_V_58_fu_2504_p0;
wire   [27:0] zext_ln393_12_fu_2046_p1;
wire   [9:0] ret_V_61_fu_2510_p0;
wire    ap_CS_fsm_state12;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

convDSPOpt_3_convdcE #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_5_inc_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_inc_new_V_0_address0),
    .ce0(conv_5_inc_new_V_0_ce0),
    .q0(conv_5_inc_new_V_0_q0),
    .address1(conv_5_inc_new_V_0_address1),
    .ce1(conv_5_inc_new_V_0_ce1),
    .q1(conv_5_inc_new_V_0_q1)
);

convDSPOpt_3_convddE #(
    .DataWidth( 21 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_5_bias_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_bias_new_V_0_address0),
    .ce0(conv_5_bias_new_V_0_ce0),
    .q0(conv_5_bias_new_V_0_q0),
    .address1(conv_5_bias_new_V_0_address1),
    .ce1(conv_5_bias_new_V_0_ce1),
    .q1(conv_5_bias_new_V_0_q1)
);

convDSPOpt_3_convdeE #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_5_inc_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_inc_new_V_1_address0),
    .ce0(conv_5_inc_new_V_1_ce0),
    .q0(conv_5_inc_new_V_1_q0),
    .address1(conv_5_inc_new_V_1_address1),
    .ce1(conv_5_inc_new_V_1_ce1),
    .q1(conv_5_inc_new_V_1_q1)
);

convDSPOpt_3_convdfE #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_5_bias_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_bias_new_V_1_address0),
    .ce0(conv_5_bias_new_V_1_ce0),
    .q0(conv_5_bias_new_V_1_q0),
    .address1(conv_5_bias_new_V_1_address1),
    .ce1(conv_5_bias_new_V_1_ce1),
    .q1(conv_5_bias_new_V_1_q1)
);

convDSPOpt_3_convdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_0_2_address0),
    .ce0(conv_5_w_new_V_0_2_ce0),
    .q0(conv_5_w_new_V_0_2_q0)
);

convDSPOpt_3_convdhF #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_0_1_address0),
    .ce0(conv_5_w_new_V_0_1_ce0),
    .q0(conv_5_w_new_V_0_1_q0)
);

convDSPOpt_3_convdiF #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_0_0_address0),
    .ce0(conv_5_w_new_V_0_0_ce0),
    .q0(conv_5_w_new_V_0_0_q0)
);

convDSPOpt_3_convdjF #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_1_2_address0),
    .ce0(conv_5_w_new_V_1_2_ce0),
    .q0(conv_5_w_new_V_1_2_q0)
);

convDSPOpt_3_convdkF #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_1_1_address0),
    .ce0(conv_5_w_new_V_1_1_ce0),
    .q0(conv_5_w_new_V_1_1_q0)
);

convDSPOpt_3_convdlF #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_5_w_new_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_5_w_new_V_1_0_address0),
    .ce0(conv_5_w_new_V_1_0_ce0),
    .q0(conv_5_w_new_V_1_0_q0)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U598(
    .din0(wpacks_0_0_V_reg_2850),
    .din1(mul_ln1352_fu_2436_p1),
    .dout(mul_ln1352_fu_2436_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U599(
    .din0(wpacks_0_1_V_reg_2855),
    .din1(mul_ln1352_38_fu_2443_p1),
    .dout(mul_ln1352_38_fu_2443_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U600(
    .din0(wpacks_0_2_V_reg_2860),
    .din1(mul_ln1352_39_fu_2450_p1),
    .dout(mul_ln1352_39_fu_2450_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U601(
    .din0(wpacks_0_3_V_reg_2865),
    .din1(mul_ln1352_40_fu_2457_p1),
    .dout(mul_ln1352_40_fu_2457_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U602(
    .din0(wpacks_1_0_V_reg_2870),
    .din1(mul_ln1352_41_fu_2464_p1),
    .dout(mul_ln1352_41_fu_2464_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U603(
    .din0(wpacks_1_1_V_reg_2875),
    .din1(mul_ln1352_42_fu_2471_p1),
    .dout(mul_ln1352_42_fu_2471_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U604(
    .din0(wpacks_1_2_V_reg_2880),
    .din1(mul_ln1352_43_fu_2478_p1),
    .dout(mul_ln1352_43_fu_2478_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U605(
    .din0(wpacks_1_3_V_reg_2885),
    .din1(mul_ln1352_44_fu_2485_p1),
    .dout(mul_ln1352_44_fu_2485_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U606(
    .din0(ret_V_fu_2492_p0),
    .din1(outPartialArr0_0_V_reg_3052),
    .dout(ret_V_fu_2492_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U607(
    .din0(ret_V_55_fu_2498_p0),
    .din1(add_ln398_reg_3047),
    .dout(ret_V_55_fu_2498_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U608(
    .din0(ret_V_58_fu_2504_p0),
    .din1(outPartialArr0_1_V_reg_3077),
    .dout(ret_V_58_fu_2504_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U609(
    .din0(ret_V_61_fu_2510_p0),
    .din1(add_ln398_7_reg_3072),
    .dout(ret_V_61_fu_2510_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        indvar_flatten145_reg_429 <= add_ln392_4_fu_558_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten145_reg_429 <= 47'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        indvar_flatten33_reg_440 <= select_ln393_100_fu_696_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten33_reg_440 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        indvar_flatten_reg_462 <= select_ln394_4_fu_682_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_462 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        infoldIdx_0_i_reg_473 <= infoldIdx_fu_670_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        infoldIdx_0_i_reg_473 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        peIdx_0_i_reg_451 <= select_ln393_99_fu_642_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        peIdx_0_i_reg_451 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_reg_2601 == 1'd0))) begin
        w_0_i_reg_484 <= select_ln394_fu_835_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_0_i_reg_484 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln393_14_reg_2626) & (icmp_ln393_reg_2610 == 1'd0))) begin
        add_ln1353_35_reg_2716 <= add_ln1353_35_fu_738_p2;
        add_ln1353_reg_2711 <= add_ln1353_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2601_pp0_iter4_reg == 1'd0))) begin
        add_ln398_7_reg_3072 <= add_ln398_7_fu_2003_p2;
        add_ln398_reg_3047 <= add_ln398_fu_1882_p2;
        add_ln78_17_reg_3032 <= add_ln78_17_fu_1842_p2;
        add_ln78_20_reg_3057 <= add_ln78_20_fu_1963_p2;
        firPartialRes0_V_0_3_4_reg_3004 <= ap_sig_allocacmp_firPartialRes0_V_0_3_4;
        firPartialRes0_V_1_3_4_reg_3009 <= ap_sig_allocacmp_firPartialRes0_V_1_3_4;
        firPartialRes1_0_V_s_reg_3014 <= ap_sig_allocacmp_firPartialRes1_0_V_s;
        firPartialRes1_1_V_s_reg_3019 <= ap_sig_allocacmp_firPartialRes1_1_V_s;
        o_clear_reg_3024 <= o_clear_fu_1776_p2;
        outPartialArr0_0_V_reg_3052 <= outPartialArr0_0_V_fu_1896_p2;
        outPartialArr0_1_V_reg_3077 <= outPartialArr0_1_V_fu_2017_p2;
        tmp_56_reg_3042 <= add_ln700_128_fu_1787_p2[32'd32];
        tmp_59_reg_3067 <= add_ln700_134_fu_1908_p2[32'd32];
        tmp_reg_3037 <= {{add_ln700_108_fu_1791_p2[42:33]}};
        tmp_s_reg_3062 <= {{add_ln700_114_fu_1912_p2[42:33]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2601_pp0_iter3_reg == 1'd0))) begin
        add_ln700_112_reg_2987 <= add_ln700_112_fu_1712_p2;
        add_ln700_127_reg_2976 <= add_ln700_127_fu_1682_p2;
        add_ln700_133_reg_2993 <= add_ln700_133_fu_1728_p2;
        add_ln700_reg_2970 <= add_ln700_fu_1666_p2;
        tmp_54_reg_2982 <= add_ln700_130_fu_1692_p2[32'd10];
        tmp_57_reg_2999 <= add_ln700_136_fu_1738_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_553_p2 == 1'd0))) begin
        and_ln393_14_reg_2626 <= and_ln393_14_fu_602_p2;
        and_ln393_16_reg_2658 <= and_ln393_16_fu_636_p2;
        icmp_ln393_reg_2610 <= icmp_ln393_fu_564_p2;
        or_ln393_4_reg_2653 <= or_ln393_4_fu_630_p2;
        or_ln393_reg_2642 <= or_ln393_fu_614_p2;
        peIdx_reg_2637 <= peIdx_fu_608_p2;
        select_ln399_reg_2669 <= select_ln399_fu_662_p3;
        trunc_ln404_4_reg_2647 <= trunc_ln404_4_fu_620_p1;
        xor_ln393_reg_2621 <= xor_ln393_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_14_reg_2626_pp0_iter1_reg <= and_ln393_14_reg_2626;
        icmp_ln392_reg_2601 <= icmp_ln392_fu_553_p2;
        icmp_ln392_reg_2601_pp0_iter1_reg <= icmp_ln392_reg_2601;
        icmp_ln393_reg_2610_pp0_iter1_reg <= icmp_ln393_reg_2610;
        select_ln399_reg_2669_pp0_iter1_reg <= select_ln399_reg_2669;
        trunc_ln404_reg_2575 <= trunc_ln404_fu_541_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound46_reg_2570[46 : 10] <= bound46_fu_535_p2[46 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_bias_new_V_0_1_reg_2696 <= conv_5_bias_new_V_0_q0;
        conv_5_bias_new_V_1_1_reg_2706 <= conv_5_bias_new_V_1_q0;
        conv_5_inc_new_V_0_l_reg_2691 <= conv_5_inc_new_V_0_q0;
        conv_5_inc_new_V_1_l_reg_2701 <= conv_5_inc_new_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter5_reg == 1'd0))) begin
        firPartialRes0_V_0_3_fu_200 <= select_ln398_38_fu_2078_p3;
        firPartialRes0_V_1_3_fu_204 <= select_ln398_42_fu_2121_p3;
        firPartialRes1_0_V_4_fu_208 <= firPartialRes1_0_V_fu_2085_p3;
        firPartialRes1_1_V_4_fu_212 <= firPartialRes1_1_V_fu_2128_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln392_reg_2601_pp0_iter2_reg <= icmp_ln392_reg_2601_pp0_iter1_reg;
        icmp_ln392_reg_2601_pp0_iter3_reg <= icmp_ln392_reg_2601_pp0_iter2_reg;
        icmp_ln392_reg_2601_pp0_iter4_reg <= icmp_ln392_reg_2601_pp0_iter3_reg;
        icmp_ln392_reg_2601_pp0_iter5_reg <= icmp_ln392_reg_2601_pp0_iter4_reg;
        o_out_reg_2746_pp0_iter2_reg <= o_out_reg_2746;
        o_out_reg_2746_pp0_iter3_reg <= o_out_reg_2746_pp0_iter2_reg;
        o_out_reg_2746_pp0_iter4_reg <= o_out_reg_2746_pp0_iter3_reg;
        o_out_reg_2746_pp0_iter5_reg <= o_out_reg_2746_pp0_iter4_reg;
        o_out_reg_2746_pp0_iter6_reg <= o_out_reg_2746_pp0_iter5_reg;
        o_out_reg_2746_pp0_iter7_reg <= o_out_reg_2746_pp0_iter6_reg;
        select_ln393_93_reg_2780_pp0_iter3_reg <= select_ln393_93_reg_2780;
        select_ln393_93_reg_2780_pp0_iter4_reg <= select_ln393_93_reg_2780_pp0_iter3_reg;
        select_ln393_93_reg_2780_pp0_iter5_reg <= select_ln393_93_reg_2780_pp0_iter4_reg;
        select_ln393_94_reg_2785_pp0_iter3_reg <= select_ln393_94_reg_2785;
        select_ln393_94_reg_2785_pp0_iter4_reg <= select_ln393_94_reg_2785_pp0_iter3_reg;
        select_ln393_94_reg_2785_pp0_iter5_reg <= select_ln393_94_reg_2785_pp0_iter4_reg;
        select_ln393_94_reg_2785_pp0_iter6_reg <= select_ln393_94_reg_2785_pp0_iter5_reg;
        select_ln393_95_reg_2790_pp0_iter3_reg <= select_ln393_95_reg_2790;
        select_ln393_95_reg_2790_pp0_iter4_reg <= select_ln393_95_reg_2790_pp0_iter3_reg;
        select_ln393_95_reg_2790_pp0_iter5_reg <= select_ln393_95_reg_2790_pp0_iter4_reg;
        select_ln393_95_reg_2790_pp0_iter6_reg <= select_ln393_95_reg_2790_pp0_iter5_reg;
        select_ln393_96_reg_2795_pp0_iter3_reg <= select_ln393_96_reg_2795;
        select_ln393_96_reg_2795_pp0_iter4_reg <= select_ln393_96_reg_2795_pp0_iter3_reg;
        select_ln393_96_reg_2795_pp0_iter5_reg <= select_ln393_96_reg_2795_pp0_iter4_reg;
        select_ln393_97_reg_2800_pp0_iter3_reg <= select_ln393_97_reg_2800;
        select_ln393_97_reg_2800_pp0_iter4_reg <= select_ln393_97_reg_2800_pp0_iter3_reg;
        select_ln393_97_reg_2800_pp0_iter5_reg <= select_ln393_97_reg_2800_pp0_iter4_reg;
        select_ln393_97_reg_2800_pp0_iter6_reg <= select_ln393_97_reg_2800_pp0_iter5_reg;
        select_ln393_98_reg_2805_pp0_iter3_reg <= select_ln393_98_reg_2805;
        select_ln393_98_reg_2805_pp0_iter4_reg <= select_ln393_98_reg_2805_pp0_iter3_reg;
        select_ln393_98_reg_2805_pp0_iter5_reg <= select_ln393_98_reg_2805_pp0_iter4_reg;
        select_ln393_98_reg_2805_pp0_iter6_reg <= select_ln393_98_reg_2805_pp0_iter5_reg;
        select_ln399_reg_2669_pp0_iter2_reg <= select_ln399_reg_2669_pp0_iter1_reg;
        select_ln399_reg_2669_pp0_iter3_reg <= select_ln399_reg_2669_pp0_iter2_reg;
        select_ln399_reg_2669_pp0_iter4_reg <= select_ln399_reg_2669_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2601_pp0_iter2_reg == 1'd0))) begin
        mul_ln1352_38_reg_2895 <= mul_ln1352_38_fu_2443_p2;
        mul_ln1352_39_reg_2910 <= mul_ln1352_39_fu_2450_p2;
        mul_ln1352_40_reg_2920 <= mul_ln1352_40_fu_2457_p2;
        mul_ln1352_41_reg_2930 <= mul_ln1352_41_fu_2464_p2;
        mul_ln1352_42_reg_2935 <= mul_ln1352_42_fu_2471_p2;
        mul_ln1352_43_reg_2950 <= mul_ln1352_43_fu_2478_p2;
        mul_ln1352_44_reg_2960 <= mul_ln1352_44_fu_2485_p2;
        mul_ln1352_reg_2890 <= mul_ln1352_fu_2436_p2;
        trunc_ln700_88_reg_2905 <= trunc_ln700_88_fu_1613_p1;
        trunc_ln700_89_reg_2915 <= trunc_ln700_89_fu_1623_p1;
        trunc_ln700_90_reg_2925 <= trunc_ln700_90_fu_1633_p1;
        trunc_ln700_91_reg_2940 <= trunc_ln700_91_fu_1642_p1;
        trunc_ln700_92_reg_2945 <= trunc_ln700_92_fu_1645_p1;
        trunc_ln700_93_reg_2955 <= trunc_ln700_93_fu_1651_p1;
        trunc_ln700_94_reg_2965 <= trunc_ln700_94_fu_1657_p1;
        trunc_ln700_reg_2900 <= trunc_ln700_fu_1610_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_reg_2601 == 1'd0))) begin
        o_out_reg_2746 <= o_out_fu_850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter4_reg == 1'd0))) begin
        outPartialArr0_0_V_4_fu_216 <= outPartialArr0_0_V_fu_1896_p2;
        outPartialArr0_1_V_4_fu_220 <= outPartialArr0_1_V_fu_2017_p2;
        outPartialArr1_V_0_3_fu_224 <= add_ln398_fu_1882_p2;
        outPartialArr1_V_1_3_fu_228 <= add_ln398_7_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0))) begin
        p_Result_1_i_i_reg_2820 <= {{vec_V_V_dout[7:4]}};
        p_Result_2_i_i_reg_2830 <= {{vec_V_V_dout[11:8]}};
        p_Result_3_i_i_reg_2840 <= {{vec_V_V_dout[15:12]}};
        p_Result_78_1_i_i_reg_2825 <= {{vec_V_V_dout[23:20]}};
        p_Result_78_2_i_i_reg_2835 <= {{vec_V_V_dout[27:24]}};
        p_Result_78_3_i_i_reg_2845 <= {{vec_V_V_dout[31:28]}};
        p_Result_78_i_i_reg_2815 <= {{vec_V_V_dout[19:16]}};
        select_ln393_93_reg_2780 <= select_ln393_93_fu_912_p3;
        select_ln393_94_reg_2785 <= select_ln393_94_fu_919_p3;
        select_ln393_95_reg_2790 <= select_ln393_95_fu_932_p3;
        select_ln393_96_reg_2795 <= select_ln393_96_fu_939_p3;
        select_ln393_97_reg_2800 <= select_ln393_97_fu_946_p3;
        select_ln393_98_reg_2805 <= select_ln393_98_fu_959_p3;
        trunc_ln647_reg_2810 <= trunc_ln647_fu_966_p1;
        wpacks_0_0_V_reg_2850 <= wpacks_0_0_V_fu_1086_p2;
        wpacks_0_1_V_reg_2855 <= wpacks_0_1_V_fu_1156_p2;
        wpacks_0_2_V_reg_2860 <= wpacks_0_2_V_fu_1226_p2;
        wpacks_0_3_V_reg_2865 <= wpacks_0_3_V_fu_1296_p2;
        wpacks_1_0_V_reg_2870 <= wpacks_1_0_V_fu_1348_p2;
        wpacks_1_1_V_reg_2875 <= wpacks_1_1_V_fu_1418_p2;
        wpacks_1_2_V_reg_2880 <= wpacks_1_2_V_fu_1488_p2;
        wpacks_1_3_V_reg_2885 <= wpacks_1_3_V_fu_1558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read_reg_2564 <= reps_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_2746_pp0_iter6_reg == 1'd1))) begin
        res_V_11_reg_3111 <= res_V_11_fu_2295_p3;
        res_V_12_reg_3116 <= res_V_12_fu_2357_p3;
        res_V_13_reg_3121 <= res_V_13_fu_2419_p3;
        res_V_reg_3106 <= res_V_fu_2233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_2746_pp0_iter5_reg == 1'd1))) begin
        ret_V_55_reg_3088 <= ret_V_55_fu_2498_p2;
        ret_V_58_reg_3094 <= ret_V_58_fu_2504_p2;
        ret_V_61_reg_3100 <= ret_V_61_fu_2510_p2;
        ret_V_reg_3082 <= ret_V_fu_2492_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes0_V_0_3_4 = select_ln398_38_fu_2078_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes0_V_0_3_4 = firPartialRes0_V_0_3_fu_200;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes0_V_1_3_4 = select_ln398_42_fu_2121_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes0_V_1_3_4 = firPartialRes0_V_1_3_fu_204;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes1_0_V_s = firPartialRes1_0_V_fu_2085_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes1_0_V_s = firPartialRes1_0_V_4_fu_208;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes1_1_V_s = firPartialRes1_1_V_fu_2128_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes1_1_V_s = firPartialRes1_1_V_4_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_bias_new_V_0_ce0 = 1'b1;
    end else begin
        conv_5_bias_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_bias_new_V_0_ce1 = 1'b1;
    end else begin
        conv_5_bias_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_bias_new_V_1_ce0 = 1'b1;
    end else begin
        conv_5_bias_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_bias_new_V_1_ce1 = 1'b1;
    end else begin
        conv_5_bias_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_inc_new_V_0_ce0 = 1'b1;
    end else begin
        conv_5_inc_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_inc_new_V_0_ce1 = 1'b1;
    end else begin
        conv_5_inc_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_inc_new_V_1_ce0 = 1'b1;
    end else begin
        conv_5_inc_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_inc_new_V_1_ce1 = 1'b1;
    end else begin
        conv_5_inc_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_0_0_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_0_1_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_0_2_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_1_0_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_1_1_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_5_w_new_V_1_2_ce0 = 1'b1;
    end else begin
        conv_5_w_new_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2746_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2746_pp0_iter7_reg == 1'd1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        vec_V_V_blk_n = vec_V_V_empty_n;
    end else begin
        vec_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0))) begin
        vec_V_V_read = 1'b1;
    end else begin
        vec_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_35_fu_738_p2 = (20'd16384 + conv_5_bias_new_V_1_q0);

assign add_ln1353_36_fu_926_p2 = (21'd16384 + conv_5_bias_new_V_0_q1);

assign add_ln1353_37_fu_953_p2 = (20'd16384 + conv_5_bias_new_V_1_q1);

assign add_ln1353_fu_732_p2 = (21'd16384 + conv_5_bias_new_V_0_q0);

assign add_ln392_4_fu_558_p2 = (47'd1 + indvar_flatten145_reg_429);

assign add_ln392_fu_505_p2 = (shl_ln392_4_fu_500_p2 + shl_ln392_fu_495_p2);

assign add_ln393_4_fu_690_p2 = (indvar_flatten33_reg_440 + 16'd1);

assign add_ln394_4_fu_676_p2 = (indvar_flatten_reg_462 + 10'd1);

assign add_ln398_7_fu_2003_p2 = ($signed(select_ln398_40_fu_1995_p3) + $signed(sext_ln68_166_fu_1991_p1));

assign add_ln398_fu_1882_p2 = ($signed(select_ln398_fu_1874_p3) + $signed(sext_ln68_162_fu_1870_p1));

assign add_ln404_fu_856_p2 = (select_ln393_92_fu_797_p3 + zext_ln395_fu_842_p1);

assign add_ln68_65_fu_1146_p2 = ($signed(sext_ln68_140_fu_1138_p1) + $signed(sext_ln68_141_fu_1142_p1));

assign add_ln68_67_fu_1216_p2 = ($signed(sext_ln68_143_fu_1208_p1) + $signed(sext_ln68_144_fu_1212_p1));

assign add_ln68_69_fu_1286_p2 = ($signed(sext_ln68_146_fu_1278_p1) + $signed(sext_ln68_147_fu_1282_p1));

assign add_ln68_71_fu_1338_p2 = ($signed(sext_ln68_149_fu_1330_p1) + $signed(sext_ln68_150_fu_1334_p1));

assign add_ln68_73_fu_1408_p2 = ($signed(sext_ln68_152_fu_1400_p1) + $signed(sext_ln68_153_fu_1404_p1));

assign add_ln68_75_fu_1478_p2 = ($signed(sext_ln68_155_fu_1470_p1) + $signed(sext_ln68_156_fu_1474_p1));

assign add_ln68_77_fu_1548_p2 = ($signed(sext_ln68_158_fu_1540_p1) + $signed(sext_ln68_159_fu_1544_p1));

assign add_ln68_fu_1076_p2 = ($signed(sext_ln68_fu_1068_p1) + $signed(sext_ln68_138_fu_1072_p1));

assign add_ln700_108_fu_1791_p2 = ($signed(sext_ln700_67_fu_1784_p1) + $signed(sext_ln700_64_fu_1781_p1));

assign add_ln700_111_fu_2073_p2 = ($signed(firPartialRes1_0_V_s_reg_3014) + $signed(sext_ln68_164_fu_2064_p1));

assign add_ln700_112_fu_1712_p2 = ($signed(sext_ln700_68_fu_1709_p1) + $signed(sext_ln215_59_fu_1706_p1));

assign add_ln700_114_fu_1912_p2 = ($signed(sext_ln700_72_fu_1905_p1) + $signed(sext_ln700_69_fu_1902_p1));

assign add_ln700_117_fu_2116_p2 = ($signed(firPartialRes1_1_V_s_reg_3019) + $signed(sext_ln68_168_fu_2107_p1));

assign add_ln700_126_fu_1675_p2 = (trunc_ln700_reg_2900 + trunc_ln700_88_reg_2905);

assign add_ln700_127_fu_1682_p2 = ($signed(sext_ln700_65_fu_1672_p1) + $signed(sext_ln700_66_fu_1679_p1));

assign add_ln700_128_fu_1787_p2 = ($signed(add_ln700_reg_2970) + $signed(add_ln700_127_reg_2976));

assign add_ln700_129_fu_1688_p2 = (trunc_ln700_89_reg_2915 + trunc_ln700_90_reg_2925);

assign add_ln700_130_fu_1692_p2 = (add_ln700_129_fu_1688_p2 + add_ln700_126_fu_1675_p2);

assign add_ln700_132_fu_1721_p2 = (trunc_ln700_91_reg_2940 + trunc_ln700_92_reg_2945);

assign add_ln700_133_fu_1728_p2 = ($signed(sext_ln700_70_fu_1718_p1) + $signed(sext_ln700_71_fu_1725_p1));

assign add_ln700_134_fu_1908_p2 = ($signed(add_ln700_112_reg_2987) + $signed(add_ln700_133_reg_2993));

assign add_ln700_135_fu_1734_p2 = (trunc_ln700_93_reg_2955 + trunc_ln700_94_reg_2965);

assign add_ln700_136_fu_1738_p2 = (add_ln700_135_fu_1734_p2 + add_ln700_132_fu_1721_p2);

assign add_ln700_fu_1666_p2 = ($signed(sext_ln700_fu_1663_p1) + $signed(sext_ln215_54_fu_1660_p1));

assign add_ln78_17_fu_1842_p2 = (p_Result_i_i_i_i4_s_fu_1820_p4 + zext_ln78_17_fu_1838_p1);

assign add_ln78_18_fu_2055_p2 = ($signed(sext_ln647_fu_2049_p1) + $signed(zext_ln78_18_fu_2052_p1));

assign add_ln78_19_fu_1935_p2 = (p_Result_i_i_i_i2_2_fu_1922_p4 + zext_ln78_19_fu_1932_p1);

assign add_ln78_20_fu_1963_p2 = (p_Result_i_i_i_i4_2_fu_1941_p4 + zext_ln78_20_fu_1959_p1);

assign add_ln78_21_fu_2098_p2 = ($signed(sext_ln647_11_fu_2092_p1) + $signed(zext_ln78_21_fu_2095_p1));

assign add_ln78_fu_1814_p2 = (p_Result_i_i_i_i2_s_fu_1801_p4 + zext_ln78_fu_1811_p1);

assign and_ln393_13_fu_590_p2 = (xor_ln393_fu_578_p2 & icmp_ln395_fu_584_p2);

assign and_ln393_14_fu_602_p2 = (xor_ln393_fu_578_p2 & icmp_ln394_fu_596_p2);

assign and_ln393_15_fu_811_p2 = (or_ln393_4_reg_2653 & and_ln393_fu_757_p2);

assign and_ln393_16_fu_636_p2 = (or_ln393_4_fu_630_p2 & and_ln393_13_fu_590_p2);

assign and_ln393_fu_757_p2 = (xor_ln393_reg_2621 & icmp_ln399_fu_751_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2746_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2746_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2746_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter8 = ((out_V_V_full_n == 1'b0) & (o_out_reg_2746_pp0_iter7_reg == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_2601_pp0_iter1_reg == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound46_fu_535_p2 = (p_shl232_fu_531_p1 + p_shl_fu_519_p1);

assign conv_5_bias_new_V_0_address0 = zext_ln458_fu_545_p1;

assign conv_5_bias_new_V_0_address1 = zext_ln458_4_fu_804_p1;

assign conv_5_bias_new_V_1_address0 = zext_ln458_fu_545_p1;

assign conv_5_bias_new_V_1_address1 = zext_ln458_4_fu_804_p1;

assign conv_5_inc_new_V_0_address0 = zext_ln458_fu_545_p1;

assign conv_5_inc_new_V_0_address1 = zext_ln458_4_fu_804_p1;

assign conv_5_inc_new_V_1_address0 = zext_ln458_fu_545_p1;

assign conv_5_inc_new_V_1_address1 = zext_ln458_4_fu_804_p1;

assign conv_5_w_new_V_0_0_address0 = zext_ln404_10_fu_866_p1;

assign conv_5_w_new_V_0_1_address0 = zext_ln404_10_fu_866_p1;

assign conv_5_w_new_V_0_2_address0 = zext_ln404_10_fu_866_p1;

assign conv_5_w_new_V_1_0_address0 = zext_ln404_10_fu_866_p1;

assign conv_5_w_new_V_1_1_address0 = zext_ln404_10_fu_866_p1;

assign conv_5_w_new_V_1_2_address0 = zext_ln404_10_fu_866_p1;

assign firPartialRes0_0_V_4_fu_2068_p2 = ($signed(firPartialRes0_V_0_3_4_reg_3004) + $signed(firPartialRes0_0_V_fu_2061_p1));

assign firPartialRes0_0_V_fu_2061_p1 = $signed(add_ln78_17_reg_3032);

assign firPartialRes0_1_V_4_fu_2111_p2 = ($signed(firPartialRes0_V_1_3_4_reg_3009) + $signed(firPartialRes0_1_V_fu_2104_p1));

assign firPartialRes0_1_V_fu_2104_p1 = $signed(add_ln78_20_reg_3057);

assign firPartialRes1_0_V_fu_2085_p3 = ((o_clear_reg_3024[0:0] === 1'b1) ? sext_ln68_164_fu_2064_p1 : add_ln700_111_fu_2073_p2);

assign firPartialRes1_1_V_fu_2128_p3 = ((o_clear_reg_3024[0:0] === 1'b1) ? sext_ln68_168_fu_2107_p1 : add_ln700_117_fu_2116_p2);

assign icmp_ln392_fu_553_p2 = ((indvar_flatten145_reg_429 == bound46_reg_2570) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_564_p2 = ((indvar_flatten33_reg_440 == 16'd16896) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_596_p2 = ((indvar_flatten_reg_462 == 10'd528) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_584_p2 = ((infoldIdx_0_i_reg_473 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln399_5_fu_845_p2 = ((select_ln399_reg_2669 == 6'd47) ? 1'b1 : 1'b0);

assign icmp_ln399_7_fu_822_p2 = ((w_fu_816_p2 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_751_p2 = ((w_0_i_reg_484 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_45_fu_2209_p2 = ((tmp_60_fu_2199_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_46_fu_2250_p2 = (($signed(ret_V_65_fu_2244_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_47_fu_2271_p2 = ((tmp_61_fu_2261_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_48_fu_2312_p2 = (($signed(ret_V_66_fu_2306_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_49_fu_2333_p2 = ((tmp_62_fu_2323_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_50_fu_2374_p2 = (($signed(ret_V_67_fu_2368_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_51_fu_2395_p2 = ((tmp_63_fu_2385_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2188_p2 = (($signed(ret_V_64_fu_2182_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign infoldIdx_fu_670_p2 = (select_ln399_fu_662_p3 + 6'd1);

assign ipack_0_V_fu_1564_p4 = {{{p_Result_78_i_i_reg_2815}, {7'd0}}, {trunc_ln647_reg_2810}};

assign ipack_1_V_fu_1572_p4 = {{{p_Result_78_1_i_i_reg_2825}, {7'd0}}, {p_Result_1_i_i_reg_2820}};

assign ipack_2_V_fu_1580_p4 = {{{p_Result_78_2_i_i_reg_2835}, {7'd0}}, {p_Result_2_i_i_reg_2830}};

assign ipack_3_V_fu_1588_p4 = {{{p_Result_78_3_i_i_reg_2845}, {7'd0}}, {p_Result_3_i_i_reg_2840}};

assign mul_ln1352_38_fu_2443_p1 = zext_ln215_30_fu_1606_p1;

assign mul_ln1352_39_fu_2450_p1 = zext_ln215_31_fu_1619_p1;

assign mul_ln1352_40_fu_2457_p1 = zext_ln215_32_fu_1629_p1;

assign mul_ln1352_41_fu_2464_p1 = zext_ln215_fu_1599_p1;

assign mul_ln1352_42_fu_2471_p1 = zext_ln215_30_fu_1606_p1;

assign mul_ln1352_43_fu_2478_p1 = zext_ln215_31_fu_1619_p1;

assign mul_ln1352_44_fu_2485_p1 = zext_ln215_32_fu_1629_p1;

assign mul_ln1352_fu_2436_p1 = zext_ln215_fu_1599_p1;

assign o_clear_fu_1776_p2 = ((select_ln399_reg_2669_pp0_iter4_reg == 6'd0) ? 1'b1 : 1'b0);

assign o_out_fu_850_p2 = (select_ln399_4_fu_828_p3 & icmp_ln399_5_fu_845_p2);

assign or_ln393_4_fu_630_p2 = (xor_ln393_4_fu_624_p2 | icmp_ln393_fu_564_p2);

assign or_ln393_fu_614_p2 = (icmp_ln393_fu_564_p2 | and_ln393_14_fu_602_p2);

assign or_ln399_4_fu_656_p2 = (or_ln399_fu_650_p2 | icmp_ln393_fu_564_p2);

assign or_ln399_fu_650_p2 = (and_ln393_16_fu_636_p2 | and_ln393_14_fu_602_p2);

assign outPartialArr0_0_V_fu_1896_p2 = ($signed(select_ln398_37_fu_1888_p3) + $signed(sext_ln68_161_fu_1866_p1));

assign outPartialArr0_1_V_fu_2017_p2 = ($signed(select_ln398_41_fu_2009_p3) + $signed(sext_ln68_165_fu_1987_p1));

assign out_V_V_din = {{{{res_V_13_reg_3121}, {res_V_11_reg_3111}}, {res_V_12_reg_3116}}, {res_V_reg_3106}};

assign p_Result_1_i25_i_fu_1354_p4 = {{conv_5_w_new_V_1_2_q0[7:4]}};

assign p_Result_1_i8_i_fu_1092_p4 = {{conv_5_w_new_V_0_2_q0[7:4]}};

assign p_Result_2_i35_i_fu_1424_p4 = {{conv_5_w_new_V_1_2_q0[11:8]}};

assign p_Result_2_i9_i_fu_1162_p4 = {{conv_5_w_new_V_0_2_q0[11:8]}};

assign p_Result_3_i10_i_fu_1232_p4 = {{conv_5_w_new_V_0_2_q0[15:12]}};

assign p_Result_3_i45_i_fu_1494_p4 = {{conv_5_w_new_V_1_2_q0[15:12]}};

assign p_Result_i_i_i_i2_2_fu_1922_p4 = {{add_ln700_134_fu_1908_p2[21:11]}};

assign p_Result_i_i_i_i2_s_fu_1801_p4 = {{add_ln700_128_fu_1787_p2[21:11]}};

assign p_Result_i_i_i_i4_2_fu_1941_p4 = {{add_ln700_134_fu_1908_p2[32:22]}};

assign p_Result_i_i_i_i4_s_fu_1820_p4 = {{add_ln700_128_fu_1787_p2[32:22]}};

assign p_shl232_fu_531_p1 = tmp_77_fu_523_p3;

assign p_shl_fu_519_p1 = tmp_76_fu_511_p3;

assign peIdx_fu_608_p2 = (6'd1 + select_ln393_fu_570_p3);

assign res_V_11_fu_2295_p3 = ((icmp_ln895_46_fu_2250_p2[0:0] === 1'b1) ? select_ln192_11_fu_2287_p3 : 4'd0);

assign res_V_12_fu_2357_p3 = ((icmp_ln895_48_fu_2312_p2[0:0] === 1'b1) ? select_ln192_12_fu_2349_p3 : 4'd0);

assign res_V_13_fu_2419_p3 = ((icmp_ln895_50_fu_2374_p2[0:0] === 1'b1) ? select_ln192_13_fu_2411_p3 : 4'd0);

assign res_V_fu_2233_p3 = ((icmp_ln895_fu_2188_p2[0:0] === 1'b1) ? select_ln192_fu_2225_p3 : 4'd0);

assign ret_V_54_fu_2194_p2 = ($signed(ret_V_reg_3082) + $signed(sext_ln393_13_fu_2170_p1));

assign ret_V_55_fu_2498_p0 = zext_ln393_fu_2043_p1;

assign ret_V_57_fu_2256_p2 = ($signed(ret_V_55_reg_3088) + $signed(sext_ln393_13_fu_2170_p1));

assign ret_V_58_fu_2504_p0 = zext_ln393_12_fu_2046_p1;

assign ret_V_60_fu_2318_p2 = ($signed(ret_V_58_reg_3094) + $signed(sext_ln393_15_fu_2176_p1));

assign ret_V_61_fu_2510_p0 = zext_ln393_12_fu_2046_p1;

assign ret_V_63_fu_2380_p2 = ($signed(ret_V_61_reg_3100) + $signed(sext_ln393_15_fu_2176_p1));

assign ret_V_64_fu_2182_p2 = ($signed(sext_ln393_fu_2167_p1) + $signed(sext_ln1352_fu_2179_p1));

assign ret_V_65_fu_2244_p2 = ($signed(sext_ln393_fu_2167_p1) + $signed(sext_ln1352_11_fu_2241_p1));

assign ret_V_66_fu_2306_p2 = ($signed(sext_ln393_14_fu_2173_p1) + $signed(sext_ln1352_12_fu_2303_p1));

assign ret_V_67_fu_2368_p2 = ($signed(sext_ln393_14_fu_2173_p1) + $signed(sext_ln1352_13_fu_2365_p1));

assign ret_V_fu_2492_p0 = zext_ln393_fu_2043_p1;

assign select_ln192_11_fu_2287_p3 = ((icmp_ln895_47_fu_2271_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_s_fu_2277_p4);

assign select_ln192_12_fu_2349_p3 = ((icmp_ln895_49_fu_2333_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_9_fu_2339_p4);

assign select_ln192_13_fu_2411_p3 = ((icmp_ln895_51_fu_2395_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_1_fu_2401_p4);

assign select_ln192_fu_2225_p3 = ((icmp_ln895_45_fu_2209_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln_fu_2215_p4);

assign select_ln393_100_fu_696_p3 = ((icmp_ln393_fu_564_p2[0:0] === 1'b1) ? 16'd1 : add_ln393_4_fu_690_p2);

assign select_ln393_84_fu_744_p3 = ((icmp_ln393_reg_2610[0:0] === 1'b1) ? 12'd0 : sub_ln404_fu_726_p2);

assign select_ln393_85_fu_876_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 10'd601 : conv_5_inc_new_V_0_l_reg_2691);

assign select_ln393_86_fu_882_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 21'd233513 : conv_5_bias_new_V_0_1_reg_2696);

assign select_ln393_87_fu_888_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 21'd249897 : add_ln1353_reg_2711);

assign select_ln393_88_fu_894_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 10'd516 : conv_5_inc_new_V_1_l_reg_2701);

assign select_ln393_89_fu_900_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 20'd63529 : conv_5_bias_new_V_1_1_reg_2706);

assign select_ln393_90_fu_906_p3 = ((icmp_ln393_reg_2610_pp0_iter1_reg[0:0] === 1'b1) ? 20'd79913 : add_ln1353_35_reg_2716);

assign select_ln393_91_fu_762_p3 = ((or_ln393_reg_2642[0:0] === 1'b1) ? 5'd0 : w_0_i_reg_484);

assign select_ln393_92_fu_797_p3 = ((and_ln393_14_reg_2626[0:0] === 1'b1) ? sub_ln404_4_fu_791_p2 : select_ln393_84_fu_744_p3);

assign select_ln393_93_fu_912_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? conv_5_inc_new_V_0_q1 : select_ln393_85_fu_876_p3);

assign select_ln393_94_fu_919_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? conv_5_bias_new_V_0_q1 : select_ln393_86_fu_882_p3);

assign select_ln393_95_fu_932_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_36_fu_926_p2 : select_ln393_87_fu_888_p3);

assign select_ln393_96_fu_939_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? conv_5_inc_new_V_1_q1 : select_ln393_88_fu_894_p3);

assign select_ln393_97_fu_946_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? conv_5_bias_new_V_1_q1 : select_ln393_89_fu_900_p3);

assign select_ln393_98_fu_959_p3 = ((and_ln393_14_reg_2626_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_37_fu_953_p2 : select_ln393_90_fu_906_p3);

assign select_ln393_99_fu_642_p3 = ((and_ln393_14_fu_602_p2[0:0] === 1'b1) ? peIdx_fu_608_p2 : select_ln393_fu_570_p3);

assign select_ln393_fu_570_p3 = ((icmp_ln393_fu_564_p2[0:0] === 1'b1) ? 6'd0 : peIdx_0_i_reg_451);

assign select_ln394_4_fu_682_p3 = ((or_ln393_fu_614_p2[0:0] === 1'b1) ? 10'd1 : add_ln394_4_fu_676_p2);

assign select_ln394_fu_835_p3 = ((and_ln393_16_reg_2658[0:0] === 1'b1) ? w_fu_816_p2 : select_ln393_91_fu_762_p3);

assign select_ln398_37_fu_1888_p3 = ((o_clear_fu_1776_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes0_V_0_3_4 : outPartialArr0_0_V_4_fu_216);

assign select_ln398_38_fu_2078_p3 = ((o_clear_reg_3024[0:0] === 1'b1) ? firPartialRes0_0_V_fu_2061_p1 : firPartialRes0_0_V_4_fu_2068_p2);

assign select_ln398_40_fu_1995_p3 = ((o_clear_fu_1776_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes1_1_V_s : outPartialArr1_V_1_3_fu_228);

assign select_ln398_41_fu_2009_p3 = ((o_clear_fu_1776_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes0_V_1_3_4 : outPartialArr0_1_V_4_fu_220);

assign select_ln398_42_fu_2121_p3 = ((o_clear_reg_3024[0:0] === 1'b1) ? firPartialRes0_1_V_fu_2104_p1 : firPartialRes0_1_V_4_fu_2111_p2);

assign select_ln398_fu_1874_p3 = ((o_clear_fu_1776_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes1_0_V_s : outPartialArr1_V_0_3_fu_224);

assign select_ln399_4_fu_828_p3 = ((and_ln393_16_reg_2658[0:0] === 1'b1) ? icmp_ln399_7_fu_822_p2 : and_ln393_15_fu_811_p2);

assign select_ln399_fu_662_p3 = ((or_ln399_4_fu_656_p2[0:0] === 1'b1) ? 6'd0 : infoldIdx_0_i_reg_473);

assign sext_ln1352_11_fu_2241_p1 = ret_V_55_reg_3088;

assign sext_ln1352_12_fu_2303_p1 = ret_V_58_reg_3094;

assign sext_ln1352_13_fu_2365_p1 = ret_V_61_reg_3100;

assign sext_ln1352_fu_2179_p1 = ret_V_reg_3082;

assign sext_ln215_54_fu_1660_p1 = mul_ln1352_reg_2890;

assign sext_ln215_59_fu_1706_p1 = mul_ln1352_41_reg_2930;

assign sext_ln393_13_fu_2170_p1 = $signed(select_ln393_95_reg_2790_pp0_iter6_reg);

assign sext_ln393_14_fu_2173_p1 = $signed(select_ln393_97_reg_2800_pp0_iter6_reg);

assign sext_ln393_15_fu_2176_p1 = $signed(select_ln393_98_reg_2805_pp0_iter6_reg);

assign sext_ln393_fu_2167_p1 = $signed(select_ln393_94_reg_2785_pp0_iter6_reg);

assign sext_ln404_fu_862_p1 = $signed(add_ln404_fu_856_p2);

assign sext_ln647_11_fu_2092_p1 = $signed(tmp_s_reg_3062);

assign sext_ln647_fu_2049_p1 = $signed(tmp_reg_3037);

assign sext_ln68_138_fu_1072_p1 = $signed(trunc_ln647_17_fu_1040_p1);

assign sext_ln68_139_fu_1082_p1 = $signed(add_ln68_fu_1076_p2);

assign sext_ln68_140_fu_1138_p1 = $signed(shl_ln68_56_fu_1130_p3);

assign sext_ln68_141_fu_1142_p1 = $signed(p_Result_1_i8_i_fu_1092_p4);

assign sext_ln68_142_fu_1152_p1 = $signed(add_ln68_65_fu_1146_p2);

assign sext_ln68_143_fu_1208_p1 = $signed(shl_ln68_58_fu_1200_p3);

assign sext_ln68_144_fu_1212_p1 = $signed(p_Result_2_i9_i_fu_1162_p4);

assign sext_ln68_145_fu_1222_p1 = $signed(add_ln68_67_fu_1216_p2);

assign sext_ln68_146_fu_1278_p1 = $signed(shl_ln68_60_fu_1270_p3);

assign sext_ln68_147_fu_1282_p1 = $signed(p_Result_3_i10_i_fu_1232_p4);

assign sext_ln68_148_fu_1292_p1 = $signed(add_ln68_69_fu_1286_p2);

assign sext_ln68_149_fu_1330_p1 = $signed(shl_ln68_62_fu_1322_p3);

assign sext_ln68_150_fu_1334_p1 = $signed(trunc_ln647_18_fu_1302_p1);

assign sext_ln68_151_fu_1344_p1 = $signed(add_ln68_71_fu_1338_p2);

assign sext_ln68_152_fu_1400_p1 = $signed(shl_ln68_64_fu_1392_p3);

assign sext_ln68_153_fu_1404_p1 = $signed(p_Result_1_i25_i_fu_1354_p4);

assign sext_ln68_154_fu_1414_p1 = $signed(add_ln68_73_fu_1408_p2);

assign sext_ln68_155_fu_1470_p1 = $signed(shl_ln68_66_fu_1462_p3);

assign sext_ln68_156_fu_1474_p1 = $signed(p_Result_2_i35_i_fu_1424_p4);

assign sext_ln68_157_fu_1484_p1 = $signed(add_ln68_75_fu_1478_p2);

assign sext_ln68_158_fu_1540_p1 = $signed(shl_ln68_68_fu_1532_p3);

assign sext_ln68_159_fu_1544_p1 = $signed(p_Result_3_i45_i_fu_1494_p4);

assign sext_ln68_160_fu_1554_p1 = $signed(add_ln68_77_fu_1548_p2);

assign sext_ln68_161_fu_1866_p1 = $signed(trunc_ln647_19_fu_1797_p1);

assign sext_ln68_162_fu_1870_p1 = $signed(add_ln78_fu_1814_p2);

assign sext_ln68_164_fu_2064_p1 = $signed(add_ln78_18_fu_2055_p2);

assign sext_ln68_165_fu_1987_p1 = $signed(trunc_ln647_20_fu_1918_p1);

assign sext_ln68_166_fu_1991_p1 = $signed(add_ln78_19_fu_1935_p2);

assign sext_ln68_168_fu_2107_p1 = $signed(add_ln78_21_fu_2098_p2);

assign sext_ln68_fu_1068_p1 = $signed(shl_ln68_s_fu_1060_p3);

assign sext_ln700_64_fu_1781_p1 = add_ln700_reg_2970;

assign sext_ln700_65_fu_1672_p1 = mul_ln1352_39_reg_2910;

assign sext_ln700_66_fu_1679_p1 = mul_ln1352_40_reg_2920;

assign sext_ln700_67_fu_1784_p1 = add_ln700_127_reg_2976;

assign sext_ln700_68_fu_1709_p1 = mul_ln1352_42_reg_2935;

assign sext_ln700_69_fu_1902_p1 = add_ln700_112_reg_2987;

assign sext_ln700_70_fu_1718_p1 = mul_ln1352_43_reg_2950;

assign sext_ln700_71_fu_1725_p1 = mul_ln1352_44_reg_2960;

assign sext_ln700_72_fu_1905_p1 = add_ln700_133_reg_2993;

assign sext_ln700_fu_1663_p1 = mul_ln1352_38_reg_2895;

assign shl_ln392_4_fu_500_p2 = reps_read_reg_2564 << 32'd1;

assign shl_ln392_fu_495_p2 = reps_read_reg_2564 << 32'd3;

assign shl_ln404_5_fu_715_p3 = {{trunc_ln404_reg_2575}, {4'd0}};

assign shl_ln404_5_mid1_fu_780_p3 = {{trunc_ln404_4_reg_2647}, {4'd0}};

assign shl_ln404_mid1_fu_769_p3 = {{trunc_ln404_4_reg_2647}, {6'd0}};

assign shl_ln68_55_fu_1112_p3 = {{tmp_78_fu_1102_p4}, {22'd0}};

assign shl_ln68_56_fu_1130_p3 = {{tmp_79_fu_1120_p4}, {11'd0}};

assign shl_ln68_57_fu_1182_p3 = {{tmp_80_fu_1172_p4}, {22'd0}};

assign shl_ln68_58_fu_1200_p3 = {{tmp_81_fu_1190_p4}, {11'd0}};

assign shl_ln68_59_fu_1252_p3 = {{tmp_82_fu_1242_p4}, {22'd0}};

assign shl_ln68_60_fu_1270_p3 = {{tmp_83_fu_1260_p4}, {11'd0}};

assign shl_ln68_61_fu_1310_p3 = {{trunc_ln68_9_fu_1306_p1}, {22'd0}};

assign shl_ln68_62_fu_1322_p3 = {{trunc_ln68_10_fu_1318_p1}, {11'd0}};

assign shl_ln68_63_fu_1374_p3 = {{tmp_84_fu_1364_p4}, {22'd0}};

assign shl_ln68_64_fu_1392_p3 = {{tmp_85_fu_1382_p4}, {11'd0}};

assign shl_ln68_65_fu_1444_p3 = {{tmp_86_fu_1434_p4}, {22'd0}};

assign shl_ln68_66_fu_1462_p3 = {{tmp_87_fu_1452_p4}, {11'd0}};

assign shl_ln68_67_fu_1514_p3 = {{tmp_88_fu_1504_p4}, {22'd0}};

assign shl_ln68_68_fu_1532_p3 = {{tmp_89_fu_1522_p4}, {11'd0}};

assign shl_ln68_s_fu_1060_p3 = {{trunc_ln68_8_fu_1056_p1}, {11'd0}};

assign shl_ln8_fu_704_p3 = {{trunc_ln404_reg_2575}, {6'd0}};

assign shl_ln9_fu_1048_p3 = {{trunc_ln68_fu_1044_p1}, {22'd0}};

assign sub_ln404_4_fu_791_p2 = (zext_ln404_11_fu_776_p1 - zext_ln404_12_fu_787_p1);

assign sub_ln404_fu_726_p2 = (zext_ln404_fu_711_p1 - zext_ln404_9_fu_722_p1);

assign tmp_55_fu_1830_p3 = add_ln700_128_fu_1787_p2[32'd21];

assign tmp_58_fu_1951_p3 = add_ln700_134_fu_1908_p2[32'd21];

assign tmp_60_fu_2199_p4 = {{ret_V_54_fu_2194_p2[27:19]}};

assign tmp_61_fu_2261_p4 = {{ret_V_57_fu_2256_p2[27:19]}};

assign tmp_62_fu_2323_p4 = {{ret_V_60_fu_2318_p2[27:19]}};

assign tmp_63_fu_2385_p4 = {{ret_V_63_fu_2380_p2[27:19]}};

assign tmp_76_fu_511_p3 = {{add_ln392_fu_505_p2}, {14'd0}};

assign tmp_77_fu_523_p3 = {{add_ln392_fu_505_p2}, {9'd0}};

assign tmp_78_fu_1102_p4 = {{conv_5_w_new_V_0_0_q0[7:4]}};

assign tmp_79_fu_1120_p4 = {{conv_5_w_new_V_0_1_q0[7:4]}};

assign tmp_80_fu_1172_p4 = {{conv_5_w_new_V_0_0_q0[11:8]}};

assign tmp_81_fu_1190_p4 = {{conv_5_w_new_V_0_1_q0[11:8]}};

assign tmp_82_fu_1242_p4 = {{conv_5_w_new_V_0_0_q0[15:12]}};

assign tmp_83_fu_1260_p4 = {{conv_5_w_new_V_0_1_q0[15:12]}};

assign tmp_84_fu_1364_p4 = {{conv_5_w_new_V_1_0_q0[7:4]}};

assign tmp_85_fu_1382_p4 = {{conv_5_w_new_V_1_1_q0[7:4]}};

assign tmp_86_fu_1434_p4 = {{conv_5_w_new_V_1_0_q0[11:8]}};

assign tmp_87_fu_1452_p4 = {{conv_5_w_new_V_1_1_q0[11:8]}};

assign tmp_88_fu_1504_p4 = {{conv_5_w_new_V_1_0_q0[15:12]}};

assign tmp_89_fu_1522_p4 = {{conv_5_w_new_V_1_1_q0[15:12]}};

assign trunc_ln214_1_fu_2401_p4 = {{ret_V_63_fu_2380_p2[18:15]}};

assign trunc_ln214_9_fu_2339_p4 = {{ret_V_60_fu_2318_p2[18:15]}};

assign trunc_ln214_s_fu_2277_p4 = {{ret_V_57_fu_2256_p2[18:15]}};

assign trunc_ln404_4_fu_620_p1 = peIdx_fu_608_p2[4:0];

assign trunc_ln404_fu_541_p1 = peIdx_0_i_reg_451[4:0];

assign trunc_ln647_17_fu_1040_p1 = conv_5_w_new_V_0_2_q0[3:0];

assign trunc_ln647_18_fu_1302_p1 = conv_5_w_new_V_1_2_q0[3:0];

assign trunc_ln647_19_fu_1797_p1 = add_ln700_128_fu_1787_p2[10:0];

assign trunc_ln647_20_fu_1918_p1 = add_ln700_134_fu_1908_p2[10:0];

assign trunc_ln647_fu_966_p1 = vec_V_V_dout[3:0];

assign trunc_ln68_10_fu_1318_p1 = conv_5_w_new_V_1_1_q0[3:0];

assign trunc_ln68_8_fu_1056_p1 = conv_5_w_new_V_0_1_q0[3:0];

assign trunc_ln68_9_fu_1306_p1 = conv_5_w_new_V_1_0_q0[3:0];

assign trunc_ln68_fu_1044_p1 = conv_5_w_new_V_0_0_q0[3:0];

assign trunc_ln700_88_fu_1613_p1 = mul_ln1352_38_fu_2443_p2[20:0];

assign trunc_ln700_89_fu_1623_p1 = mul_ln1352_39_fu_2450_p2[20:0];

assign trunc_ln700_90_fu_1633_p1 = mul_ln1352_40_fu_2457_p2[20:0];

assign trunc_ln700_91_fu_1642_p1 = mul_ln1352_41_fu_2464_p2[20:0];

assign trunc_ln700_92_fu_1645_p1 = mul_ln1352_42_fu_2471_p2[20:0];

assign trunc_ln700_93_fu_1651_p1 = mul_ln1352_43_fu_2478_p2[20:0];

assign trunc_ln700_94_fu_1657_p1 = mul_ln1352_44_fu_2485_p2[20:0];

assign trunc_ln700_fu_1610_p1 = mul_ln1352_fu_2436_p2[20:0];

assign trunc_ln_fu_2215_p4 = {{ret_V_54_fu_2194_p2[18:15]}};

assign w_fu_816_p2 = (5'd2 + select_ln393_91_fu_762_p3);

assign wpacks_0_0_V_fu_1086_p2 = ($signed(shl_ln9_fu_1048_p3) + $signed(sext_ln68_139_fu_1082_p1));

assign wpacks_0_1_V_fu_1156_p2 = ($signed(shl_ln68_55_fu_1112_p3) + $signed(sext_ln68_142_fu_1152_p1));

assign wpacks_0_2_V_fu_1226_p2 = ($signed(shl_ln68_57_fu_1182_p3) + $signed(sext_ln68_145_fu_1222_p1));

assign wpacks_0_3_V_fu_1296_p2 = ($signed(shl_ln68_59_fu_1252_p3) + $signed(sext_ln68_148_fu_1292_p1));

assign wpacks_1_0_V_fu_1348_p2 = ($signed(shl_ln68_61_fu_1310_p3) + $signed(sext_ln68_151_fu_1344_p1));

assign wpacks_1_1_V_fu_1418_p2 = ($signed(shl_ln68_63_fu_1374_p3) + $signed(sext_ln68_154_fu_1414_p1));

assign wpacks_1_2_V_fu_1488_p2 = ($signed(shl_ln68_65_fu_1444_p3) + $signed(sext_ln68_157_fu_1484_p1));

assign wpacks_1_3_V_fu_1558_p2 = ($signed(shl_ln68_67_fu_1514_p3) + $signed(sext_ln68_160_fu_1554_p1));

assign xor_ln393_4_fu_624_p2 = (icmp_ln394_fu_596_p2 ^ 1'd1);

assign xor_ln393_fu_578_p2 = (icmp_ln393_fu_564_p2 ^ 1'd1);

assign zext_ln215_30_fu_1606_p1 = ipack_1_V_fu_1572_p4;

assign zext_ln215_31_fu_1619_p1 = ipack_2_V_fu_1580_p4;

assign zext_ln215_32_fu_1629_p1 = ipack_3_V_fu_1588_p4;

assign zext_ln215_fu_1599_p1 = ipack_0_V_fu_1564_p4;

assign zext_ln393_12_fu_2046_p1 = select_ln393_96_reg_2795_pp0_iter5_reg;

assign zext_ln393_fu_2043_p1 = select_ln393_93_reg_2780_pp0_iter5_reg;

assign zext_ln395_fu_842_p1 = select_ln399_reg_2669;

assign zext_ln404_10_fu_866_p1 = $unsigned(sext_ln404_fu_862_p1);

assign zext_ln404_11_fu_776_p1 = shl_ln404_mid1_fu_769_p3;

assign zext_ln404_12_fu_787_p1 = shl_ln404_5_mid1_fu_780_p3;

assign zext_ln404_9_fu_722_p1 = shl_ln404_5_fu_715_p3;

assign zext_ln404_fu_711_p1 = shl_ln8_fu_704_p3;

assign zext_ln458_4_fu_804_p1 = peIdx_reg_2637;

assign zext_ln458_fu_545_p1 = peIdx_0_i_reg_451;

assign zext_ln78_17_fu_1838_p1 = tmp_55_fu_1830_p3;

assign zext_ln78_18_fu_2052_p1 = tmp_56_reg_3042;

assign zext_ln78_19_fu_1932_p1 = tmp_57_reg_2999;

assign zext_ln78_20_fu_1959_p1 = tmp_58_fu_1951_p3;

assign zext_ln78_21_fu_2095_p1 = tmp_59_reg_3067;

assign zext_ln78_fu_1811_p1 = tmp_54_reg_2982;

always @ (posedge ap_clk) begin
    bound46_reg_2570[9:0] <= 10'b0000000000;
end

endmodule //convDSPOpt_3
