#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 21 21:26:50 2024
# Process ID: 2472
# Current directory: E:/Project/Capstone/Architecture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19552 E:\Project\Capstone\Architecture\Architecture.xpr
# Log file: E:/Project/Capstone/Architecture/vivado.log
# Journal file: E:/Project/Capstone/Architecture\vivado.jou
# Running On: DESKTOP-TDU015C, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 12, Host memory: 34306 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/Capstone/Architecture/Architecture.xpr
update_compile_order -fileset sources_1
set_param general.maxThreads 24
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {1200} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_video E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {1200} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dist_mem_video
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {1200} \
  CONFIG.Write_Width_A {32} \
] [get_ips dist_mem_video]
generate_target {instantiation_template} [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci]
generate_target all [get_files  e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_video] }
export_ip_user_files -of_objects [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci]
launch_runs dist_mem_video_synth_1 -jobs 12
wait_on_run dist_mem_video_synth_1
export_simulation -of_objects [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/dist_mem_video/dist_mem_video.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
get_param general.maxThreads 24
get_param general.maxThreads
set_param general.maxThreads 24
update_module_reference design_1_Motherboard_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
update_module_reference design_1_Motherboard_0_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_ram
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_ram]
generate_target {instantiation_template} [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
generate_target all [get_files  e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ram] }
export_ip_user_files -of_objects [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
launch_runs blk_mem_ram_synth_1 -jobs 12
wait_on_run blk_mem_ram_synth_1
export_simulation -of_objects [get_files e:/Project/Capstone/Architecture/Architecture.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci] -directory E:/Project/Capstone/Architecture/Architecture.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files -ipstatic_source_dir E:/Project/Capstone/Architecture/Architecture.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/modelsim} {questa=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/questa} {riviera=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/riviera} {activehdl=E:/Project/Capstone/Architecture/Architecture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_Motherboard_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Project/Capstone/Architecture/Architecture.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
