
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.751555                       # Number of seconds simulated
sim_ticks                                1751554964500                       # Number of ticks simulated
final_tick                               1751554964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 341588                       # Simulator instruction rate (inst/s)
host_op_rate                                   598676                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1196618750                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598328                       # Number of bytes of host memory used
host_seconds                                  1463.75                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       425860480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          425922496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        62016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73148288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73148288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6654070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6655039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1142942                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1142942                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              35406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          243132810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243168216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         35406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41761914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41761914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41761914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             35406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         243132810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284930130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6655039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1142942                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6655039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1142942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              424502144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1420352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73109824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               425922496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73148288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  22193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   581                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            424687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            406433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            408366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            441034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            405202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            424325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           422179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           425451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           418587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           421526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72220                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1751538245500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6655039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1142942                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6632846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5919724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.059995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.073670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.690006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5379112     90.87%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       398547      6.73%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32678      0.55%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15470      0.26%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11220      0.19%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13375      0.23%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8622      0.15%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8580      0.14%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52120      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5919724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.597247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.383157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.540104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59478     88.41%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7082     10.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          366      0.54%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          177      0.26%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           73      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.980928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.951979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33580     49.92%     49.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1575      2.34%     52.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            31941     47.48%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      0.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67272                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 209760605250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            334126467750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33164230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31624.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50374.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       242.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1341938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  513525                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     224614.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21166565700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11250296475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23677425240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3032945280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         131742552240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         103064454240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4269994560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    518489882610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     73644019200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      52388689425                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           942743384730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            538.232259                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1514374826000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5052213500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55816014000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 185559385750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 191781776000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  176303666500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1137041908750                       # Time in different power states
system.mem_ctrls_1.actEnergy              21100263660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11215056105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             23681095200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2930074740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         132061550400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         103207543050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4501097760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    513508101990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     75674290080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      54188733270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           942080014995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            537.853524                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1513465978500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5307869750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55958088000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 190291124750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 197067511750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  176817540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1126112830250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3503109929                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3503109929                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          13472246                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.774124                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280304456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13473270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.804486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1085298500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.774124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         307250996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        307250996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    208555889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208555889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71748567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71748567                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280304456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280304456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280304456                       # number of overall hits
system.cpu.dcache.overall_hits::total       280304456                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12743280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12743280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       729990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       729990                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13473270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13473270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13473270                       # number of overall misses
system.cpu.dcache.overall_misses::total      13473270                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 750994508500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 750994508500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  28016949000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28016949000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 779011457500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 779011457500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 779011457500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 779011457500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057584                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010072                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045862                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58932.591021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58932.591021                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38379.907944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38379.907944                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57819.034095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57819.034095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57819.034095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57819.034095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3932627                       # number of writebacks
system.cpu.dcache.writebacks::total           3932627                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12743280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12743280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       729990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       729990                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13473270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13473270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13473270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13473270                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 738251228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 738251228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27286959000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27286959000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 765538187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 765538187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 765538187500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 765538187500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.057584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045862                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57932.591021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57932.591021                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37379.907944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37379.907944                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56819.034095                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56819.034095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56819.034095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56819.034095                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1236084                       # number of replacements
system.cpu.icache.tags.tagsinuse           235.194243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676081623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1236321                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            546.849583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   235.194243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.918728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678554265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678554265                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676081623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676081623                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676081623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676081623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676081623                       # number of overall hits
system.cpu.icache.overall_hits::total       676081623                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1236321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1236321                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1236321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1236321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1236321                       # number of overall misses
system.cpu.icache.overall_misses::total       1236321                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16164494500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16164494500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16164494500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16164494500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16164494500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16164494500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001825                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001825                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13074.674377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13074.674377                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13074.674377                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13074.674377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13074.674377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13074.674377                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1236084                       # number of writebacks
system.cpu.icache.writebacks::total           1236084                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1236321                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1236321                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1236321                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1236321                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1236321                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1236321                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  14928173500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14928173500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  14928173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14928173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  14928173500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14928173500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001825                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001825                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001825                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001825                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001825                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12074.674377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12074.674377                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12074.674377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12074.674377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12074.674377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12074.674377                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6824750                       # number of replacements
system.l2.tags.tagsinuse                 16320.901664                       # Cycle average of tags in use
system.l2.tags.total_refs                    22045593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6841134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.222506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               14575285000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      441.688567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.346165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15874.866931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.968925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996149                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3253                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36259055                       # Number of tag accesses
system.l2.tags.data_accesses                 36259055                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3932627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3932627                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1236084                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1236084                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             513354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                513354                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1235352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1235352                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6305846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6305846                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1235352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6819200                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8054552                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1235352                       # number of overall hits
system.l2.overall_hits::cpu.data              6819200                       # number of overall hits
system.l2.overall_hits::total                 8054552                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           216636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              216636                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              969                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6437434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6437434                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 969                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6654070                       # number of demand (read+write) misses
system.l2.demand_misses::total                6655039                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                969                       # number of overall misses
system.l2.overall_misses::cpu.data            6654070                       # number of overall misses
system.l2.overall_misses::total               6655039                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20798750000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20798750000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     99450500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99450500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 652924884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 652924884000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      99450500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  673723634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     673823084500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     99450500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 673723634000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    673823084500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3932627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3932627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1236084                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1236084                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         729990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            729990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1236321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1236321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12743280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12743280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1236321                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13473270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14709591                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1236321                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13473270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14709591                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.296766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296766                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000784                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.505163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505163                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000784                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.493872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.452429                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000784                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.493872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.452429                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96007.819568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96007.819568                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102632.094943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102632.094943                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101426.264564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101426.264564                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102632.094943                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101249.856704                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101250.057964                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102632.094943                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101249.856704                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101250.057964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1142942                       # number of writebacks
system.l2.writebacks::total                   1142942                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       531194                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        531194                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       216636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         216636                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          969                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6437434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6437434                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6654070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6655039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6654070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6655039                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18632390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18632390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 588550544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 588550544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 607182934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 607272694500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 607182934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 607272694500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.296766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.505163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505163                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.493872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.452429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.493872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.452429                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86007.819568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86007.819568                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 92632.094943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92632.094943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91426.264564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91426.264564                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 92632.094943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91249.856704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91250.057964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 92632.094943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91249.856704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91250.057964                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13293452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6638413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6438403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1142942                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5495471                       # Transaction distribution
system.membus.trans_dist::ReadExReq            216636                       # Transaction distribution
system.membus.trans_dist::ReadExResp           216636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6438403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19948491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19948491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19948491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    499070784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    499070784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               499070784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6655039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6655039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6655039                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17877617000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37101220250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     29417921                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14708330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         717531                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       717531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1751554964500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13979601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5075569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1236084                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15221427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           729990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          729990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1236321                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12743280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3708726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     40418786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44127512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    158233920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1113977408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1272211328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6824750                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73148288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21534341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033320                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.179472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20816810     96.67%     96.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 717531      3.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21534341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19877671500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1854481500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20209905000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
