set a(0-478) {NAME asn(regs.regs(4))#1 TYPE ASSIGN PAR 0-477 XREFS 1538 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-479) {NAME asn(regs.regs(5))#1 TYPE ASSIGN PAR 0-477 XREFS 1539 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-480) {NAME asn(regs.regs(3))#1 TYPE ASSIGN PAR 0-477 XREFS 1540 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-481) {NAME asn(regs.regs(6))#1 TYPE ASSIGN PAR 0-477 XREFS 1541 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-482) {NAME asn(regs.regs(2))#1 TYPE ASSIGN PAR 0-477 XREFS 1542 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-483) {NAME asn(regs.regs(7))#1 TYPE ASSIGN PAR 0-477 XREFS 1543 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-484) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-477 XREFS 1544 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-485) {NAME asn(regs.regs(8))#1 TYPE ASSIGN PAR 0-477 XREFS 1545 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{258 0 0-487 {}}} CYCLES {}}
set a(0-486) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-477 XREFS 1546 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-487 {}}} SUCCS {{259 0 0-487 {}}} CYCLES {}}
set a(0-488) {NAME SHIFT:if:else:else:else:asn(regs.regs(8)) TYPE ASSIGN PAR 0-487 XREFS 1547 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{256 0 0-1581 {}} {258 0 0-1582 {}}} CYCLES {}}
set a(0-489) {NAME SHIFT:if:else:else:else:asn(regs.regs(7)) TYPE ASSIGN PAR 0-487 XREFS 1548 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{256 0 0-1580 {}} {258 0 0-1581 {}}} CYCLES {}}
set a(0-490) {NAME SHIFT:if:else:else:else:asn(regs.regs(6)) TYPE ASSIGN PAR 0-487 XREFS 1549 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{256 0 0-1579 {}} {258 0 0-1580 {}}} CYCLES {}}
set a(0-491) {NAME SHIFT:if:else:else:else:asn(regs.regs(5)) TYPE ASSIGN PAR 0-487 XREFS 1550 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{256 0 0-1578 {}} {258 0 0-1579 {}}} CYCLES {}}
set a(0-492) {NAME SHIFT:if:else:else:else:asn(regs.regs(4)) TYPE ASSIGN PAR 0-487 XREFS 1551 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{256 0 0-1577 {}} {258 0 0-1578 {}}} CYCLES {}}
set a(0-493) {NAME SHIFT:if:else:else:else:asn(regs.regs(3)) TYPE ASSIGN PAR 0-487 XREFS 1552 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{256 0 0-1576 {}} {258 0 0-1577 {}}} CYCLES {}}
set a(0-494) {NAME SHIFT:if:else:else:else:asn(regs.regs(2)) TYPE ASSIGN PAR 0-487 XREFS 1553 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{262 0 0-1575 {}}} SUCCS {{256 0 0-1575 {}} {258 0 0-1576 {}}} CYCLES {}}
set a(0-495) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-487 XREFS 1554 LOC {0 1.0 0 1.0 0 1.0 2 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{256 0 0-1574 {}} {258 0 0-1575 {}}} CYCLES {}}
set a(0-496) {LIBRARY mgc_ioport MODULE mgc_in_wire(1,300) AREA_SCORE 0.00 QUANTITY 1 NAME SHIFT:if:else:else:if:io_read(vin:rsc.d) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-487 XREFS 1555 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {} SUCCS {{258 0 0-680 {}} {258 0 0-687 {}} {258 0 0-688 {}} {258 0 0-690 {}} {258 0 0-691 {}} {258 0 0-694 {}} {258 0 0-695 {}} {258 0 0-697 {}} {258 0 0-698 {}} {258 0 0-702 {}} {258 0 0-970 {}} {258 0 0-977 {}} {258 0 0-978 {}} {258 0 0-980 {}} {258 0 0-981 {}} {258 0 0-984 {}} {258 0 0-985 {}} {258 0 0-987 {}} {258 0 0-988 {}} {258 0 0-992 {}} {258 0 0-1260 {}} {258 0 0-1267 {}} {258 0 0-1268 {}} {258 0 0-1270 {}} {258 0 0-1271 {}} {258 0 0-1274 {}} {258 0 0-1275 {}} {258 0 0-1277 {}} {258 0 0-1278 {}} {258 0 0-1282 {}} {258 0 0-1574 {}}} CYCLES {}}
set a(0-497) {NAME regs.regs:asn TYPE ASSIGN PAR 0-487 XREFS 1556 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-498 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-498) {NAME regs.regs:slc(regs.regs(3))#7 TYPE READSLICE PAR 0-487 XREFS 1557 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-497 {}}} SUCCS {{258 0 0-501 {}}} CYCLES {}}
set a(0-499) {NAME regs.regs:asn#1 TYPE ASSIGN PAR 0-487 XREFS 1558 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-500 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-500) {NAME regs.regs:slc(regs.regs(3))#8 TYPE READSLICE PAR 0-487 XREFS 1559 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-499 {}}} SUCCS {{259 0 0-501 {}}} CYCLES {}}
set a(0-501) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#96 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1560 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-498 {}} {259 0 0-500 {}}} SUCCS {{258 0 0-507 {}}} CYCLES {}}
set a(0-502) {NAME regs.regs:asn#2 TYPE ASSIGN PAR 0-487 XREFS 1561 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-503 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-503) {NAME regs.regs:slc(regs.regs(3))#9 TYPE READSLICE PAR 0-487 XREFS 1562 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-502 {}}} SUCCS {{258 0 0-506 {}}} CYCLES {}}
set a(0-504) {NAME regs.regs:asn#3 TYPE ASSIGN PAR 0-487 XREFS 1563 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-505 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-505) {NAME regs.regs:slc(regs.regs(4)) TYPE READSLICE PAR 0-487 XREFS 1564 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-504 {}}} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#95 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1565 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-503 {}} {259 0 0-505 {}}} SUCCS {{259 0 0-507 {}}} CYCLES {}}
set a(0-507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#128 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1566 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-501 {}} {259 0 0-506 {}}} SUCCS {{258 0 0-519 {}}} CYCLES {}}
set a(0-508) {NAME regs.regs:asn#4 TYPE ASSIGN PAR 0-487 XREFS 1567 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-509 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-509) {NAME regs.regs:slc(regs.regs(4))#1 TYPE READSLICE PAR 0-487 XREFS 1568 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-508 {}}} SUCCS {{258 0 0-512 {}}} CYCLES {}}
set a(0-510) {NAME regs.regs:asn#5 TYPE ASSIGN PAR 0-487 XREFS 1569 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-511 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-511) {NAME regs.regs:slc(regs.regs(4))#2 TYPE READSLICE PAR 0-487 XREFS 1570 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-510 {}}} SUCCS {{259 0 0-512 {}}} CYCLES {}}
set a(0-512) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#94 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1571 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-509 {}} {259 0 0-511 {}}} SUCCS {{258 0 0-518 {}}} CYCLES {}}
set a(0-513) {NAME regs.regs:asn#6 TYPE ASSIGN PAR 0-487 XREFS 1572 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-514 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-514) {NAME regs.regs:slc(regs.regs(4))#3 TYPE READSLICE PAR 0-487 XREFS 1573 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-513 {}}} SUCCS {{258 0 0-517 {}}} CYCLES {}}
set a(0-515) {NAME regs.regs:asn#7 TYPE ASSIGN PAR 0-487 XREFS 1574 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-516 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-516) {NAME regs.regs:slc(regs.regs(4))#4 TYPE READSLICE PAR 0-487 XREFS 1575 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-515 {}}} SUCCS {{259 0 0-517 {}}} CYCLES {}}
set a(0-517) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#93 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1576 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-514 {}} {259 0 0-516 {}}} SUCCS {{259 0 0-518 {}}} CYCLES {}}
set a(0-518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#127 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1577 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-512 {}} {259 0 0-517 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#144 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1578 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-507 {}} {259 0 0-518 {}}} SUCCS {{258 0 0-543 {}}} CYCLES {}}
set a(0-520) {NAME regs.regs:asn#8 TYPE ASSIGN PAR 0-487 XREFS 1579 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-521 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-521) {NAME regs.regs:slc(regs.regs(4))#5 TYPE READSLICE PAR 0-487 XREFS 1580 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-520 {}}} SUCCS {{258 0 0-524 {}}} CYCLES {}}
set a(0-522) {NAME regs.regs:asn#9 TYPE ASSIGN PAR 0-487 XREFS 1581 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-523 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-523) {NAME regs.regs:slc(regs.regs(4))#6 TYPE READSLICE PAR 0-487 XREFS 1582 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#92 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1583 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-521 {}} {259 0 0-523 {}}} SUCCS {{258 0 0-530 {}}} CYCLES {}}
set a(0-525) {NAME regs.regs:asn#10 TYPE ASSIGN PAR 0-487 XREFS 1584 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-526 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-526) {NAME regs.regs:slc(regs.regs(4))#7 TYPE READSLICE PAR 0-487 XREFS 1585 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-525 {}}} SUCCS {{258 0 0-529 {}}} CYCLES {}}
set a(0-527) {NAME regs.regs:asn#11 TYPE ASSIGN PAR 0-487 XREFS 1586 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-528 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-528) {NAME regs.regs:slc(regs.regs(4))#8 TYPE READSLICE PAR 0-487 XREFS 1587 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#91 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1588 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-526 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#126 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1589 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-524 {}} {259 0 0-529 {}}} SUCCS {{258 0 0-542 {}}} CYCLES {}}
set a(0-531) {NAME regs.regs:asn#12 TYPE ASSIGN PAR 0-487 XREFS 1590 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-532 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-532) {NAME regs.regs:slc(regs.regs(4))#9 TYPE READSLICE PAR 0-487 XREFS 1591 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-531 {}}} SUCCS {{258 0 0-535 {}}} CYCLES {}}
set a(0-533) {NAME regs.regs:asn#13 TYPE ASSIGN PAR 0-487 XREFS 1592 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-534 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-534) {NAME regs.regs:slc(regs.regs(5)) TYPE READSLICE PAR 0-487 XREFS 1593 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-533 {}}} SUCCS {{259 0 0-535 {}}} CYCLES {}}
set a(0-535) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#90 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1594 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-532 {}} {259 0 0-534 {}}} SUCCS {{258 0 0-541 {}}} CYCLES {}}
set a(0-536) {NAME regs.regs:asn#14 TYPE ASSIGN PAR 0-487 XREFS 1595 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-537 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-537) {NAME regs.regs:slc(regs.regs(5))#1 TYPE READSLICE PAR 0-487 XREFS 1596 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-536 {}}} SUCCS {{258 0 0-540 {}}} CYCLES {}}
set a(0-538) {NAME regs.regs:asn#15 TYPE ASSIGN PAR 0-487 XREFS 1597 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-539 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-539) {NAME regs.regs:slc(regs.regs(5))#2 TYPE READSLICE PAR 0-487 XREFS 1598 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-538 {}}} SUCCS {{259 0 0-540 {}}} CYCLES {}}
set a(0-540) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#89 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1599 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-537 {}} {259 0 0-539 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#125 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1600 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-535 {}} {259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#143 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1601 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-530 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#152 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1602 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-519 {}} {259 0 0-542 {}}} SUCCS {{258 0 0-591 {}}} CYCLES {}}
set a(0-544) {NAME regs.regs:asn#16 TYPE ASSIGN PAR 0-487 XREFS 1603 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-545 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-545) {NAME regs.regs:slc(regs.regs(5))#3 TYPE READSLICE PAR 0-487 XREFS 1604 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-544 {}}} SUCCS {{258 0 0-548 {}}} CYCLES {}}
set a(0-546) {NAME regs.regs:asn#17 TYPE ASSIGN PAR 0-487 XREFS 1605 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-547 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-547) {NAME regs.regs:slc(regs.regs(5))#4 TYPE READSLICE PAR 0-487 XREFS 1606 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-546 {}}} SUCCS {{259 0 0-548 {}}} CYCLES {}}
set a(0-548) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#88 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1607 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-545 {}} {259 0 0-547 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-549) {NAME regs.regs:asn#18 TYPE ASSIGN PAR 0-487 XREFS 1608 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-550 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-550) {NAME regs.regs:slc(regs.regs(5))#5 TYPE READSLICE PAR 0-487 XREFS 1609 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-549 {}}} SUCCS {{258 0 0-553 {}}} CYCLES {}}
set a(0-551) {NAME regs.regs:asn#19 TYPE ASSIGN PAR 0-487 XREFS 1610 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-552 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-552) {NAME regs.regs:slc(regs.regs(5))#6 TYPE READSLICE PAR 0-487 XREFS 1611 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-551 {}}} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#87 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1612 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-550 {}} {259 0 0-552 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#124 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1613 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-548 {}} {259 0 0-553 {}}} SUCCS {{258 0 0-566 {}}} CYCLES {}}
set a(0-555) {NAME regs.regs:asn#20 TYPE ASSIGN PAR 0-487 XREFS 1614 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-556 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-556) {NAME regs.regs:slc(regs.regs(5))#7 TYPE READSLICE PAR 0-487 XREFS 1615 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-555 {}}} SUCCS {{258 0 0-559 {}}} CYCLES {}}
set a(0-557) {NAME regs.regs:asn#21 TYPE ASSIGN PAR 0-487 XREFS 1616 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-558 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-558) {NAME regs.regs:slc(regs.regs(5))#8 TYPE READSLICE PAR 0-487 XREFS 1617 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-557 {}}} SUCCS {{259 0 0-559 {}}} CYCLES {}}
set a(0-559) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#86 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1618 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-556 {}} {259 0 0-558 {}}} SUCCS {{258 0 0-565 {}}} CYCLES {}}
set a(0-560) {NAME regs.regs:asn#22 TYPE ASSIGN PAR 0-487 XREFS 1619 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-561 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-561) {NAME regs.regs:slc(regs.regs(5))#9 TYPE READSLICE PAR 0-487 XREFS 1620 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-560 {}}} SUCCS {{258 0 0-564 {}}} CYCLES {}}
set a(0-562) {NAME regs.regs:asn#23 TYPE ASSIGN PAR 0-487 XREFS 1621 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-563 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-563) {NAME regs.regs:slc(regs.regs(6)) TYPE READSLICE PAR 0-487 XREFS 1622 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-562 {}}} SUCCS {{259 0 0-564 {}}} CYCLES {}}
set a(0-564) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#85 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1623 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-561 {}} {259 0 0-563 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#123 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1624 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-559 {}} {259 0 0-564 {}}} SUCCS {{259 0 0-566 {}}} CYCLES {}}
set a(0-566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#142 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1625 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-554 {}} {259 0 0-565 {}}} SUCCS {{258 0 0-590 {}}} CYCLES {}}
set a(0-567) {NAME regs.regs:asn#24 TYPE ASSIGN PAR 0-487 XREFS 1626 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-568 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-568) {NAME regs.regs:slc(regs.regs(6))#1 TYPE READSLICE PAR 0-487 XREFS 1627 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-567 {}}} SUCCS {{258 0 0-571 {}}} CYCLES {}}
set a(0-569) {NAME regs.regs:asn#25 TYPE ASSIGN PAR 0-487 XREFS 1628 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-570 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-570) {NAME regs.regs:slc(regs.regs(6))#2 TYPE READSLICE PAR 0-487 XREFS 1629 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-569 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#84 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1630 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-568 {}} {259 0 0-570 {}}} SUCCS {{258 0 0-577 {}}} CYCLES {}}
set a(0-572) {NAME regs.regs:asn#26 TYPE ASSIGN PAR 0-487 XREFS 1631 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-573 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-573) {NAME regs.regs:slc(regs.regs(6))#3 TYPE READSLICE PAR 0-487 XREFS 1632 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-572 {}}} SUCCS {{258 0 0-576 {}}} CYCLES {}}
set a(0-574) {NAME regs.regs:asn#27 TYPE ASSIGN PAR 0-487 XREFS 1633 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-575 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-575) {NAME regs.regs:slc(regs.regs(6))#4 TYPE READSLICE PAR 0-487 XREFS 1634 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-574 {}}} SUCCS {{259 0 0-576 {}}} CYCLES {}}
set a(0-576) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#83 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1635 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-573 {}} {259 0 0-575 {}}} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#122 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1636 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-571 {}} {259 0 0-576 {}}} SUCCS {{258 0 0-589 {}}} CYCLES {}}
set a(0-578) {NAME regs.regs:asn#28 TYPE ASSIGN PAR 0-487 XREFS 1637 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-579 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-579) {NAME regs.regs:slc(regs.regs(6))#5 TYPE READSLICE PAR 0-487 XREFS 1638 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-578 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-580) {NAME regs.regs:asn#29 TYPE ASSIGN PAR 0-487 XREFS 1639 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-581 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-581) {NAME regs.regs:slc(regs.regs(6))#6 TYPE READSLICE PAR 0-487 XREFS 1640 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-580 {}}} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#82 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1641 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-579 {}} {259 0 0-581 {}}} SUCCS {{258 0 0-588 {}}} CYCLES {}}
set a(0-583) {NAME regs.regs:asn#30 TYPE ASSIGN PAR 0-487 XREFS 1642 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-584 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-584) {NAME regs.regs:slc(regs.regs(6))#7 TYPE READSLICE PAR 0-487 XREFS 1643 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-583 {}}} SUCCS {{258 0 0-587 {}}} CYCLES {}}
set a(0-585) {NAME regs.regs:asn#31 TYPE ASSIGN PAR 0-487 XREFS 1644 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-586 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-586) {NAME regs.regs:slc(regs.regs(6))#8 TYPE READSLICE PAR 0-487 XREFS 1645 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-585 {}}} SUCCS {{259 0 0-587 {}}} CYCLES {}}
set a(0-587) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#81 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1646 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-584 {}} {259 0 0-586 {}}} SUCCS {{259 0 0-588 {}}} CYCLES {}}
set a(0-588) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#121 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1647 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-582 {}} {259 0 0-587 {}}} SUCCS {{259 0 0-589 {}}} CYCLES {}}
set a(0-589) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#141 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1648 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-577 {}} {259 0 0-588 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#151 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1649 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-566 {}} {259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#156 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 1650 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-543 {}} {259 0 0-590 {}}} SUCCS {{258 0 0-686 {}}} CYCLES {}}
set a(0-592) {NAME regs.regs:asn#32 TYPE ASSIGN PAR 0-487 XREFS 1651 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-593 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-593) {NAME regs.regs:slc(regs.regs(6))#9 TYPE READSLICE PAR 0-487 XREFS 1652 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-592 {}}} SUCCS {{258 0 0-596 {}}} CYCLES {}}
set a(0-594) {NAME regs.regs:asn#33 TYPE ASSIGN PAR 0-487 XREFS 1653 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-595 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-595) {NAME regs.regs:slc(regs.regs(7)) TYPE READSLICE PAR 0-487 XREFS 1654 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-594 {}}} SUCCS {{259 0 0-596 {}}} CYCLES {}}
set a(0-596) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#80 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1655 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-593 {}} {259 0 0-595 {}}} SUCCS {{258 0 0-602 {}}} CYCLES {}}
set a(0-597) {NAME regs.regs:asn#34 TYPE ASSIGN PAR 0-487 XREFS 1656 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-598 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-598) {NAME regs.regs:slc(regs.regs(7))#1 TYPE READSLICE PAR 0-487 XREFS 1657 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-597 {}}} SUCCS {{258 0 0-601 {}}} CYCLES {}}
set a(0-599) {NAME regs.regs:asn#35 TYPE ASSIGN PAR 0-487 XREFS 1658 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-600 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-600) {NAME regs.regs:slc(regs.regs(7))#2 TYPE READSLICE PAR 0-487 XREFS 1659 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-599 {}}} SUCCS {{259 0 0-601 {}}} CYCLES {}}
set a(0-601) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#79 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1660 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-598 {}} {259 0 0-600 {}}} SUCCS {{259 0 0-602 {}}} CYCLES {}}
set a(0-602) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#120 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1661 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-596 {}} {259 0 0-601 {}}} SUCCS {{258 0 0-614 {}}} CYCLES {}}
set a(0-603) {NAME regs.regs:asn#36 TYPE ASSIGN PAR 0-487 XREFS 1662 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-604 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-604) {NAME regs.regs:slc(regs.regs(7))#3 TYPE READSLICE PAR 0-487 XREFS 1663 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-603 {}}} SUCCS {{258 0 0-607 {}}} CYCLES {}}
set a(0-605) {NAME regs.regs:asn#37 TYPE ASSIGN PAR 0-487 XREFS 1664 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-606 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-606) {NAME regs.regs:slc(regs.regs(7))#4 TYPE READSLICE PAR 0-487 XREFS 1665 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-605 {}}} SUCCS {{259 0 0-607 {}}} CYCLES {}}
set a(0-607) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#78 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1666 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-604 {}} {259 0 0-606 {}}} SUCCS {{258 0 0-613 {}}} CYCLES {}}
set a(0-608) {NAME regs.regs:asn#38 TYPE ASSIGN PAR 0-487 XREFS 1667 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-609 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-609) {NAME regs.regs:slc(regs.regs(7))#5 TYPE READSLICE PAR 0-487 XREFS 1668 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-608 {}}} SUCCS {{258 0 0-612 {}}} CYCLES {}}
set a(0-610) {NAME regs.regs:asn#39 TYPE ASSIGN PAR 0-487 XREFS 1669 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-611 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-611) {NAME regs.regs:slc(regs.regs(7))#6 TYPE READSLICE PAR 0-487 XREFS 1670 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-610 {}}} SUCCS {{259 0 0-612 {}}} CYCLES {}}
set a(0-612) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#77 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1671 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-609 {}} {259 0 0-611 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#119 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1672 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-607 {}} {259 0 0-612 {}}} SUCCS {{259 0 0-614 {}}} CYCLES {}}
set a(0-614) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#140 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1673 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-602 {}} {259 0 0-613 {}}} SUCCS {{258 0 0-638 {}}} CYCLES {}}
set a(0-615) {NAME regs.regs:asn#40 TYPE ASSIGN PAR 0-487 XREFS 1674 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-616 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-616) {NAME regs.regs:slc(regs.regs(7))#7 TYPE READSLICE PAR 0-487 XREFS 1675 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-615 {}}} SUCCS {{258 0 0-619 {}}} CYCLES {}}
set a(0-617) {NAME regs.regs:asn#41 TYPE ASSIGN PAR 0-487 XREFS 1676 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-618 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-618) {NAME regs.regs:slc(regs.regs(7))#8 TYPE READSLICE PAR 0-487 XREFS 1677 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-617 {}}} SUCCS {{259 0 0-619 {}}} CYCLES {}}
set a(0-619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#76 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1678 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-616 {}} {259 0 0-618 {}}} SUCCS {{258 0 0-625 {}}} CYCLES {}}
set a(0-620) {NAME regs.regs:asn#42 TYPE ASSIGN PAR 0-487 XREFS 1679 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-621 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-621) {NAME regs.regs:slc(regs.regs(7))#9 TYPE READSLICE PAR 0-487 XREFS 1680 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-620 {}}} SUCCS {{258 0 0-624 {}}} CYCLES {}}
set a(0-622) {NAME regs.regs:asn#43 TYPE ASSIGN PAR 0-487 XREFS 1681 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-623 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-623) {NAME regs.regs:slc(regs.regs(8)) TYPE READSLICE PAR 0-487 XREFS 1682 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-622 {}}} SUCCS {{259 0 0-624 {}}} CYCLES {}}
set a(0-624) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#75 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1683 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-621 {}} {259 0 0-623 {}}} SUCCS {{259 0 0-625 {}}} CYCLES {}}
set a(0-625) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#118 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1684 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-619 {}} {259 0 0-624 {}}} SUCCS {{258 0 0-637 {}}} CYCLES {}}
set a(0-626) {NAME regs.regs:asn#44 TYPE ASSIGN PAR 0-487 XREFS 1685 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-627 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-627) {NAME regs.regs:slc(regs.regs(8))#1 TYPE READSLICE PAR 0-487 XREFS 1686 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-626 {}}} SUCCS {{258 0 0-630 {}}} CYCLES {}}
set a(0-628) {NAME regs.regs:asn#45 TYPE ASSIGN PAR 0-487 XREFS 1687 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-629 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-629) {NAME regs.regs:slc(regs.regs(8))#2 TYPE READSLICE PAR 0-487 XREFS 1688 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-628 {}}} SUCCS {{259 0 0-630 {}}} CYCLES {}}
set a(0-630) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#74 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1689 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-627 {}} {259 0 0-629 {}}} SUCCS {{258 0 0-636 {}}} CYCLES {}}
set a(0-631) {NAME regs.regs:asn#46 TYPE ASSIGN PAR 0-487 XREFS 1690 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-632 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-632) {NAME regs.regs:slc(regs.regs(8))#3 TYPE READSLICE PAR 0-487 XREFS 1691 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-631 {}}} SUCCS {{258 0 0-635 {}}} CYCLES {}}
set a(0-633) {NAME regs.regs:asn#47 TYPE ASSIGN PAR 0-487 XREFS 1692 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-634 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-634) {NAME regs.regs:slc(regs.regs(8))#4 TYPE READSLICE PAR 0-487 XREFS 1693 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-633 {}}} SUCCS {{259 0 0-635 {}}} CYCLES {}}
set a(0-635) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#73 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1694 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-632 {}} {259 0 0-634 {}}} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#117 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1695 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-630 {}} {259 0 0-635 {}}} SUCCS {{259 0 0-637 {}}} CYCLES {}}
set a(0-637) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#139 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1696 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-625 {}} {259 0 0-636 {}}} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#150 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1697 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-614 {}} {259 0 0-637 {}}} SUCCS {{258 0 0-685 {}}} CYCLES {}}
set a(0-639) {NAME regs.regs:asn#48 TYPE ASSIGN PAR 0-487 XREFS 1698 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-640 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-640) {NAME regs.regs:slc(regs.regs(8))#5 TYPE READSLICE PAR 0-487 XREFS 1699 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-639 {}}} SUCCS {{258 0 0-643 {}}} CYCLES {}}
set a(0-641) {NAME regs.regs:asn#49 TYPE ASSIGN PAR 0-487 XREFS 1700 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-642 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-642) {NAME regs.regs:slc(regs.regs(8))#6 TYPE READSLICE PAR 0-487 XREFS 1701 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-641 {}}} SUCCS {{259 0 0-643 {}}} CYCLES {}}
set a(0-643) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#72 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1702 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-640 {}} {259 0 0-642 {}}} SUCCS {{258 0 0-649 {}}} CYCLES {}}
set a(0-644) {NAME regs.regs:asn#50 TYPE ASSIGN PAR 0-487 XREFS 1703 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-645 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-645) {NAME regs.regs:slc(regs.regs(8))#7 TYPE READSLICE PAR 0-487 XREFS 1704 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-644 {}}} SUCCS {{258 0 0-648 {}}} CYCLES {}}
set a(0-646) {NAME regs.regs:asn#51 TYPE ASSIGN PAR 0-487 XREFS 1705 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-647 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-647) {NAME regs.regs:slc(regs.regs(8))#8 TYPE READSLICE PAR 0-487 XREFS 1706 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-646 {}}} SUCCS {{259 0 0-648 {}}} CYCLES {}}
set a(0-648) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#71 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1707 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-645 {}} {259 0 0-647 {}}} SUCCS {{259 0 0-649 {}}} CYCLES {}}
set a(0-649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#116 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1708 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-643 {}} {259 0 0-648 {}}} SUCCS {{258 0 0-661 {}}} CYCLES {}}
set a(0-650) {NAME regs.regs:asn#52 TYPE ASSIGN PAR 0-487 XREFS 1709 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-651 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-651) {NAME regs.regs:slc(regs.regs(8))#9 TYPE READSLICE PAR 0-487 XREFS 1710 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-650 {}}} SUCCS {{258 0 0-654 {}}} CYCLES {}}
set a(0-652) {NAME regs.regs:asn#53 TYPE ASSIGN PAR 0-487 XREFS 1711 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-653 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-653) {NAME regs.regs:slc(regs.regs(9)) TYPE READSLICE PAR 0-487 XREFS 1712 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-652 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#70 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1713 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-651 {}} {259 0 0-653 {}}} SUCCS {{258 0 0-660 {}}} CYCLES {}}
set a(0-655) {NAME regs.regs:asn#54 TYPE ASSIGN PAR 0-487 XREFS 1714 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-656 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-656) {NAME regs.regs:slc(regs.regs(9))#1 TYPE READSLICE PAR 0-487 XREFS 1715 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-655 {}}} SUCCS {{258 0 0-659 {}}} CYCLES {}}
set a(0-657) {NAME regs.regs:asn#55 TYPE ASSIGN PAR 0-487 XREFS 1716 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-658 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-658) {NAME regs.regs:slc(regs.regs(9))#2 TYPE READSLICE PAR 0-487 XREFS 1717 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-657 {}}} SUCCS {{259 0 0-659 {}}} CYCLES {}}
set a(0-659) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#69 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1718 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-656 {}} {259 0 0-658 {}}} SUCCS {{259 0 0-660 {}}} CYCLES {}}
set a(0-660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#115 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1719 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-654 {}} {259 0 0-659 {}}} SUCCS {{259 0 0-661 {}}} CYCLES {}}
set a(0-661) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#138 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1720 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-649 {}} {259 0 0-660 {}}} SUCCS {{258 0 0-684 {}}} CYCLES {}}
set a(0-662) {NAME regs.regs:asn#56 TYPE ASSIGN PAR 0-487 XREFS 1721 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-663 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-663) {NAME regs.regs:slc(regs.regs(9))#3 TYPE READSLICE PAR 0-487 XREFS 1722 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-662 {}}} SUCCS {{258 0 0-666 {}}} CYCLES {}}
set a(0-664) {NAME regs.regs:asn#57 TYPE ASSIGN PAR 0-487 XREFS 1723 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-665 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-665) {NAME regs.regs:slc(regs.regs(9))#4 TYPE READSLICE PAR 0-487 XREFS 1724 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-664 {}}} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#68 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1725 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-663 {}} {259 0 0-665 {}}} SUCCS {{258 0 0-672 {}}} CYCLES {}}
set a(0-667) {NAME regs.regs:asn#58 TYPE ASSIGN PAR 0-487 XREFS 1726 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-668 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-668) {NAME regs.regs:slc(regs.regs(9))#5 TYPE READSLICE PAR 0-487 XREFS 1727 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-667 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-669) {NAME regs.regs:asn#59 TYPE ASSIGN PAR 0-487 XREFS 1728 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-670 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-670) {NAME regs.regs:slc(regs.regs(9))#6 TYPE READSLICE PAR 0-487 XREFS 1729 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-669 {}}} SUCCS {{259 0 0-671 {}}} CYCLES {}}
set a(0-671) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#67 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1730 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-668 {}} {259 0 0-670 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#114 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1731 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-666 {}} {259 0 0-671 {}}} SUCCS {{258 0 0-683 {}}} CYCLES {}}
set a(0-673) {NAME regs.regs:asn#60 TYPE ASSIGN PAR 0-487 XREFS 1732 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-674 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-674) {NAME regs.regs:slc(regs.regs(9))#7 TYPE READSLICE PAR 0-487 XREFS 1733 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-673 {}}} SUCCS {{258 0 0-677 {}}} CYCLES {}}
set a(0-675) {NAME regs.regs:asn#61 TYPE ASSIGN PAR 0-487 XREFS 1734 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-676 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-676) {NAME regs.regs:slc(regs.regs(9))#8 TYPE READSLICE PAR 0-487 XREFS 1735 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-675 {}}} SUCCS {{259 0 0-677 {}}} CYCLES {}}
set a(0-677) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#66 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1736 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-674 {}} {259 0 0-676 {}}} SUCCS {{258 0 0-682 {}}} CYCLES {}}
set a(0-678) {NAME regs.regs:asn#62 TYPE ASSIGN PAR 0-487 XREFS 1737 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-679 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-679) {NAME regs.regs:slc(regs.regs(9))#9 TYPE READSLICE PAR 0-487 XREFS 1738 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-678 {}}} SUCCS {{258 0 0-681 {}}} CYCLES {}}
set a(0-680) {NAME regs.regs:slc(regs.regs(0)) TYPE READSLICE PAR 0-487 XREFS 1739 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-681 {}}} CYCLES {}}
set a(0-681) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#65 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1740 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-679 {}} {259 0 0-680 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#113 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1741 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-677 {}} {259 0 0-681 {}}} SUCCS {{259 0 0-683 {}}} CYCLES {}}
set a(0-683) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#137 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1742 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-672 {}} {259 0 0-682 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#149 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1743 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-661 {}} {259 0 0-683 {}}} SUCCS {{259 0 0-685 {}}} CYCLES {}}
set a(0-685) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#155 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 1744 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-638 {}} {259 0 0-684 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc#158 TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 1745 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.28894439031776326} PREDS {{258 0 0-591 {}} {259 0 0-685 {}}} SUCCS {{258 0 0-785 {}}} CYCLES {}}
set a(0-687) {NAME regs.regs:slc(regs.regs(0))#3 TYPE READSLICE PAR 0-487 XREFS 1746 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-689 {}}} CYCLES {}}
set a(0-688) {NAME regs.regs:slc(regs.regs(0))#6 TYPE READSLICE PAR 0-487 XREFS 1747 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-689 {}}} CYCLES {}}
set a(0-689) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#64 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1748 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-687 {}} {259 0 0-688 {}}} SUCCS {{258 0 0-693 {}}} CYCLES {}}
set a(0-690) {NAME regs.regs:slc(regs.regs(0))#9 TYPE READSLICE PAR 0-487 XREFS 1749 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-692 {}}} CYCLES {}}
set a(0-691) {NAME regs.regs:slc(regs.regs(0))#12 TYPE READSLICE PAR 0-487 XREFS 1750 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-692 {}}} CYCLES {}}
set a(0-692) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#63 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1751 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-690 {}} {259 0 0-691 {}}} SUCCS {{259 0 0-693 {}}} CYCLES {}}
set a(0-693) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#112 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1752 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-689 {}} {259 0 0-692 {}}} SUCCS {{258 0 0-701 {}}} CYCLES {}}
set a(0-694) {NAME regs.regs:slc(regs.regs(0))#15 TYPE READSLICE PAR 0-487 XREFS 1753 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-696 {}}} CYCLES {}}
set a(0-695) {NAME regs.regs:slc(regs.regs(0))#18 TYPE READSLICE PAR 0-487 XREFS 1754 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-696 {}}} CYCLES {}}
set a(0-696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#62 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1755 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-694 {}} {259 0 0-695 {}}} SUCCS {{258 0 0-700 {}}} CYCLES {}}
set a(0-697) {NAME regs.regs:slc(regs.regs(0))#21 TYPE READSLICE PAR 0-487 XREFS 1756 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-699 {}}} CYCLES {}}
set a(0-698) {NAME regs.regs:slc(regs.regs(0))#24 TYPE READSLICE PAR 0-487 XREFS 1757 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-699 {}}} CYCLES {}}
set a(0-699) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#111 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1758 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-697 {}} {259 0 0-698 {}}} SUCCS {{259 0 0-700 {}}} CYCLES {}}
set a(0-700) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#136 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1759 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-696 {}} {259 0 0-699 {}}} SUCCS {{259 0 0-701 {}}} CYCLES {}}
set a(0-701) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#148 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1760 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-693 {}} {259 0 0-700 {}}} SUCCS {{258 0 0-712 {}}} CYCLES {}}
set a(0-702) {NAME regs.regs:slc(regs.regs(0))#27 TYPE READSLICE PAR 0-487 XREFS 1761 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.7394320999999999} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-705 {}}} CYCLES {}}
set a(0-703) {NAME regs.regs:asn#63 TYPE ASSIGN PAR 0-487 XREFS 1762 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-704 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-704) {NAME regs.regs:slc(regs.regs(1)) TYPE READSLICE PAR 0-487 XREFS 1763 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-703 {}}} SUCCS {{259 0 0-705 {}}} CYCLES {}}
set a(0-705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#110 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1764 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.8207713283364112} PREDS {{258 0 0-702 {}} {259 0 0-704 {}}} SUCCS {{258 0 0-711 {}}} CYCLES {}}
set a(0-706) {NAME regs.regs:asn#64 TYPE ASSIGN PAR 0-487 XREFS 1765 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-707 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-707) {NAME regs.regs:slc(regs.regs(1))#1 TYPE READSLICE PAR 0-487 XREFS 1766 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-706 {}}} SUCCS {{258 0 0-710 {}}} CYCLES {}}
set a(0-708) {NAME regs.regs:asn#65 TYPE ASSIGN PAR 0-487 XREFS 1767 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-709 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-709) {NAME regs.regs:slc(regs.regs(1))#2 TYPE READSLICE PAR 0-487 XREFS 1768 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-708 {}}} SUCCS {{259 0 0-710 {}}} CYCLES {}}
set a(0-710) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#109 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1769 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.8207713283364112} PREDS {{258 0 0-707 {}} {259 0 0-709 {}}} SUCCS {{259 0 0-711 {}}} CYCLES {}}
set a(0-711) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#135 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1770 LOC {1 0.081339275 1 0.173455175 1 0.173455175 1 0.2589810563734284 1 0.9062972563734284} PREDS {{258 0 0-705 {}} {259 0 0-710 {}}} SUCCS {{259 0 0-712 {}}} CYCLES {}}
set a(0-712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#154 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1771 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-701 {}} {259 0 0-711 {}}} SUCCS {{258 0 0-736 {}}} CYCLES {}}
set a(0-713) {NAME regs.regs:asn#66 TYPE ASSIGN PAR 0-487 XREFS 1772 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-714 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-714) {NAME regs.regs:slc(regs.regs(1))#3 TYPE READSLICE PAR 0-487 XREFS 1773 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-713 {}}} SUCCS {{258 0 0-717 {}}} CYCLES {}}
set a(0-715) {NAME regs.regs:asn#67 TYPE ASSIGN PAR 0-487 XREFS 1774 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-716 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-716) {NAME regs.regs:slc(regs.regs(1))#4 TYPE READSLICE PAR 0-487 XREFS 1775 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-715 {}}} SUCCS {{259 0 0-717 {}}} CYCLES {}}
set a(0-717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#108 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1776 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-714 {}} {259 0 0-716 {}}} SUCCS {{258 0 0-723 {}}} CYCLES {}}
set a(0-718) {NAME regs.regs:asn#68 TYPE ASSIGN PAR 0-487 XREFS 1777 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-719 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-719) {NAME regs.regs:slc(regs.regs(1))#5 TYPE READSLICE PAR 0-487 XREFS 1778 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-718 {}}} SUCCS {{258 0 0-722 {}}} CYCLES {}}
set a(0-720) {NAME regs.regs:asn#69 TYPE ASSIGN PAR 0-487 XREFS 1779 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-721 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-721) {NAME regs.regs:slc(regs.regs(1))#6 TYPE READSLICE PAR 0-487 XREFS 1780 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-720 {}}} SUCCS {{259 0 0-722 {}}} CYCLES {}}
set a(0-722) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#107 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1781 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-719 {}} {259 0 0-721 {}}} SUCCS {{259 0 0-723 {}}} CYCLES {}}
set a(0-723) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#134 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1782 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9103565813734282} PREDS {{258 0 0-717 {}} {259 0 0-722 {}}} SUCCS {{258 0 0-735 {}}} CYCLES {}}
set a(0-724) {NAME regs.regs:asn#70 TYPE ASSIGN PAR 0-487 XREFS 1783 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-725 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-725) {NAME regs.regs:slc(regs.regs(1))#7 TYPE READSLICE PAR 0-487 XREFS 1784 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-724 {}}} SUCCS {{258 0 0-728 {}}} CYCLES {}}
set a(0-726) {NAME regs.regs:asn#71 TYPE ASSIGN PAR 0-487 XREFS 1785 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-727 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-727) {NAME regs.regs:slc(regs.regs(1))#8 TYPE READSLICE PAR 0-487 XREFS 1786 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-726 {}}} SUCCS {{259 0 0-728 {}}} CYCLES {}}
set a(0-728) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#106 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1787 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-725 {}} {259 0 0-727 {}}} SUCCS {{258 0 0-734 {}}} CYCLES {}}
set a(0-729) {NAME regs.regs:asn#72 TYPE ASSIGN PAR 0-487 XREFS 1788 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-730 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-730) {NAME regs.regs:slc(regs.regs(1))#9 TYPE READSLICE PAR 0-487 XREFS 1789 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-729 {}}} SUCCS {{258 0 0-733 {}}} CYCLES {}}
set a(0-731) {NAME regs.regs:asn#73 TYPE ASSIGN PAR 0-487 XREFS 1790 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-732 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-732) {NAME regs.regs:slc(regs.regs(2)) TYPE READSLICE PAR 0-487 XREFS 1791 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-731 {}}} SUCCS {{259 0 0-733 {}}} CYCLES {}}
set a(0-733) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#105 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1792 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-730 {}} {259 0 0-732 {}}} SUCCS {{259 0 0-734 {}}} CYCLES {}}
set a(0-734) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#133 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1793 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9103565813734282} PREDS {{258 0 0-728 {}} {259 0 0-733 {}}} SUCCS {{259 0 0-735 {}}} CYCLES {}}
set a(0-735) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#147 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1794 LOC {1 0.1668652 1 0.26304042499999997 1 0.26304042499999997 1 0.35268375349977765 1 0.9999999534997775} PREDS {{258 0 0-723 {}} {259 0 0-734 {}}} SUCCS {{259 0 0-736 {}}} CYCLES {}}
set a(0-736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#157 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 1795 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-712 {}} {259 0 0-735 {}}} SUCCS {{258 0 0-784 {}}} CYCLES {}}
set a(0-737) {NAME regs.regs:asn#74 TYPE ASSIGN PAR 0-487 XREFS 1796 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-738 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-738) {NAME regs.regs:slc(regs.regs(2))#1 TYPE READSLICE PAR 0-487 XREFS 1797 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-737 {}}} SUCCS {{258 0 0-741 {}}} CYCLES {}}
set a(0-739) {NAME regs.regs:asn#75 TYPE ASSIGN PAR 0-487 XREFS 1798 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-740 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-740) {NAME regs.regs:slc(regs.regs(2))#2 TYPE READSLICE PAR 0-487 XREFS 1799 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-739 {}}} SUCCS {{259 0 0-741 {}}} CYCLES {}}
set a(0-741) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#104 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1800 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-738 {}} {259 0 0-740 {}}} SUCCS {{258 0 0-747 {}}} CYCLES {}}
set a(0-742) {NAME regs.regs:asn#76 TYPE ASSIGN PAR 0-487 XREFS 1801 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-743 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-743) {NAME regs.regs:slc(regs.regs(2))#3 TYPE READSLICE PAR 0-487 XREFS 1802 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-742 {}}} SUCCS {{258 0 0-746 {}}} CYCLES {}}
set a(0-744) {NAME regs.regs:asn#77 TYPE ASSIGN PAR 0-487 XREFS 1803 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-745 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-745) {NAME regs.regs:slc(regs.regs(2))#4 TYPE READSLICE PAR 0-487 XREFS 1804 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-744 {}}} SUCCS {{259 0 0-746 {}}} CYCLES {}}
set a(0-746) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#103 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1805 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-743 {}} {259 0 0-745 {}}} SUCCS {{259 0 0-747 {}}} CYCLES {}}
set a(0-747) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#132 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1806 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-741 {}} {259 0 0-746 {}}} SUCCS {{258 0 0-759 {}}} CYCLES {}}
set a(0-748) {NAME regs.regs:asn#78 TYPE ASSIGN PAR 0-487 XREFS 1807 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-749 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-749) {NAME regs.regs:slc(regs.regs(2))#5 TYPE READSLICE PAR 0-487 XREFS 1808 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-748 {}}} SUCCS {{258 0 0-752 {}}} CYCLES {}}
set a(0-750) {NAME regs.regs:asn#79 TYPE ASSIGN PAR 0-487 XREFS 1809 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-751 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-751) {NAME regs.regs:slc(regs.regs(2))#6 TYPE READSLICE PAR 0-487 XREFS 1810 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-750 {}}} SUCCS {{259 0 0-752 {}}} CYCLES {}}
set a(0-752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#102 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1811 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-749 {}} {259 0 0-751 {}}} SUCCS {{258 0 0-758 {}}} CYCLES {}}
set a(0-753) {NAME regs.regs:asn#80 TYPE ASSIGN PAR 0-487 XREFS 1812 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-754 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-754) {NAME regs.regs:slc(regs.regs(2))#7 TYPE READSLICE PAR 0-487 XREFS 1813 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-753 {}}} SUCCS {{258 0 0-757 {}}} CYCLES {}}
set a(0-755) {NAME regs.regs:asn#81 TYPE ASSIGN PAR 0-487 XREFS 1814 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-756 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-756) {NAME regs.regs:slc(regs.regs(2))#8 TYPE READSLICE PAR 0-487 XREFS 1815 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-755 {}}} SUCCS {{259 0 0-757 {}}} CYCLES {}}
set a(0-757) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#101 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1816 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-754 {}} {259 0 0-756 {}}} SUCCS {{259 0 0-758 {}}} CYCLES {}}
set a(0-758) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#131 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1817 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-752 {}} {259 0 0-757 {}}} SUCCS {{259 0 0-759 {}}} CYCLES {}}
set a(0-759) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#146 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1818 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.09356195349977767} PREDS {{258 0 0-747 {}} {259 0 0-758 {}}} SUCCS {{258 0 0-783 {}}} CYCLES {}}
set a(0-760) {NAME regs.regs:asn#82 TYPE ASSIGN PAR 0-487 XREFS 1819 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-761 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-761) {NAME regs.regs:slc(regs.regs(2))#9 TYPE READSLICE PAR 0-487 XREFS 1820 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-760 {}}} SUCCS {{258 0 0-764 {}}} CYCLES {}}
set a(0-762) {NAME regs.regs:asn#83 TYPE ASSIGN PAR 0-487 XREFS 1821 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-763 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-763) {NAME regs.regs:slc(regs.regs(3)) TYPE READSLICE PAR 0-487 XREFS 1822 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-762 {}}} SUCCS {{259 0 0-764 {}}} CYCLES {}}
set a(0-764) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#100 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1823 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-761 {}} {259 0 0-763 {}}} SUCCS {{258 0 0-770 {}}} CYCLES {}}
set a(0-765) {NAME regs.regs:asn#84 TYPE ASSIGN PAR 0-487 XREFS 1824 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-766 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-766) {NAME regs.regs:slc(regs.regs(3))#1 TYPE READSLICE PAR 0-487 XREFS 1825 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-765 {}}} SUCCS {{258 0 0-769 {}}} CYCLES {}}
set a(0-767) {NAME regs.regs:asn#85 TYPE ASSIGN PAR 0-487 XREFS 1826 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-768 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-768) {NAME regs.regs:slc(regs.regs(3))#2 TYPE READSLICE PAR 0-487 XREFS 1827 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-767 {}}} SUCCS {{259 0 0-769 {}}} CYCLES {}}
set a(0-769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#99 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1828 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-766 {}} {259 0 0-768 {}}} SUCCS {{259 0 0-770 {}}} CYCLES {}}
set a(0-770) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#130 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1829 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-764 {}} {259 0 0-769 {}}} SUCCS {{258 0 0-782 {}}} CYCLES {}}
set a(0-771) {NAME regs.regs:asn#86 TYPE ASSIGN PAR 0-487 XREFS 1830 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-772 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-772) {NAME regs.regs:slc(regs.regs(3))#3 TYPE READSLICE PAR 0-487 XREFS 1831 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-771 {}}} SUCCS {{258 0 0-775 {}}} CYCLES {}}
set a(0-773) {NAME regs.regs:asn#87 TYPE ASSIGN PAR 0-487 XREFS 1832 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-774 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-774) {NAME regs.regs:slc(regs.regs(3))#4 TYPE READSLICE PAR 0-487 XREFS 1833 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-773 {}}} SUCCS {{259 0 0-775 {}}} CYCLES {}}
set a(0-775) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#98 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1834 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-772 {}} {259 0 0-774 {}}} SUCCS {{258 0 0-781 {}}} CYCLES {}}
set a(0-776) {NAME regs.regs:asn#88 TYPE ASSIGN PAR 0-487 XREFS 1835 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-777 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-777) {NAME regs.regs:slc(regs.regs(3))#5 TYPE READSLICE PAR 0-487 XREFS 1836 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-776 {}}} SUCCS {{258 0 0-780 {}}} CYCLES {}}
set a(0-778) {NAME regs.regs:asn#89 TYPE ASSIGN PAR 0-487 XREFS 1837 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-779 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-779) {NAME regs.regs:slc(regs.regs(3))#6 TYPE READSLICE PAR 0-487 XREFS 1838 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-778 {}}} SUCCS {{259 0 0-780 {}}} CYCLES {}}
set a(0-780) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#97 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1839 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-777 {}} {259 0 0-779 {}}} SUCCS {{259 0 0-781 {}}} CYCLES {}}
set a(0-781) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#129 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1840 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-775 {}} {259 0 0-780 {}}} SUCCS {{259 0 0-782 {}}} CYCLES {}}
set a(0-782) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#145 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1841 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.09356195349977767} PREDS {{258 0 0-770 {}} {259 0 0-781 {}}} SUCCS {{259 0 0-783 {}}} CYCLES {}}
set a(0-783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#153 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1842 LOC {1 0.25650857499999996 1 0.35669365 1 0.35669365 1 0.4503963120503581 2 0.18726466205035813} PREDS {{258 0 0-759 {}} {259 0 0-782 {}}} SUCCS {{259 0 0-784 {}}} CYCLES {}}
set a(0-784) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 1843 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.28894439031776326} PREDS {{258 0 0-736 {}} {259 0 0-783 {}}} SUCCS {{259 0 0-785 {}}} CYCLES {}}
set a(0-785) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 3 NAME ACC2-10:acc#1 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-487 XREFS 1844 LOC {1 0.549603575 1 0.5520761 1 0.5520761 1 0.657685830357901 2 0.39455418035790096} PREDS {{258 0 0-686 {}} {259 0 0-784 {}}} SUCCS {{259 0 0-786 {}}} CYCLES {}}
set a(0-786) {NAME ACC1:slc TYPE READSLICE PAR 0-487 XREFS 1845 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-785 {}}} SUCCS {{258 0 0-1367 {}} {258 0 0-1369 {}} {258 0 0-1372 {}} {258 0 0-1374 {}} {258 0 0-1380 {}} {258 0 0-1382 {}} {258 0 0-1386 {}} {258 0 0-1387 {}} {258 0 0-1392 {}} {258 0 0-1393 {}} {258 0 0-1394 {}} {258 0 0-1460 {}} {258 0 0-1461 {}} {258 0 0-1463 {}} {258 0 0-1469 {}} {258 0 0-1487 {}} {258 0 0-1491 {}}} CYCLES {}}
set a(0-787) {NAME regs.regs:asn#90 TYPE ASSIGN PAR 0-487 XREFS 1846 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-788 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-788) {NAME regs.regs:slc(regs.regs(3))#17 TYPE READSLICE PAR 0-487 XREFS 1847 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-787 {}}} SUCCS {{258 0 0-791 {}}} CYCLES {}}
set a(0-789) {NAME regs.regs:asn#91 TYPE ASSIGN PAR 0-487 XREFS 1848 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-790 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-790) {NAME regs.regs:slc(regs.regs(3))#18 TYPE READSLICE PAR 0-487 XREFS 1849 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-789 {}}} SUCCS {{259 0 0-791 {}}} CYCLES {}}
set a(0-791) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#194 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1850 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-788 {}} {259 0 0-790 {}}} SUCCS {{258 0 0-797 {}}} CYCLES {}}
set a(0-792) {NAME regs.regs:asn#92 TYPE ASSIGN PAR 0-487 XREFS 1851 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-793 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-793) {NAME regs.regs:slc(regs.regs(3))#19 TYPE READSLICE PAR 0-487 XREFS 1852 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-792 {}}} SUCCS {{258 0 0-796 {}}} CYCLES {}}
set a(0-794) {NAME regs.regs:asn#93 TYPE ASSIGN PAR 0-487 XREFS 1853 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-795 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-795) {NAME regs.regs:slc(regs.regs(4))#10 TYPE READSLICE PAR 0-487 XREFS 1854 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-794 {}}} SUCCS {{259 0 0-796 {}}} CYCLES {}}
set a(0-796) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#193 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1855 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-793 {}} {259 0 0-795 {}}} SUCCS {{259 0 0-797 {}}} CYCLES {}}
set a(0-797) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#226 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1856 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-791 {}} {259 0 0-796 {}}} SUCCS {{258 0 0-809 {}}} CYCLES {}}
set a(0-798) {NAME regs.regs:asn#94 TYPE ASSIGN PAR 0-487 XREFS 1857 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-799 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-799) {NAME regs.regs:slc(regs.regs(4))#11 TYPE READSLICE PAR 0-487 XREFS 1858 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-798 {}}} SUCCS {{258 0 0-802 {}}} CYCLES {}}
set a(0-800) {NAME regs.regs:asn#95 TYPE ASSIGN PAR 0-487 XREFS 1859 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-801 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-801) {NAME regs.regs:slc(regs.regs(4))#12 TYPE READSLICE PAR 0-487 XREFS 1860 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-800 {}}} SUCCS {{259 0 0-802 {}}} CYCLES {}}
set a(0-802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#192 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1861 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-799 {}} {259 0 0-801 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-803) {NAME regs.regs:asn#96 TYPE ASSIGN PAR 0-487 XREFS 1862 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-804 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-804) {NAME regs.regs:slc(regs.regs(4))#13 TYPE READSLICE PAR 0-487 XREFS 1863 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-803 {}}} SUCCS {{258 0 0-807 {}}} CYCLES {}}
set a(0-805) {NAME regs.regs:asn#97 TYPE ASSIGN PAR 0-487 XREFS 1864 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-806 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-806) {NAME regs.regs:slc(regs.regs(4))#14 TYPE READSLICE PAR 0-487 XREFS 1865 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-805 {}}} SUCCS {{259 0 0-807 {}}} CYCLES {}}
set a(0-807) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#191 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1866 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-804 {}} {259 0 0-806 {}}} SUCCS {{259 0 0-808 {}}} CYCLES {}}
set a(0-808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#225 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1867 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-802 {}} {259 0 0-807 {}}} SUCCS {{259 0 0-809 {}}} CYCLES {}}
set a(0-809) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#242 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1868 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-797 {}} {259 0 0-808 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-810) {NAME regs.regs:asn#98 TYPE ASSIGN PAR 0-487 XREFS 1869 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-811 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-811) {NAME regs.regs:slc(regs.regs(4))#15 TYPE READSLICE PAR 0-487 XREFS 1870 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-810 {}}} SUCCS {{258 0 0-814 {}}} CYCLES {}}
set a(0-812) {NAME regs.regs:asn#99 TYPE ASSIGN PAR 0-487 XREFS 1871 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-813 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-813) {NAME regs.regs:slc(regs.regs(4))#16 TYPE READSLICE PAR 0-487 XREFS 1872 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-812 {}}} SUCCS {{259 0 0-814 {}}} CYCLES {}}
set a(0-814) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#190 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1873 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-811 {}} {259 0 0-813 {}}} SUCCS {{258 0 0-820 {}}} CYCLES {}}
set a(0-815) {NAME regs.regs:asn#100 TYPE ASSIGN PAR 0-487 XREFS 1874 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-816 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-816) {NAME regs.regs:slc(regs.regs(4))#17 TYPE READSLICE PAR 0-487 XREFS 1875 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-815 {}}} SUCCS {{258 0 0-819 {}}} CYCLES {}}
set a(0-817) {NAME regs.regs:asn#101 TYPE ASSIGN PAR 0-487 XREFS 1876 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-818 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-818) {NAME regs.regs:slc(regs.regs(4))#18 TYPE READSLICE PAR 0-487 XREFS 1877 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-817 {}}} SUCCS {{259 0 0-819 {}}} CYCLES {}}
set a(0-819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#189 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1878 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-816 {}} {259 0 0-818 {}}} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#224 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1879 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-814 {}} {259 0 0-819 {}}} SUCCS {{258 0 0-832 {}}} CYCLES {}}
set a(0-821) {NAME regs.regs:asn#102 TYPE ASSIGN PAR 0-487 XREFS 1880 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-822 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-822) {NAME regs.regs:slc(regs.regs(4))#19 TYPE READSLICE PAR 0-487 XREFS 1881 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-821 {}}} SUCCS {{258 0 0-825 {}}} CYCLES {}}
set a(0-823) {NAME regs.regs:asn#103 TYPE ASSIGN PAR 0-487 XREFS 1882 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-824 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-824) {NAME regs.regs:slc(regs.regs(5))#10 TYPE READSLICE PAR 0-487 XREFS 1883 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-823 {}}} SUCCS {{259 0 0-825 {}}} CYCLES {}}
set a(0-825) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#188 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1884 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-822 {}} {259 0 0-824 {}}} SUCCS {{258 0 0-831 {}}} CYCLES {}}
set a(0-826) {NAME regs.regs:asn#104 TYPE ASSIGN PAR 0-487 XREFS 1885 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-827 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-827) {NAME regs.regs:slc(regs.regs(5))#11 TYPE READSLICE PAR 0-487 XREFS 1886 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-826 {}}} SUCCS {{258 0 0-830 {}}} CYCLES {}}
set a(0-828) {NAME regs.regs:asn#105 TYPE ASSIGN PAR 0-487 XREFS 1887 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-829 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-829) {NAME regs.regs:slc(regs.regs(5))#12 TYPE READSLICE PAR 0-487 XREFS 1888 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-828 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-830) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#187 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1889 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-827 {}} {259 0 0-829 {}}} SUCCS {{259 0 0-831 {}}} CYCLES {}}
set a(0-831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#223 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1890 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-825 {}} {259 0 0-830 {}}} SUCCS {{259 0 0-832 {}}} CYCLES {}}
set a(0-832) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#241 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1891 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-820 {}} {259 0 0-831 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-833) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#250 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1892 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 2 0.17507803705035813} PREDS {{258 0 0-809 {}} {259 0 0-832 {}}} SUCCS {{258 0 0-881 {}}} CYCLES {}}
set a(0-834) {NAME regs.regs:asn#106 TYPE ASSIGN PAR 0-487 XREFS 1893 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-835 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-835) {NAME regs.regs:slc(regs.regs(5))#13 TYPE READSLICE PAR 0-487 XREFS 1894 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-834 {}}} SUCCS {{258 0 0-838 {}}} CYCLES {}}
set a(0-836) {NAME regs.regs:asn#107 TYPE ASSIGN PAR 0-487 XREFS 1895 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-837 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-837) {NAME regs.regs:slc(regs.regs(5))#14 TYPE READSLICE PAR 0-487 XREFS 1896 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-836 {}}} SUCCS {{259 0 0-838 {}}} CYCLES {}}
set a(0-838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#186 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1897 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-835 {}} {259 0 0-837 {}}} SUCCS {{258 0 0-844 {}}} CYCLES {}}
set a(0-839) {NAME regs.regs:asn#108 TYPE ASSIGN PAR 0-487 XREFS 1898 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-840 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-840) {NAME regs.regs:slc(regs.regs(5))#15 TYPE READSLICE PAR 0-487 XREFS 1899 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-839 {}}} SUCCS {{258 0 0-843 {}}} CYCLES {}}
set a(0-841) {NAME regs.regs:asn#109 TYPE ASSIGN PAR 0-487 XREFS 1900 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-842 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-842) {NAME regs.regs:slc(regs.regs(5))#16 TYPE READSLICE PAR 0-487 XREFS 1901 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-841 {}}} SUCCS {{259 0 0-843 {}}} CYCLES {}}
set a(0-843) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#185 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1902 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-840 {}} {259 0 0-842 {}}} SUCCS {{259 0 0-844 {}}} CYCLES {}}
set a(0-844) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#222 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1903 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-838 {}} {259 0 0-843 {}}} SUCCS {{258 0 0-856 {}}} CYCLES {}}
set a(0-845) {NAME regs.regs:asn#110 TYPE ASSIGN PAR 0-487 XREFS 1904 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-846 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-846) {NAME regs.regs:slc(regs.regs(5))#17 TYPE READSLICE PAR 0-487 XREFS 1905 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-845 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-847) {NAME regs.regs:asn#111 TYPE ASSIGN PAR 0-487 XREFS 1906 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-848 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-848) {NAME regs.regs:slc(regs.regs(5))#18 TYPE READSLICE PAR 0-487 XREFS 1907 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-847 {}}} SUCCS {{259 0 0-849 {}}} CYCLES {}}
set a(0-849) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#184 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1908 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-846 {}} {259 0 0-848 {}}} SUCCS {{258 0 0-855 {}}} CYCLES {}}
set a(0-850) {NAME regs.regs:asn#112 TYPE ASSIGN PAR 0-487 XREFS 1909 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-851 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-851) {NAME regs.regs:slc(regs.regs(5))#19 TYPE READSLICE PAR 0-487 XREFS 1910 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-850 {}}} SUCCS {{258 0 0-854 {}}} CYCLES {}}
set a(0-852) {NAME regs.regs:asn#113 TYPE ASSIGN PAR 0-487 XREFS 1911 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-853 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-853) {NAME regs.regs:slc(regs.regs(6))#10 TYPE READSLICE PAR 0-487 XREFS 1912 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-852 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#183 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1913 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-851 {}} {259 0 0-853 {}}} SUCCS {{259 0 0-855 {}}} CYCLES {}}
set a(0-855) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#221 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1914 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-849 {}} {259 0 0-854 {}}} SUCCS {{259 0 0-856 {}}} CYCLES {}}
set a(0-856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#240 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1915 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-844 {}} {259 0 0-855 {}}} SUCCS {{258 0 0-880 {}}} CYCLES {}}
set a(0-857) {NAME regs.regs:asn#114 TYPE ASSIGN PAR 0-487 XREFS 1916 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-858 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-858) {NAME regs.regs:slc(regs.regs(6))#11 TYPE READSLICE PAR 0-487 XREFS 1917 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-857 {}}} SUCCS {{258 0 0-861 {}}} CYCLES {}}
set a(0-859) {NAME regs.regs:asn#115 TYPE ASSIGN PAR 0-487 XREFS 1918 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-860 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-860) {NAME regs.regs:slc(regs.regs(6))#12 TYPE READSLICE PAR 0-487 XREFS 1919 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#182 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1920 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-858 {}} {259 0 0-860 {}}} SUCCS {{258 0 0-867 {}}} CYCLES {}}
set a(0-862) {NAME regs.regs:asn#116 TYPE ASSIGN PAR 0-487 XREFS 1921 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-863 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-863) {NAME regs.regs:slc(regs.regs(6))#13 TYPE READSLICE PAR 0-487 XREFS 1922 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-862 {}}} SUCCS {{258 0 0-866 {}}} CYCLES {}}
set a(0-864) {NAME regs.regs:asn#117 TYPE ASSIGN PAR 0-487 XREFS 1923 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-865 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-865) {NAME regs.regs:slc(regs.regs(6))#14 TYPE READSLICE PAR 0-487 XREFS 1924 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-864 {}}} SUCCS {{259 0 0-866 {}}} CYCLES {}}
set a(0-866) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#181 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1925 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-863 {}} {259 0 0-865 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#220 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1926 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-861 {}} {259 0 0-866 {}}} SUCCS {{258 0 0-879 {}}} CYCLES {}}
set a(0-868) {NAME regs.regs:asn#118 TYPE ASSIGN PAR 0-487 XREFS 1927 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-869 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-869) {NAME regs.regs:slc(regs.regs(6))#15 TYPE READSLICE PAR 0-487 XREFS 1928 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-868 {}}} SUCCS {{258 0 0-872 {}}} CYCLES {}}
set a(0-870) {NAME regs.regs:asn#119 TYPE ASSIGN PAR 0-487 XREFS 1929 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-871 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-871) {NAME regs.regs:slc(regs.regs(6))#16 TYPE READSLICE PAR 0-487 XREFS 1930 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-870 {}}} SUCCS {{259 0 0-872 {}}} CYCLES {}}
set a(0-872) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#180 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1931 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-869 {}} {259 0 0-871 {}}} SUCCS {{258 0 0-878 {}}} CYCLES {}}
set a(0-873) {NAME regs.regs:asn#120 TYPE ASSIGN PAR 0-487 XREFS 1932 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-874 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-874) {NAME regs.regs:slc(regs.regs(6))#17 TYPE READSLICE PAR 0-487 XREFS 1933 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-873 {}}} SUCCS {{258 0 0-877 {}}} CYCLES {}}
set a(0-875) {NAME regs.regs:asn#121 TYPE ASSIGN PAR 0-487 XREFS 1934 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-876 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-876) {NAME regs.regs:slc(regs.regs(6))#18 TYPE READSLICE PAR 0-487 XREFS 1935 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-875 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#179 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1936 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-874 {}} {259 0 0-876 {}}} SUCCS {{259 0 0-878 {}}} CYCLES {}}
set a(0-878) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#219 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1937 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-872 {}} {259 0 0-877 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#239 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1938 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-867 {}} {259 0 0-878 {}}} SUCCS {{259 0 0-880 {}}} CYCLES {}}
set a(0-880) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#249 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1939 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 2 0.17507803705035813} PREDS {{258 0 0-856 {}} {259 0 0-879 {}}} SUCCS {{259 0 0-881 {}}} CYCLES {}}
set a(0-881) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#254 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 1940 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.27279057927244316} PREDS {{258 0 0-833 {}} {259 0 0-880 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-882) {NAME regs.regs:asn#122 TYPE ASSIGN PAR 0-487 XREFS 1941 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-883 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-883) {NAME regs.regs:slc(regs.regs(6))#19 TYPE READSLICE PAR 0-487 XREFS 1942 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-882 {}}} SUCCS {{258 0 0-886 {}}} CYCLES {}}
set a(0-884) {NAME regs.regs:asn#123 TYPE ASSIGN PAR 0-487 XREFS 1943 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-885 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-885) {NAME regs.regs:slc(regs.regs(7))#10 TYPE READSLICE PAR 0-487 XREFS 1944 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-884 {}}} SUCCS {{259 0 0-886 {}}} CYCLES {}}
set a(0-886) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#178 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1945 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-883 {}} {259 0 0-885 {}}} SUCCS {{258 0 0-892 {}}} CYCLES {}}
set a(0-887) {NAME regs.regs:asn#124 TYPE ASSIGN PAR 0-487 XREFS 1946 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-888 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-888) {NAME regs.regs:slc(regs.regs(7))#11 TYPE READSLICE PAR 0-487 XREFS 1947 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-887 {}}} SUCCS {{258 0 0-891 {}}} CYCLES {}}
set a(0-889) {NAME regs.regs:asn#125 TYPE ASSIGN PAR 0-487 XREFS 1948 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-890 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-890) {NAME regs.regs:slc(regs.regs(7))#12 TYPE READSLICE PAR 0-487 XREFS 1949 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-889 {}}} SUCCS {{259 0 0-891 {}}} CYCLES {}}
set a(0-891) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#177 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1950 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-888 {}} {259 0 0-890 {}}} SUCCS {{259 0 0-892 {}}} CYCLES {}}
set a(0-892) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#218 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1951 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-886 {}} {259 0 0-891 {}}} SUCCS {{258 0 0-904 {}}} CYCLES {}}
set a(0-893) {NAME regs.regs:asn#126 TYPE ASSIGN PAR 0-487 XREFS 1952 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-894 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-894) {NAME regs.regs:slc(regs.regs(7))#13 TYPE READSLICE PAR 0-487 XREFS 1953 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-893 {}}} SUCCS {{258 0 0-897 {}}} CYCLES {}}
set a(0-895) {NAME regs.regs:asn#127 TYPE ASSIGN PAR 0-487 XREFS 1954 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-896 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-896) {NAME regs.regs:slc(regs.regs(7))#14 TYPE READSLICE PAR 0-487 XREFS 1955 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-895 {}}} SUCCS {{259 0 0-897 {}}} CYCLES {}}
set a(0-897) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#176 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1956 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-894 {}} {259 0 0-896 {}}} SUCCS {{258 0 0-903 {}}} CYCLES {}}
set a(0-898) {NAME regs.regs:asn#128 TYPE ASSIGN PAR 0-487 XREFS 1957 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-899 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-899) {NAME regs.regs:slc(regs.regs(7))#15 TYPE READSLICE PAR 0-487 XREFS 1958 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-898 {}}} SUCCS {{258 0 0-902 {}}} CYCLES {}}
set a(0-900) {NAME regs.regs:asn#129 TYPE ASSIGN PAR 0-487 XREFS 1959 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-901 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-901) {NAME regs.regs:slc(regs.regs(7))#16 TYPE READSLICE PAR 0-487 XREFS 1960 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-900 {}}} SUCCS {{259 0 0-902 {}}} CYCLES {}}
set a(0-902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#175 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1961 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-899 {}} {259 0 0-901 {}}} SUCCS {{259 0 0-903 {}}} CYCLES {}}
set a(0-903) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#217 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1962 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-897 {}} {259 0 0-902 {}}} SUCCS {{259 0 0-904 {}}} CYCLES {}}
set a(0-904) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#238 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1963 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-892 {}} {259 0 0-903 {}}} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-905) {NAME regs.regs:asn#130 TYPE ASSIGN PAR 0-487 XREFS 1964 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-906 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-906) {NAME regs.regs:slc(regs.regs(7))#17 TYPE READSLICE PAR 0-487 XREFS 1965 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-905 {}}} SUCCS {{258 0 0-909 {}}} CYCLES {}}
set a(0-907) {NAME regs.regs:asn#131 TYPE ASSIGN PAR 0-487 XREFS 1966 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-908 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-908) {NAME regs.regs:slc(regs.regs(7))#18 TYPE READSLICE PAR 0-487 XREFS 1967 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-907 {}}} SUCCS {{259 0 0-909 {}}} CYCLES {}}
set a(0-909) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#174 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1968 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-906 {}} {259 0 0-908 {}}} SUCCS {{258 0 0-915 {}}} CYCLES {}}
set a(0-910) {NAME regs.regs:asn#132 TYPE ASSIGN PAR 0-487 XREFS 1969 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-911 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-911) {NAME regs.regs:slc(regs.regs(7))#19 TYPE READSLICE PAR 0-487 XREFS 1970 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-910 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-912) {NAME regs.regs:asn#133 TYPE ASSIGN PAR 0-487 XREFS 1971 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-913 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-913) {NAME regs.regs:slc(regs.regs(8))#10 TYPE READSLICE PAR 0-487 XREFS 1972 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-912 {}}} SUCCS {{259 0 0-914 {}}} CYCLES {}}
set a(0-914) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#173 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1973 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-911 {}} {259 0 0-913 {}}} SUCCS {{259 0 0-915 {}}} CYCLES {}}
set a(0-915) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#216 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1974 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-909 {}} {259 0 0-914 {}}} SUCCS {{258 0 0-927 {}}} CYCLES {}}
set a(0-916) {NAME regs.regs:asn#134 TYPE ASSIGN PAR 0-487 XREFS 1975 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-917 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-917) {NAME regs.regs:slc(regs.regs(8))#11 TYPE READSLICE PAR 0-487 XREFS 1976 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-916 {}}} SUCCS {{258 0 0-920 {}}} CYCLES {}}
set a(0-918) {NAME regs.regs:asn#135 TYPE ASSIGN PAR 0-487 XREFS 1977 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-919 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-919) {NAME regs.regs:slc(regs.regs(8))#12 TYPE READSLICE PAR 0-487 XREFS 1978 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-918 {}}} SUCCS {{259 0 0-920 {}}} CYCLES {}}
set a(0-920) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#172 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1979 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-917 {}} {259 0 0-919 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-921) {NAME regs.regs:asn#136 TYPE ASSIGN PAR 0-487 XREFS 1980 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-922 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-922) {NAME regs.regs:slc(regs.regs(8))#13 TYPE READSLICE PAR 0-487 XREFS 1981 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-921 {}}} SUCCS {{258 0 0-925 {}}} CYCLES {}}
set a(0-923) {NAME regs.regs:asn#137 TYPE ASSIGN PAR 0-487 XREFS 1982 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-924 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-924) {NAME regs.regs:slc(regs.regs(8))#14 TYPE READSLICE PAR 0-487 XREFS 1983 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-923 {}}} SUCCS {{259 0 0-925 {}}} CYCLES {}}
set a(0-925) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#171 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1984 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-922 {}} {259 0 0-924 {}}} SUCCS {{259 0 0-926 {}}} CYCLES {}}
set a(0-926) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#215 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1985 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-920 {}} {259 0 0-925 {}}} SUCCS {{259 0 0-927 {}}} CYCLES {}}
set a(0-927) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#237 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 1986 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-915 {}} {259 0 0-926 {}}} SUCCS {{259 0 0-928 {}}} CYCLES {}}
set a(0-928) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#248 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 1987 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 2 0.17507803705035813} PREDS {{258 0 0-904 {}} {259 0 0-927 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-929) {NAME regs.regs:asn#138 TYPE ASSIGN PAR 0-487 XREFS 1988 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-930 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-930) {NAME regs.regs:slc(regs.regs(8))#15 TYPE READSLICE PAR 0-487 XREFS 1989 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-929 {}}} SUCCS {{258 0 0-933 {}}} CYCLES {}}
set a(0-931) {NAME regs.regs:asn#139 TYPE ASSIGN PAR 0-487 XREFS 1990 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-932 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-932) {NAME regs.regs:slc(regs.regs(8))#16 TYPE READSLICE PAR 0-487 XREFS 1991 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-931 {}}} SUCCS {{259 0 0-933 {}}} CYCLES {}}
set a(0-933) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#170 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1992 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-930 {}} {259 0 0-932 {}}} SUCCS {{258 0 0-939 {}}} CYCLES {}}
set a(0-934) {NAME regs.regs:asn#140 TYPE ASSIGN PAR 0-487 XREFS 1993 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-935 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-935) {NAME regs.regs:slc(regs.regs(8))#17 TYPE READSLICE PAR 0-487 XREFS 1994 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-934 {}}} SUCCS {{258 0 0-938 {}}} CYCLES {}}
set a(0-936) {NAME regs.regs:asn#141 TYPE ASSIGN PAR 0-487 XREFS 1995 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-937 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-937) {NAME regs.regs:slc(regs.regs(8))#18 TYPE READSLICE PAR 0-487 XREFS 1996 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-936 {}}} SUCCS {{259 0 0-938 {}}} CYCLES {}}
set a(0-938) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#169 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 1997 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-935 {}} {259 0 0-937 {}}} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#214 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 1998 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-933 {}} {259 0 0-938 {}}} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-940) {NAME regs.regs:asn#142 TYPE ASSIGN PAR 0-487 XREFS 1999 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-941 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-941) {NAME regs.regs:slc(regs.regs(8))#19 TYPE READSLICE PAR 0-487 XREFS 2000 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-940 {}}} SUCCS {{258 0 0-944 {}}} CYCLES {}}
set a(0-942) {NAME regs.regs:asn#143 TYPE ASSIGN PAR 0-487 XREFS 2001 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-943 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-943) {NAME regs.regs:slc(regs.regs(9))#10 TYPE READSLICE PAR 0-487 XREFS 2002 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-942 {}}} SUCCS {{259 0 0-944 {}}} CYCLES {}}
set a(0-944) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#168 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2003 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-941 {}} {259 0 0-943 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-945) {NAME regs.regs:asn#144 TYPE ASSIGN PAR 0-487 XREFS 2004 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-946 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-946) {NAME regs.regs:slc(regs.regs(9))#11 TYPE READSLICE PAR 0-487 XREFS 2005 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-945 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-947) {NAME regs.regs:asn#145 TYPE ASSIGN PAR 0-487 XREFS 2006 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-948 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-948) {NAME regs.regs:slc(regs.regs(9))#12 TYPE READSLICE PAR 0-487 XREFS 2007 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-947 {}}} SUCCS {{259 0 0-949 {}}} CYCLES {}}
set a(0-949) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#167 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2008 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-946 {}} {259 0 0-948 {}}} SUCCS {{259 0 0-950 {}}} CYCLES {}}
set a(0-950) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#213 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2009 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-944 {}} {259 0 0-949 {}}} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#236 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2010 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-939 {}} {259 0 0-950 {}}} SUCCS {{258 0 0-974 {}}} CYCLES {}}
set a(0-952) {NAME regs.regs:asn#146 TYPE ASSIGN PAR 0-487 XREFS 2011 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-953 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-953) {NAME regs.regs:slc(regs.regs(9))#13 TYPE READSLICE PAR 0-487 XREFS 2012 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-952 {}}} SUCCS {{258 0 0-956 {}}} CYCLES {}}
set a(0-954) {NAME regs.regs:asn#147 TYPE ASSIGN PAR 0-487 XREFS 2013 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-955 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-955) {NAME regs.regs:slc(regs.regs(9))#14 TYPE READSLICE PAR 0-487 XREFS 2014 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#166 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2015 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-953 {}} {259 0 0-955 {}}} SUCCS {{258 0 0-962 {}}} CYCLES {}}
set a(0-957) {NAME regs.regs:asn#148 TYPE ASSIGN PAR 0-487 XREFS 2016 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-958 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-958) {NAME regs.regs:slc(regs.regs(9))#15 TYPE READSLICE PAR 0-487 XREFS 2017 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-957 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-959) {NAME regs.regs:asn#149 TYPE ASSIGN PAR 0-487 XREFS 2018 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-960 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-960) {NAME regs.regs:slc(regs.regs(9))#16 TYPE READSLICE PAR 0-487 XREFS 2019 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-959 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-961) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#165 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2020 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-958 {}} {259 0 0-960 {}}} SUCCS {{259 0 0-962 {}}} CYCLES {}}
set a(0-962) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#212 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2021 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-956 {}} {259 0 0-961 {}}} SUCCS {{258 0 0-973 {}}} CYCLES {}}
set a(0-963) {NAME regs.regs:asn#150 TYPE ASSIGN PAR 0-487 XREFS 2022 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-964 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-964) {NAME regs.regs:slc(regs.regs(9))#17 TYPE READSLICE PAR 0-487 XREFS 2023 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-963 {}}} SUCCS {{258 0 0-967 {}}} CYCLES {}}
set a(0-965) {NAME regs.regs:asn#151 TYPE ASSIGN PAR 0-487 XREFS 2024 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-966 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-966) {NAME regs.regs:slc(regs.regs(9))#18 TYPE READSLICE PAR 0-487 XREFS 2025 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-965 {}}} SUCCS {{259 0 0-967 {}}} CYCLES {}}
set a(0-967) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#164 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2026 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-964 {}} {259 0 0-966 {}}} SUCCS {{258 0 0-972 {}}} CYCLES {}}
set a(0-968) {NAME regs.regs:asn#152 TYPE ASSIGN PAR 0-487 XREFS 2027 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-969 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-969) {NAME regs.regs:slc(regs.regs(9))#19 TYPE READSLICE PAR 0-487 XREFS 2028 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-968 {}}} SUCCS {{258 0 0-971 {}}} CYCLES {}}
set a(0-970) {NAME regs.regs:slc(regs.regs(0))#1 TYPE READSLICE PAR 0-487 XREFS 2029 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-971 {}}} CYCLES {}}
set a(0-971) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#163 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2030 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-969 {}} {259 0 0-970 {}}} SUCCS {{259 0 0-972 {}}} CYCLES {}}
set a(0-972) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#211 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2031 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-967 {}} {259 0 0-971 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#235 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2032 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-962 {}} {259 0 0-972 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#247 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2033 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 2 0.17507803705035813} PREDS {{258 0 0-951 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#253 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 2034 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.27279057927244316} PREDS {{258 0 0-928 {}} {259 0 0-974 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc#256 TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 2035 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.37447031531776326} PREDS {{258 0 0-881 {}} {259 0 0-975 {}}} SUCCS {{258 0 0-1075 {}}} CYCLES {}}
set a(0-977) {NAME regs.regs:slc(regs.regs(0))#4 TYPE READSLICE PAR 0-487 XREFS 2036 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-978) {NAME regs.regs:slc(regs.regs(0))#7 TYPE READSLICE PAR 0-487 XREFS 2037 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-979 {}}} CYCLES {}}
set a(0-979) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#162 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2038 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-977 {}} {259 0 0-978 {}}} SUCCS {{258 0 0-983 {}}} CYCLES {}}
set a(0-980) {NAME regs.regs:slc(regs.regs(0))#10 TYPE READSLICE PAR 0-487 XREFS 2039 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-982 {}}} CYCLES {}}
set a(0-981) {NAME regs.regs:slc(regs.regs(0))#13 TYPE READSLICE PAR 0-487 XREFS 2040 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#161 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2041 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-980 {}} {259 0 0-981 {}}} SUCCS {{259 0 0-983 {}}} CYCLES {}}
set a(0-983) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#210 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2042 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-979 {}} {259 0 0-982 {}}} SUCCS {{258 0 0-991 {}}} CYCLES {}}
set a(0-984) {NAME regs.regs:slc(regs.regs(0))#16 TYPE READSLICE PAR 0-487 XREFS 2043 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-986 {}}} CYCLES {}}
set a(0-985) {NAME regs.regs:slc(regs.regs(0))#19 TYPE READSLICE PAR 0-487 XREFS 2044 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-986 {}}} CYCLES {}}
set a(0-986) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#160 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2045 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-984 {}} {259 0 0-985 {}}} SUCCS {{258 0 0-990 {}}} CYCLES {}}
set a(0-987) {NAME regs.regs:slc(regs.regs(0))#22 TYPE READSLICE PAR 0-487 XREFS 2046 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-989 {}}} CYCLES {}}
set a(0-988) {NAME regs.regs:slc(regs.regs(0))#25 TYPE READSLICE PAR 0-487 XREFS 2047 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.743491425} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-989 {}}} CYCLES {}}
set a(0-989) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#159 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2048 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.8248306533364113} PREDS {{258 0 0-987 {}} {259 0 0-988 {}}} SUCCS {{259 0 0-990 {}}} CYCLES {}}
set a(0-990) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#209 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2049 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.9103565813734282} PREDS {{258 0 0-986 {}} {259 0 0-989 {}}} SUCCS {{259 0 0-991 {}}} CYCLES {}}
set a(0-991) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#234 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2050 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9999999534997775} PREDS {{258 0 0-983 {}} {259 0 0-990 {}}} SUCCS {{258 0 0-1002 {}}} CYCLES {}}
set a(0-992) {NAME regs.regs:slc(regs.regs(0))#28 TYPE READSLICE PAR 0-487 XREFS 2051 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.8331348} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-995 {}}} CYCLES {}}
set a(0-993) {NAME regs.regs:asn#153 TYPE ASSIGN PAR 0-487 XREFS 2052 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-994 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-994) {NAME regs.regs:slc(regs.regs(1))#10 TYPE READSLICE PAR 0-487 XREFS 2053 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-993 {}}} SUCCS {{259 0 0-995 {}}} CYCLES {}}
set a(0-995) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#208 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2054 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.9144740283364112} PREDS {{258 0 0-992 {}} {259 0 0-994 {}}} SUCCS {{258 0 0-1001 {}}} CYCLES {}}
set a(0-996) {NAME regs.regs:asn#154 TYPE ASSIGN PAR 0-487 XREFS 2055 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-997 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-997) {NAME regs.regs:slc(regs.regs(1))#11 TYPE READSLICE PAR 0-487 XREFS 2056 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-996 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-998) {NAME regs.regs:asn#155 TYPE ASSIGN PAR 0-487 XREFS 2057 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-999 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-999) {NAME regs.regs:slc(regs.regs(1))#12 TYPE READSLICE PAR 0-487 XREFS 2058 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#207 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2059 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.9144740283364112} PREDS {{258 0 0-997 {}} {259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#233 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2060 LOC {1 0.081339275 1 0.173455175 1 0.173455175 1 0.2589810563734284 1 0.9999999563734283} PREDS {{258 0 0-995 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#246 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2061 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 2 0.17507803705035813} PREDS {{258 0 0-991 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1026 {}}} CYCLES {}}
set a(0-1003) {NAME regs.regs:asn#156 TYPE ASSIGN PAR 0-487 XREFS 2062 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1004 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1004) {NAME regs.regs:slc(regs.regs(1))#13 TYPE READSLICE PAR 0-487 XREFS 2063 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1003 {}}} SUCCS {{258 0 0-1007 {}}} CYCLES {}}
set a(0-1005) {NAME regs.regs:asn#157 TYPE ASSIGN PAR 0-487 XREFS 2064 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1006 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1006) {NAME regs.regs:slc(regs.regs(1))#14 TYPE READSLICE PAR 0-487 XREFS 2065 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1005 {}}} SUCCS {{259 0 0-1007 {}}} CYCLES {}}
set a(0-1007) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#206 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2066 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.9144740283364112} PREDS {{258 0 0-1004 {}} {259 0 0-1006 {}}} SUCCS {{258 0 0-1013 {}}} CYCLES {}}
set a(0-1008) {NAME regs.regs:asn#158 TYPE ASSIGN PAR 0-487 XREFS 2067 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1009 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1009) {NAME regs.regs:slc(regs.regs(1))#15 TYPE READSLICE PAR 0-487 XREFS 2068 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1008 {}}} SUCCS {{258 0 0-1012 {}}} CYCLES {}}
set a(0-1010) {NAME regs.regs:asn#159 TYPE ASSIGN PAR 0-487 XREFS 2069 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1011 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1011) {NAME regs.regs:slc(regs.regs(1))#16 TYPE READSLICE PAR 0-487 XREFS 2070 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1010 {}}} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#205 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2071 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.9144740283364112} PREDS {{258 0 0-1009 {}} {259 0 0-1011 {}}} SUCCS {{259 0 0-1013 {}}} CYCLES {}}
set a(0-1013) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#232 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2072 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9999999563734283} PREDS {{258 0 0-1007 {}} {259 0 0-1012 {}}} SUCCS {{258 0 0-1025 {}}} CYCLES {}}
set a(0-1014) {NAME regs.regs:asn#160 TYPE ASSIGN PAR 0-487 XREFS 2073 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1015 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1015) {NAME regs.regs:slc(regs.regs(1))#17 TYPE READSLICE PAR 0-487 XREFS 2074 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1014 {}}} SUCCS {{258 0 0-1018 {}}} CYCLES {}}
set a(0-1016) {NAME regs.regs:asn#161 TYPE ASSIGN PAR 0-487 XREFS 2075 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1017 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1017) {NAME regs.regs:slc(regs.regs(1))#18 TYPE READSLICE PAR 0-487 XREFS 2076 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1016 {}}} SUCCS {{259 0 0-1018 {}}} CYCLES {}}
set a(0-1018) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#204 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2077 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.9144740283364112} PREDS {{258 0 0-1015 {}} {259 0 0-1017 {}}} SUCCS {{258 0 0-1024 {}}} CYCLES {}}
set a(0-1019) {NAME regs.regs:asn#162 TYPE ASSIGN PAR 0-487 XREFS 2078 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1020 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1020) {NAME regs.regs:slc(regs.regs(1))#19 TYPE READSLICE PAR 0-487 XREFS 2079 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1019 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1021) {NAME regs.regs:asn#163 TYPE ASSIGN PAR 0-487 XREFS 2080 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1022 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1022) {NAME regs.regs:slc(regs.regs(2))#10 TYPE READSLICE PAR 0-487 XREFS 2081 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1021 {}}} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#203 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2082 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.9144740283364112} PREDS {{258 0 0-1020 {}} {259 0 0-1022 {}}} SUCCS {{259 0 0-1024 {}}} CYCLES {}}
set a(0-1024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#231 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2083 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9999999563734283} PREDS {{258 0 0-1018 {}} {259 0 0-1023 {}}} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#245 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2084 LOC {1 0.1668652 1 0.26304042499999997 1 0.26304042499999997 1 0.35268375349977765 2 0.17507802849977766} PREDS {{258 0 0-1013 {}} {259 0 0-1024 {}}} SUCCS {{259 0 0-1026 {}}} CYCLES {}}
set a(0-1026) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#252 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 2085 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.27279057927244316} PREDS {{258 0 0-1002 {}} {259 0 0-1025 {}}} SUCCS {{258 0 0-1074 {}}} CYCLES {}}
set a(0-1027) {NAME regs.regs:asn#164 TYPE ASSIGN PAR 0-487 XREFS 2086 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1028 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1028) {NAME regs.regs:slc(regs.regs(2))#11 TYPE READSLICE PAR 0-487 XREFS 2087 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1027 {}}} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1029) {NAME regs.regs:asn#165 TYPE ASSIGN PAR 0-487 XREFS 2088 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1030 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1030) {NAME regs.regs:slc(regs.regs(2))#12 TYPE READSLICE PAR 0-487 XREFS 2089 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1029 {}}} SUCCS {{259 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#202 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2090 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1028 {}} {259 0 0-1030 {}}} SUCCS {{258 0 0-1037 {}}} CYCLES {}}
set a(0-1032) {NAME regs.regs:asn#166 TYPE ASSIGN PAR 0-487 XREFS 2091 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1033 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1033) {NAME regs.regs:slc(regs.regs(2))#13 TYPE READSLICE PAR 0-487 XREFS 2092 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1032 {}}} SUCCS {{258 0 0-1036 {}}} CYCLES {}}
set a(0-1034) {NAME regs.regs:asn#167 TYPE ASSIGN PAR 0-487 XREFS 2093 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1035 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1035) {NAME regs.regs:slc(regs.regs(2))#14 TYPE READSLICE PAR 0-487 XREFS 2094 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1034 {}}} SUCCS {{259 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#201 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2095 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1033 {}} {259 0 0-1035 {}}} SUCCS {{259 0 0-1037 {}}} CYCLES {}}
set a(0-1037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#230 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2096 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 2 0.08944450637342836} PREDS {{258 0 0-1031 {}} {259 0 0-1036 {}}} SUCCS {{258 0 0-1049 {}}} CYCLES {}}
set a(0-1038) {NAME regs.regs:asn#168 TYPE ASSIGN PAR 0-487 XREFS 2097 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1039 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1039) {NAME regs.regs:slc(regs.regs(2))#15 TYPE READSLICE PAR 0-487 XREFS 2098 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1038 {}}} SUCCS {{258 0 0-1042 {}}} CYCLES {}}
set a(0-1040) {NAME regs.regs:asn#169 TYPE ASSIGN PAR 0-487 XREFS 2099 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1041 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1041) {NAME regs.regs:slc(regs.regs(2))#16 TYPE READSLICE PAR 0-487 XREFS 2100 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1040 {}}} SUCCS {{259 0 0-1042 {}}} CYCLES {}}
set a(0-1042) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#200 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2101 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1039 {}} {259 0 0-1041 {}}} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-1043) {NAME regs.regs:asn#170 TYPE ASSIGN PAR 0-487 XREFS 2102 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1044 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1044) {NAME regs.regs:slc(regs.regs(2))#17 TYPE READSLICE PAR 0-487 XREFS 2103 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1043 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1045) {NAME regs.regs:asn#171 TYPE ASSIGN PAR 0-487 XREFS 2104 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1046 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1046) {NAME regs.regs:slc(regs.regs(2))#18 TYPE READSLICE PAR 0-487 XREFS 2105 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#199 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2106 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1044 {}} {259 0 0-1046 {}}} SUCCS {{259 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#229 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2107 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 2 0.08944450637342836} PREDS {{258 0 0-1042 {}} {259 0 0-1047 {}}} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#244 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2108 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.17908787849977767} PREDS {{258 0 0-1037 {}} {259 0 0-1048 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1050) {NAME regs.regs:asn#172 TYPE ASSIGN PAR 0-487 XREFS 2109 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1051 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1051) {NAME regs.regs:slc(regs.regs(2))#19 TYPE READSLICE PAR 0-487 XREFS 2110 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1050 {}}} SUCCS {{258 0 0-1054 {}}} CYCLES {}}
set a(0-1052) {NAME regs.regs:asn#173 TYPE ASSIGN PAR 0-487 XREFS 2111 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1053 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1053) {NAME regs.regs:slc(regs.regs(3))#10 TYPE READSLICE PAR 0-487 XREFS 2112 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#198 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2113 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1051 {}} {259 0 0-1053 {}}} SUCCS {{258 0 0-1060 {}}} CYCLES {}}
set a(0-1055) {NAME regs.regs:asn#174 TYPE ASSIGN PAR 0-487 XREFS 2114 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1056 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1056) {NAME regs.regs:slc(regs.regs(3))#11 TYPE READSLICE PAR 0-487 XREFS 2115 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1055 {}}} SUCCS {{258 0 0-1059 {}}} CYCLES {}}
set a(0-1057) {NAME regs.regs:asn#175 TYPE ASSIGN PAR 0-487 XREFS 2116 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1058 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1058) {NAME regs.regs:slc(regs.regs(3))#12 TYPE READSLICE PAR 0-487 XREFS 2117 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1057 {}}} SUCCS {{259 0 0-1059 {}}} CYCLES {}}
set a(0-1059) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#197 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2118 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1056 {}} {259 0 0-1058 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#228 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2119 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 2 0.08944450637342836} PREDS {{258 0 0-1054 {}} {259 0 0-1059 {}}} SUCCS {{258 0 0-1072 {}}} CYCLES {}}
set a(0-1061) {NAME regs.regs:asn#176 TYPE ASSIGN PAR 0-487 XREFS 2120 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1062 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1062) {NAME regs.regs:slc(regs.regs(3))#13 TYPE READSLICE PAR 0-487 XREFS 2121 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1061 {}}} SUCCS {{258 0 0-1065 {}}} CYCLES {}}
set a(0-1063) {NAME regs.regs:asn#177 TYPE ASSIGN PAR 0-487 XREFS 2122 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1064 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1064) {NAME regs.regs:slc(regs.regs(3))#14 TYPE READSLICE PAR 0-487 XREFS 2123 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1063 {}}} SUCCS {{259 0 0-1065 {}}} CYCLES {}}
set a(0-1065) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#196 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2124 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1062 {}} {259 0 0-1064 {}}} SUCCS {{258 0 0-1071 {}}} CYCLES {}}
set a(0-1066) {NAME regs.regs:asn#178 TYPE ASSIGN PAR 0-487 XREFS 2125 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1067 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1067) {NAME regs.regs:slc(regs.regs(3))#15 TYPE READSLICE PAR 0-487 XREFS 2126 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1066 {}}} SUCCS {{258 0 0-1070 {}}} CYCLES {}}
set a(0-1068) {NAME regs.regs:asn#179 TYPE ASSIGN PAR 0-487 XREFS 2127 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1069 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1069) {NAME regs.regs:slc(regs.regs(3))#16 TYPE READSLICE PAR 0-487 XREFS 2128 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-1068 {}}} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#195 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2129 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9999999533364112} PREDS {{258 0 0-1067 {}} {259 0 0-1069 {}}} SUCCS {{259 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#227 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2130 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 2 0.08944450637342836} PREDS {{258 0 0-1065 {}} {259 0 0-1070 {}}} SUCCS {{259 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#243 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2131 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.17908787849977767} PREDS {{258 0 0-1060 {}} {259 0 0-1071 {}}} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#251 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2132 LOC {1 0.25650857499999996 1 0.35669365 1 0.35669365 1 0.4503963120503581 2 0.2727905870503581} PREDS {{258 0 0-1049 {}} {259 0 0-1072 {}}} SUCCS {{259 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc#255 TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 2133 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.37447031531776326} PREDS {{258 0 0-1026 {}} {259 0 0-1073 {}}} SUCCS {{259 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 3 NAME ACC2-10:acc#2 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-487 XREFS 2134 LOC {1 0.549603575 1 0.5520761 1 0.5520761 1 0.657685830357901 2 0.48008010535790097} PREDS {{258 0 0-976 {}} {259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {NAME ACC1:slc#1 TYPE READSLICE PAR 0-487 XREFS 2135 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{259 0 0-1075 {}}} SUCCS {{258 0 0-1398 {}} {258 0 0-1400 {}} {258 0 0-1403 {}} {258 0 0-1405 {}} {258 0 0-1411 {}} {258 0 0-1413 {}} {258 0 0-1417 {}} {258 0 0-1418 {}} {258 0 0-1423 {}} {258 0 0-1424 {}} {258 0 0-1425 {}} {258 0 0-1499 {}} {258 0 0-1500 {}} {258 0 0-1502 {}} {258 0 0-1508 {}} {258 0 0-1526 {}} {258 0 0-1530 {}}} CYCLES {}}
set a(0-1077) {NAME regs.regs:asn#180 TYPE ASSIGN PAR 0-487 XREFS 2136 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1078 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1078) {NAME regs.regs:slc(regs.regs(3))#27 TYPE READSLICE PAR 0-487 XREFS 2137 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1077 {}}} SUCCS {{258 0 0-1081 {}}} CYCLES {}}
set a(0-1079) {NAME regs.regs:asn#181 TYPE ASSIGN PAR 0-487 XREFS 2138 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1080 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1080) {NAME regs.regs:slc(regs.regs(3))#28 TYPE READSLICE PAR 0-487 XREFS 2139 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1079 {}}} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#292 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2140 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1078 {}} {259 0 0-1080 {}}} SUCCS {{258 0 0-1087 {}}} CYCLES {}}
set a(0-1082) {NAME regs.regs:asn#182 TYPE ASSIGN PAR 0-487 XREFS 2141 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1083 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1083) {NAME regs.regs:slc(regs.regs(3))#29 TYPE READSLICE PAR 0-487 XREFS 2142 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1082 {}}} SUCCS {{258 0 0-1086 {}}} CYCLES {}}
set a(0-1084) {NAME regs.regs:asn#183 TYPE ASSIGN PAR 0-487 XREFS 2143 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1085 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1085) {NAME regs.regs:slc(regs.regs(4))#20 TYPE READSLICE PAR 0-487 XREFS 2144 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1084 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#291 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2145 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1083 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#324 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2146 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1081 {}} {259 0 0-1086 {}}} SUCCS {{258 0 0-1099 {}}} CYCLES {}}
set a(0-1088) {NAME regs.regs:asn#184 TYPE ASSIGN PAR 0-487 XREFS 2147 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1089 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1089) {NAME regs.regs:slc(regs.regs(4))#21 TYPE READSLICE PAR 0-487 XREFS 2148 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1088 {}}} SUCCS {{258 0 0-1092 {}}} CYCLES {}}
set a(0-1090) {NAME regs.regs:asn#185 TYPE ASSIGN PAR 0-487 XREFS 2149 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1091 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1091) {NAME regs.regs:slc(regs.regs(4))#22 TYPE READSLICE PAR 0-487 XREFS 2150 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1090 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#290 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2151 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1089 {}} {259 0 0-1091 {}}} SUCCS {{258 0 0-1098 {}}} CYCLES {}}
set a(0-1093) {NAME regs.regs:asn#186 TYPE ASSIGN PAR 0-487 XREFS 2152 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1094 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1094) {NAME regs.regs:slc(regs.regs(4))#23 TYPE READSLICE PAR 0-487 XREFS 2153 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1093 {}}} SUCCS {{258 0 0-1097 {}}} CYCLES {}}
set a(0-1095) {NAME regs.regs:asn#187 TYPE ASSIGN PAR 0-487 XREFS 2154 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1096 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1096) {NAME regs.regs:slc(regs.regs(4))#24 TYPE READSLICE PAR 0-487 XREFS 2155 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1095 {}}} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#289 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2156 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1094 {}} {259 0 0-1096 {}}} SUCCS {{259 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#323 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2157 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1092 {}} {259 0 0-1097 {}}} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#340 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2158 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1087 {}} {259 0 0-1098 {}}} SUCCS {{258 0 0-1123 {}}} CYCLES {}}
set a(0-1100) {NAME regs.regs:asn#188 TYPE ASSIGN PAR 0-487 XREFS 2159 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1101 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1101) {NAME regs.regs:slc(regs.regs(4))#25 TYPE READSLICE PAR 0-487 XREFS 2160 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1100 {}}} SUCCS {{258 0 0-1104 {}}} CYCLES {}}
set a(0-1102) {NAME regs.regs:asn#189 TYPE ASSIGN PAR 0-487 XREFS 2161 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1103 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1103) {NAME regs.regs:slc(regs.regs(4))#26 TYPE READSLICE PAR 0-487 XREFS 2162 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1102 {}}} SUCCS {{259 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#288 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2163 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1101 {}} {259 0 0-1103 {}}} SUCCS {{258 0 0-1110 {}}} CYCLES {}}
set a(0-1105) {NAME regs.regs:asn#190 TYPE ASSIGN PAR 0-487 XREFS 2164 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1106 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1106) {NAME regs.regs:slc(regs.regs(4))#27 TYPE READSLICE PAR 0-487 XREFS 2165 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1105 {}}} SUCCS {{258 0 0-1109 {}}} CYCLES {}}
set a(0-1107) {NAME regs.regs:asn#191 TYPE ASSIGN PAR 0-487 XREFS 2166 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1108 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1108) {NAME regs.regs:slc(regs.regs(4))#28 TYPE READSLICE PAR 0-487 XREFS 2167 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1107 {}}} SUCCS {{259 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#287 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2168 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1106 {}} {259 0 0-1108 {}}} SUCCS {{259 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#322 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2169 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1104 {}} {259 0 0-1109 {}}} SUCCS {{258 0 0-1122 {}}} CYCLES {}}
set a(0-1111) {NAME regs.regs:asn#192 TYPE ASSIGN PAR 0-487 XREFS 2170 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1577 {}}} SUCCS {{259 0 0-1112 {}} {256 0 0-1577 {}}} CYCLES {}}
set a(0-1112) {NAME regs.regs:slc(regs.regs(4))#29 TYPE READSLICE PAR 0-487 XREFS 2171 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1111 {}}} SUCCS {{258 0 0-1115 {}}} CYCLES {}}
set a(0-1113) {NAME regs.regs:asn#193 TYPE ASSIGN PAR 0-487 XREFS 2172 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1114 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1114) {NAME regs.regs:slc(regs.regs(5))#20 TYPE READSLICE PAR 0-487 XREFS 2173 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1113 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#286 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2174 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1112 {}} {259 0 0-1114 {}}} SUCCS {{258 0 0-1121 {}}} CYCLES {}}
set a(0-1116) {NAME regs.regs:asn#194 TYPE ASSIGN PAR 0-487 XREFS 2175 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1117 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1117) {NAME regs.regs:slc(regs.regs(5))#21 TYPE READSLICE PAR 0-487 XREFS 2176 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1116 {}}} SUCCS {{258 0 0-1120 {}}} CYCLES {}}
set a(0-1118) {NAME regs.regs:asn#195 TYPE ASSIGN PAR 0-487 XREFS 2177 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1119 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1119) {NAME regs.regs:slc(regs.regs(5))#22 TYPE READSLICE PAR 0-487 XREFS 2178 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1118 {}}} SUCCS {{259 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#285 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2179 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1117 {}} {259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#321 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2180 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1115 {}} {259 0 0-1120 {}}} SUCCS {{259 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#339 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2181 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1110 {}} {259 0 0-1121 {}}} SUCCS {{259 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#348 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2182 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-1099 {}} {259 0 0-1122 {}}} SUCCS {{258 0 0-1171 {}}} CYCLES {}}
set a(0-1124) {NAME regs.regs:asn#196 TYPE ASSIGN PAR 0-487 XREFS 2183 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1125 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1125) {NAME regs.regs:slc(regs.regs(5))#23 TYPE READSLICE PAR 0-487 XREFS 2184 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1124 {}}} SUCCS {{258 0 0-1128 {}}} CYCLES {}}
set a(0-1126) {NAME regs.regs:asn#197 TYPE ASSIGN PAR 0-487 XREFS 2185 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1127 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1127) {NAME regs.regs:slc(regs.regs(5))#24 TYPE READSLICE PAR 0-487 XREFS 2186 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1126 {}}} SUCCS {{259 0 0-1128 {}}} CYCLES {}}
set a(0-1128) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#284 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2187 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1125 {}} {259 0 0-1127 {}}} SUCCS {{258 0 0-1134 {}}} CYCLES {}}
set a(0-1129) {NAME regs.regs:asn#198 TYPE ASSIGN PAR 0-487 XREFS 2188 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1130 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1130) {NAME regs.regs:slc(regs.regs(5))#25 TYPE READSLICE PAR 0-487 XREFS 2189 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1129 {}}} SUCCS {{258 0 0-1133 {}}} CYCLES {}}
set a(0-1131) {NAME regs.regs:asn#199 TYPE ASSIGN PAR 0-487 XREFS 2190 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1132 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1132) {NAME regs.regs:slc(regs.regs(5))#26 TYPE READSLICE PAR 0-487 XREFS 2191 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1131 {}}} SUCCS {{259 0 0-1133 {}}} CYCLES {}}
set a(0-1133) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#283 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2192 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1130 {}} {259 0 0-1132 {}}} SUCCS {{259 0 0-1134 {}}} CYCLES {}}
set a(0-1134) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#320 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2193 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1128 {}} {259 0 0-1133 {}}} SUCCS {{258 0 0-1146 {}}} CYCLES {}}
set a(0-1135) {NAME regs.regs:asn#200 TYPE ASSIGN PAR 0-487 XREFS 2194 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1136 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1136) {NAME regs.regs:slc(regs.regs(5))#27 TYPE READSLICE PAR 0-487 XREFS 2195 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1135 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1137) {NAME regs.regs:asn#201 TYPE ASSIGN PAR 0-487 XREFS 2196 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1138 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1138) {NAME regs.regs:slc(regs.regs(5))#28 TYPE READSLICE PAR 0-487 XREFS 2197 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1137 {}}} SUCCS {{259 0 0-1139 {}}} CYCLES {}}
set a(0-1139) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#282 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2198 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1136 {}} {259 0 0-1138 {}}} SUCCS {{258 0 0-1145 {}}} CYCLES {}}
set a(0-1140) {NAME regs.regs:asn#202 TYPE ASSIGN PAR 0-487 XREFS 2199 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1578 {}}} SUCCS {{259 0 0-1141 {}} {256 0 0-1578 {}}} CYCLES {}}
set a(0-1141) {NAME regs.regs:slc(regs.regs(5))#29 TYPE READSLICE PAR 0-487 XREFS 2200 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1140 {}}} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1142) {NAME regs.regs:asn#203 TYPE ASSIGN PAR 0-487 XREFS 2201 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1143 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1143) {NAME regs.regs:slc(regs.regs(6))#20 TYPE READSLICE PAR 0-487 XREFS 2202 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1142 {}}} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#281 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2203 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1141 {}} {259 0 0-1143 {}}} SUCCS {{259 0 0-1145 {}}} CYCLES {}}
set a(0-1145) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#319 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2204 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1139 {}} {259 0 0-1144 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#338 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2205 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1134 {}} {259 0 0-1145 {}}} SUCCS {{258 0 0-1170 {}}} CYCLES {}}
set a(0-1147) {NAME regs.regs:asn#204 TYPE ASSIGN PAR 0-487 XREFS 2206 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1148 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1148) {NAME regs.regs:slc(regs.regs(6))#21 TYPE READSLICE PAR 0-487 XREFS 2207 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1147 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1149) {NAME regs.regs:asn#205 TYPE ASSIGN PAR 0-487 XREFS 2208 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1150 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1150) {NAME regs.regs:slc(regs.regs(6))#22 TYPE READSLICE PAR 0-487 XREFS 2209 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1149 {}}} SUCCS {{259 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#280 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2210 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1148 {}} {259 0 0-1150 {}}} SUCCS {{258 0 0-1157 {}}} CYCLES {}}
set a(0-1152) {NAME regs.regs:asn#206 TYPE ASSIGN PAR 0-487 XREFS 2211 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1153 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1153) {NAME regs.regs:slc(regs.regs(6))#23 TYPE READSLICE PAR 0-487 XREFS 2212 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1152 {}}} SUCCS {{258 0 0-1156 {}}} CYCLES {}}
set a(0-1154) {NAME regs.regs:asn#207 TYPE ASSIGN PAR 0-487 XREFS 2213 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1155 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1155) {NAME regs.regs:slc(regs.regs(6))#24 TYPE READSLICE PAR 0-487 XREFS 2214 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1154 {}}} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#279 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2215 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1153 {}} {259 0 0-1155 {}}} SUCCS {{259 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#318 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2216 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1151 {}} {259 0 0-1156 {}}} SUCCS {{258 0 0-1169 {}}} CYCLES {}}
set a(0-1158) {NAME regs.regs:asn#208 TYPE ASSIGN PAR 0-487 XREFS 2217 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1159 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1159) {NAME regs.regs:slc(regs.regs(6))#25 TYPE READSLICE PAR 0-487 XREFS 2218 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1158 {}}} SUCCS {{258 0 0-1162 {}}} CYCLES {}}
set a(0-1160) {NAME regs.regs:asn#209 TYPE ASSIGN PAR 0-487 XREFS 2219 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1161 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1161) {NAME regs.regs:slc(regs.regs(6))#26 TYPE READSLICE PAR 0-487 XREFS 2220 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1160 {}}} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#278 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2221 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1159 {}} {259 0 0-1161 {}}} SUCCS {{258 0 0-1168 {}}} CYCLES {}}
set a(0-1163) {NAME regs.regs:asn#210 TYPE ASSIGN PAR 0-487 XREFS 2222 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1164 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1164) {NAME regs.regs:slc(regs.regs(6))#27 TYPE READSLICE PAR 0-487 XREFS 2223 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1163 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1165) {NAME regs.regs:asn#211 TYPE ASSIGN PAR 0-487 XREFS 2224 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1166 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1166) {NAME regs.regs:slc(regs.regs(6))#28 TYPE READSLICE PAR 0-487 XREFS 2225 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#277 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2226 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1164 {}} {259 0 0-1166 {}}} SUCCS {{259 0 0-1168 {}}} CYCLES {}}
set a(0-1168) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#317 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2227 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1162 {}} {259 0 0-1167 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#337 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2228 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1157 {}} {259 0 0-1168 {}}} SUCCS {{259 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#347 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2229 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-1146 {}} {259 0 0-1169 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#352 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 2230 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-1123 {}} {259 0 0-1170 {}}} SUCCS {{258 0 0-1266 {}}} CYCLES {}}
set a(0-1172) {NAME regs.regs:asn#212 TYPE ASSIGN PAR 0-487 XREFS 2231 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1579 {}}} SUCCS {{259 0 0-1173 {}} {256 0 0-1579 {}}} CYCLES {}}
set a(0-1173) {NAME regs.regs:slc(regs.regs(6))#29 TYPE READSLICE PAR 0-487 XREFS 2232 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1172 {}}} SUCCS {{258 0 0-1176 {}}} CYCLES {}}
set a(0-1174) {NAME regs.regs:asn#213 TYPE ASSIGN PAR 0-487 XREFS 2233 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1175 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1175) {NAME regs.regs:slc(regs.regs(7))#20 TYPE READSLICE PAR 0-487 XREFS 2234 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1174 {}}} SUCCS {{259 0 0-1176 {}}} CYCLES {}}
set a(0-1176) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#276 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2235 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1173 {}} {259 0 0-1175 {}}} SUCCS {{258 0 0-1182 {}}} CYCLES {}}
set a(0-1177) {NAME regs.regs:asn#214 TYPE ASSIGN PAR 0-487 XREFS 2236 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1178 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1178) {NAME regs.regs:slc(regs.regs(7))#21 TYPE READSLICE PAR 0-487 XREFS 2237 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1177 {}}} SUCCS {{258 0 0-1181 {}}} CYCLES {}}
set a(0-1179) {NAME regs.regs:asn#215 TYPE ASSIGN PAR 0-487 XREFS 2238 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1180 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1180) {NAME regs.regs:slc(regs.regs(7))#22 TYPE READSLICE PAR 0-487 XREFS 2239 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1179 {}}} SUCCS {{259 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#275 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2240 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1178 {}} {259 0 0-1180 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#316 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2241 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1176 {}} {259 0 0-1181 {}}} SUCCS {{258 0 0-1194 {}}} CYCLES {}}
set a(0-1183) {NAME regs.regs:asn#216 TYPE ASSIGN PAR 0-487 XREFS 2242 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1184 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1184) {NAME regs.regs:slc(regs.regs(7))#23 TYPE READSLICE PAR 0-487 XREFS 2243 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1183 {}}} SUCCS {{258 0 0-1187 {}}} CYCLES {}}
set a(0-1185) {NAME regs.regs:asn#217 TYPE ASSIGN PAR 0-487 XREFS 2244 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1186 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1186) {NAME regs.regs:slc(regs.regs(7))#24 TYPE READSLICE PAR 0-487 XREFS 2245 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1185 {}}} SUCCS {{259 0 0-1187 {}}} CYCLES {}}
set a(0-1187) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#274 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2246 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1184 {}} {259 0 0-1186 {}}} SUCCS {{258 0 0-1193 {}}} CYCLES {}}
set a(0-1188) {NAME regs.regs:asn#218 TYPE ASSIGN PAR 0-487 XREFS 2247 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1189 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1189) {NAME regs.regs:slc(regs.regs(7))#25 TYPE READSLICE PAR 0-487 XREFS 2248 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1188 {}}} SUCCS {{258 0 0-1192 {}}} CYCLES {}}
set a(0-1190) {NAME regs.regs:asn#219 TYPE ASSIGN PAR 0-487 XREFS 2249 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1191 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1191) {NAME regs.regs:slc(regs.regs(7))#26 TYPE READSLICE PAR 0-487 XREFS 2250 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#273 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2251 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1189 {}} {259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#315 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2252 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1187 {}} {259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}}} CYCLES {}}
set a(0-1194) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#336 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2253 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1182 {}} {259 0 0-1193 {}}} SUCCS {{258 0 0-1218 {}}} CYCLES {}}
set a(0-1195) {NAME regs.regs:asn#220 TYPE ASSIGN PAR 0-487 XREFS 2254 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1196 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1196) {NAME regs.regs:slc(regs.regs(7))#27 TYPE READSLICE PAR 0-487 XREFS 2255 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1195 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1197) {NAME regs.regs:asn#221 TYPE ASSIGN PAR 0-487 XREFS 2256 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1198 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1198) {NAME regs.regs:slc(regs.regs(7))#28 TYPE READSLICE PAR 0-487 XREFS 2257 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1197 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#272 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2258 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1196 {}} {259 0 0-1198 {}}} SUCCS {{258 0 0-1205 {}}} CYCLES {}}
set a(0-1200) {NAME regs.regs:asn#222 TYPE ASSIGN PAR 0-487 XREFS 2259 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1580 {}}} SUCCS {{259 0 0-1201 {}} {256 0 0-1580 {}}} CYCLES {}}
set a(0-1201) {NAME regs.regs:slc(regs.regs(7))#29 TYPE READSLICE PAR 0-487 XREFS 2260 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1200 {}}} SUCCS {{258 0 0-1204 {}}} CYCLES {}}
set a(0-1202) {NAME regs.regs:asn#223 TYPE ASSIGN PAR 0-487 XREFS 2261 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1203 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1203) {NAME regs.regs:slc(regs.regs(8))#20 TYPE READSLICE PAR 0-487 XREFS 2262 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#271 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2263 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1201 {}} {259 0 0-1203 {}}} SUCCS {{259 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#314 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2264 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1199 {}} {259 0 0-1204 {}}} SUCCS {{258 0 0-1217 {}}} CYCLES {}}
set a(0-1206) {NAME regs.regs:asn#224 TYPE ASSIGN PAR 0-487 XREFS 2265 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1207 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1207) {NAME regs.regs:slc(regs.regs(8))#21 TYPE READSLICE PAR 0-487 XREFS 2266 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1206 {}}} SUCCS {{258 0 0-1210 {}}} CYCLES {}}
set a(0-1208) {NAME regs.regs:asn#225 TYPE ASSIGN PAR 0-487 XREFS 2267 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1209 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1209) {NAME regs.regs:slc(regs.regs(8))#22 TYPE READSLICE PAR 0-487 XREFS 2268 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#270 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2269 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1207 {}} {259 0 0-1209 {}}} SUCCS {{258 0 0-1216 {}}} CYCLES {}}
set a(0-1211) {NAME regs.regs:asn#226 TYPE ASSIGN PAR 0-487 XREFS 2270 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1212 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1212) {NAME regs.regs:slc(regs.regs(8))#23 TYPE READSLICE PAR 0-487 XREFS 2271 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1211 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1213) {NAME regs.regs:asn#227 TYPE ASSIGN PAR 0-487 XREFS 2272 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1214 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1214) {NAME regs.regs:slc(regs.regs(8))#24 TYPE READSLICE PAR 0-487 XREFS 2273 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1213 {}}} SUCCS {{259 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#269 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2274 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1212 {}} {259 0 0-1214 {}}} SUCCS {{259 0 0-1216 {}}} CYCLES {}}
set a(0-1216) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#313 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2275 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1210 {}} {259 0 0-1215 {}}} SUCCS {{259 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#335 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2276 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1205 {}} {259 0 0-1216 {}}} SUCCS {{259 0 0-1218 {}}} CYCLES {}}
set a(0-1218) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#346 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2277 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-1194 {}} {259 0 0-1217 {}}} SUCCS {{258 0 0-1265 {}}} CYCLES {}}
set a(0-1219) {NAME regs.regs:asn#228 TYPE ASSIGN PAR 0-487 XREFS 2278 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1220 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1220) {NAME regs.regs:slc(regs.regs(8))#25 TYPE READSLICE PAR 0-487 XREFS 2279 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1219 {}}} SUCCS {{258 0 0-1223 {}}} CYCLES {}}
set a(0-1221) {NAME regs.regs:asn#229 TYPE ASSIGN PAR 0-487 XREFS 2280 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1222 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1222) {NAME regs.regs:slc(regs.regs(8))#26 TYPE READSLICE PAR 0-487 XREFS 2281 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1221 {}}} SUCCS {{259 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#268 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2282 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1220 {}} {259 0 0-1222 {}}} SUCCS {{258 0 0-1229 {}}} CYCLES {}}
set a(0-1224) {NAME regs.regs:asn#230 TYPE ASSIGN PAR 0-487 XREFS 2283 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1225 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1225) {NAME regs.regs:slc(regs.regs(8))#27 TYPE READSLICE PAR 0-487 XREFS 2284 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1224 {}}} SUCCS {{258 0 0-1228 {}}} CYCLES {}}
set a(0-1226) {NAME regs.regs:asn#231 TYPE ASSIGN PAR 0-487 XREFS 2285 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1227 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1227) {NAME regs.regs:slc(regs.regs(8))#28 TYPE READSLICE PAR 0-487 XREFS 2286 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1226 {}}} SUCCS {{259 0 0-1228 {}}} CYCLES {}}
set a(0-1228) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#267 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2287 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1225 {}} {259 0 0-1227 {}}} SUCCS {{259 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#312 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2288 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1223 {}} {259 0 0-1228 {}}} SUCCS {{258 0 0-1241 {}}} CYCLES {}}
set a(0-1230) {NAME regs.regs:asn#232 TYPE ASSIGN PAR 0-487 XREFS 2289 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1581 {}}} SUCCS {{259 0 0-1231 {}} {256 0 0-1581 {}}} CYCLES {}}
set a(0-1231) {NAME regs.regs:slc(regs.regs(8))#29 TYPE READSLICE PAR 0-487 XREFS 2290 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1230 {}}} SUCCS {{258 0 0-1234 {}}} CYCLES {}}
set a(0-1232) {NAME regs.regs:asn#233 TYPE ASSIGN PAR 0-487 XREFS 2291 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1233 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1233) {NAME regs.regs:slc(regs.regs(9))#20 TYPE READSLICE PAR 0-487 XREFS 2292 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1232 {}}} SUCCS {{259 0 0-1234 {}}} CYCLES {}}
set a(0-1234) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#266 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2293 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1231 {}} {259 0 0-1233 {}}} SUCCS {{258 0 0-1240 {}}} CYCLES {}}
set a(0-1235) {NAME regs.regs:asn#234 TYPE ASSIGN PAR 0-487 XREFS 2294 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1236 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1236) {NAME regs.regs:slc(regs.regs(9))#21 TYPE READSLICE PAR 0-487 XREFS 2295 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1235 {}}} SUCCS {{258 0 0-1239 {}}} CYCLES {}}
set a(0-1237) {NAME regs.regs:asn#235 TYPE ASSIGN PAR 0-487 XREFS 2296 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1238 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1238) {NAME regs.regs:slc(regs.regs(9))#22 TYPE READSLICE PAR 0-487 XREFS 2297 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1237 {}}} SUCCS {{259 0 0-1239 {}}} CYCLES {}}
set a(0-1239) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#265 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2298 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1236 {}} {259 0 0-1238 {}}} SUCCS {{259 0 0-1240 {}}} CYCLES {}}
set a(0-1240) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#311 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2299 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1234 {}} {259 0 0-1239 {}}} SUCCS {{259 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#334 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2300 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1229 {}} {259 0 0-1240 {}}} SUCCS {{258 0 0-1264 {}}} CYCLES {}}
set a(0-1242) {NAME regs.regs:asn#236 TYPE ASSIGN PAR 0-487 XREFS 2301 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1243 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1243) {NAME regs.regs:slc(regs.regs(9))#23 TYPE READSLICE PAR 0-487 XREFS 2302 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1242 {}}} SUCCS {{258 0 0-1246 {}}} CYCLES {}}
set a(0-1244) {NAME regs.regs:asn#237 TYPE ASSIGN PAR 0-487 XREFS 2303 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1245 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1245) {NAME regs.regs:slc(regs.regs(9))#24 TYPE READSLICE PAR 0-487 XREFS 2304 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1244 {}}} SUCCS {{259 0 0-1246 {}}} CYCLES {}}
set a(0-1246) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#264 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2305 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1243 {}} {259 0 0-1245 {}}} SUCCS {{258 0 0-1252 {}}} CYCLES {}}
set a(0-1247) {NAME regs.regs:asn#238 TYPE ASSIGN PAR 0-487 XREFS 2306 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1248 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1248) {NAME regs.regs:slc(regs.regs(9))#25 TYPE READSLICE PAR 0-487 XREFS 2307 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1247 {}}} SUCCS {{258 0 0-1251 {}}} CYCLES {}}
set a(0-1249) {NAME regs.regs:asn#239 TYPE ASSIGN PAR 0-487 XREFS 2308 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1250 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1250) {NAME regs.regs:slc(regs.regs(9))#26 TYPE READSLICE PAR 0-487 XREFS 2309 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1249 {}}} SUCCS {{259 0 0-1251 {}}} CYCLES {}}
set a(0-1251) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#263 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2310 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1248 {}} {259 0 0-1250 {}}} SUCCS {{259 0 0-1252 {}}} CYCLES {}}
set a(0-1252) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#310 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2311 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1246 {}} {259 0 0-1251 {}}} SUCCS {{258 0 0-1263 {}}} CYCLES {}}
set a(0-1253) {NAME regs.regs:asn#240 TYPE ASSIGN PAR 0-487 XREFS 2312 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1254 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1254) {NAME regs.regs:slc(regs.regs(9))#27 TYPE READSLICE PAR 0-487 XREFS 2313 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1253 {}}} SUCCS {{258 0 0-1257 {}}} CYCLES {}}
set a(0-1255) {NAME regs.regs:asn#241 TYPE ASSIGN PAR 0-487 XREFS 2314 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1256 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1256) {NAME regs.regs:slc(regs.regs(9))#28 TYPE READSLICE PAR 0-487 XREFS 2315 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1255 {}}} SUCCS {{259 0 0-1257 {}}} CYCLES {}}
set a(0-1257) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#262 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2316 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1254 {}} {259 0 0-1256 {}}} SUCCS {{258 0 0-1262 {}}} CYCLES {}}
set a(0-1258) {NAME regs.regs:asn#242 TYPE ASSIGN PAR 0-487 XREFS 2317 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-1582 {}}} SUCCS {{259 0 0-1259 {}} {256 0 0-1582 {}}} CYCLES {}}
set a(0-1259) {NAME regs.regs:slc(regs.regs(9))#29 TYPE READSLICE PAR 0-487 XREFS 2318 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-1258 {}}} SUCCS {{258 0 0-1261 {}}} CYCLES {}}
set a(0-1260) {NAME regs.regs:slc(regs.regs(0))#2 TYPE READSLICE PAR 0-487 XREFS 2319 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#261 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2320 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1259 {}} {259 0 0-1260 {}}} SUCCS {{259 0 0-1262 {}}} CYCLES {}}
set a(0-1262) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#309 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2321 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1257 {}} {259 0 0-1261 {}}} SUCCS {{259 0 0-1263 {}}} CYCLES {}}
set a(0-1263) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#333 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2322 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1252 {}} {259 0 0-1262 {}}} SUCCS {{259 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#345 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2323 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-1241 {}} {259 0 0-1263 {}}} SUCCS {{259 0 0-1265 {}}} CYCLES {}}
set a(0-1265) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#351 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 2324 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-1218 {}} {259 0 0-1264 {}}} SUCCS {{259 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc#354 TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 2325 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.28894439031776326} PREDS {{258 0 0-1171 {}} {259 0 0-1265 {}}} SUCCS {{258 0 0-1365 {}}} CYCLES {}}
set a(0-1267) {NAME regs.regs:slc(regs.regs(0))#5 TYPE READSLICE PAR 0-487 XREFS 2326 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-1269 {}}} CYCLES {}}
set a(0-1268) {NAME regs.regs:slc(regs.regs(0))#8 TYPE READSLICE PAR 0-487 XREFS 2327 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-1269 {}}} CYCLES {}}
set a(0-1269) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#260 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2328 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1267 {}} {259 0 0-1268 {}}} SUCCS {{258 0 0-1273 {}}} CYCLES {}}
set a(0-1270) {NAME regs.regs:slc(regs.regs(0))#11 TYPE READSLICE PAR 0-487 XREFS 2329 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-1272 {}}} CYCLES {}}
set a(0-1271) {NAME regs.regs:slc(regs.regs(0))#14 TYPE READSLICE PAR 0-487 XREFS 2330 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#259 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2331 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1270 {}} {259 0 0-1271 {}}} SUCCS {{259 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#308 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2332 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1269 {}} {259 0 0-1272 {}}} SUCCS {{258 0 0-1281 {}}} CYCLES {}}
set a(0-1274) {NAME regs.regs:slc(regs.regs(0))#17 TYPE READSLICE PAR 0-487 XREFS 2333 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-1276 {}}} CYCLES {}}
set a(0-1275) {NAME regs.regs:slc(regs.regs(0))#20 TYPE READSLICE PAR 0-487 XREFS 2334 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-1276 {}}} CYCLES {}}
set a(0-1276) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#258 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2335 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1274 {}} {259 0 0-1275 {}}} SUCCS {{258 0 0-1280 {}}} CYCLES {}}
set a(0-1277) {NAME regs.regs:slc(regs.regs(0))#23 TYPE READSLICE PAR 0-487 XREFS 2336 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1278) {NAME regs.regs:slc(regs.regs(0))#26 TYPE READSLICE PAR 0-487 XREFS 2337 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.649788725} PREDS {{258 0 0-496 {}}} SUCCS {{259 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#257 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2338 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.08381175333641132 1 0.7311279533364112} PREDS {{258 0 0-1277 {}} {259 0 0-1278 {}}} SUCCS {{259 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#307 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2339 LOC {1 0.081339275 1 0.08381179999999999 1 0.08381179999999999 1 0.16933768137342836 1 0.8166538813734283} PREDS {{258 0 0-1276 {}} {259 0 0-1279 {}}} SUCCS {{259 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#332 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2340 LOC {1 0.1668652 1 0.169337725 1 0.169337725 1 0.2589810534997777 1 0.9062972534997776} PREDS {{258 0 0-1273 {}} {259 0 0-1280 {}}} SUCCS {{258 0 0-1292 {}}} CYCLES {}}
set a(0-1282) {NAME regs.regs:slc(regs.regs(0))#29 TYPE READSLICE PAR 0-487 XREFS 2341 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 1 0.7394320999999999} PREDS {{258 0 0-496 {}}} SUCCS {{258 0 0-1285 {}}} CYCLES {}}
set a(0-1283) {NAME regs.regs:asn#243 TYPE ASSIGN PAR 0-487 XREFS 2342 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1284 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1284) {NAME regs.regs:slc(regs.regs(1))#20 TYPE READSLICE PAR 0-487 XREFS 2343 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-1283 {}}} SUCCS {{259 0 0-1285 {}}} CYCLES {}}
set a(0-1285) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#306 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2344 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.8207713283364112} PREDS {{258 0 0-1282 {}} {259 0 0-1284 {}}} SUCCS {{258 0 0-1291 {}}} CYCLES {}}
set a(0-1286) {NAME regs.regs:asn#244 TYPE ASSIGN PAR 0-487 XREFS 2345 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1287 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1287) {NAME regs.regs:slc(regs.regs(1))#21 TYPE READSLICE PAR 0-487 XREFS 2346 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-1286 {}}} SUCCS {{258 0 0-1290 {}}} CYCLES {}}
set a(0-1288) {NAME regs.regs:asn#245 TYPE ASSIGN PAR 0-487 XREFS 2347 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1289 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1289) {NAME regs.regs:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-487 XREFS 2348 LOC {0 1.0 0 1.0 0 1.0 1 0.7394320999999999} PREDS {{259 0 0-1288 {}}} SUCCS {{259 0 0-1290 {}}} CYCLES {}}
set a(0-1290) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#305 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2349 LOC {1 0.0 1 0.0921159 1 0.0921159 1 0.1734551283364113 1 0.8207713283364112} PREDS {{258 0 0-1287 {}} {259 0 0-1289 {}}} SUCCS {{259 0 0-1291 {}}} CYCLES {}}
set a(0-1291) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#331 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2350 LOC {1 0.081339275 1 0.173455175 1 0.173455175 1 0.2589810563734284 1 0.9062972563734284} PREDS {{258 0 0-1285 {}} {259 0 0-1290 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#344 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2351 LOC {1 0.25650857499999996 1 0.25898109999999996 1 0.25898109999999996 1 0.3526837620503581 1 0.9999999620503581} PREDS {{258 0 0-1281 {}} {259 0 0-1291 {}}} SUCCS {{258 0 0-1316 {}}} CYCLES {}}
set a(0-1293) {NAME regs.regs:asn#246 TYPE ASSIGN PAR 0-487 XREFS 2352 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1294 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1294) {NAME regs.regs:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-487 XREFS 2353 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1293 {}}} SUCCS {{258 0 0-1297 {}}} CYCLES {}}
set a(0-1295) {NAME regs.regs:asn#247 TYPE ASSIGN PAR 0-487 XREFS 2354 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1296 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1296) {NAME regs.regs:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-487 XREFS 2355 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1295 {}}} SUCCS {{259 0 0-1297 {}}} CYCLES {}}
set a(0-1297) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#304 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2356 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-1294 {}} {259 0 0-1296 {}}} SUCCS {{258 0 0-1303 {}}} CYCLES {}}
set a(0-1298) {NAME regs.regs:asn#248 TYPE ASSIGN PAR 0-487 XREFS 2357 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1299 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1299) {NAME regs.regs:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-487 XREFS 2358 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1298 {}}} SUCCS {{258 0 0-1302 {}}} CYCLES {}}
set a(0-1300) {NAME regs.regs:asn#249 TYPE ASSIGN PAR 0-487 XREFS 2359 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1301 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1301) {NAME regs.regs:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-487 XREFS 2360 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1300 {}}} SUCCS {{259 0 0-1302 {}}} CYCLES {}}
set a(0-1302) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#303 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2361 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-1299 {}} {259 0 0-1301 {}}} SUCCS {{259 0 0-1303 {}}} CYCLES {}}
set a(0-1303) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#330 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2362 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9103565813734282} PREDS {{258 0 0-1297 {}} {259 0 0-1302 {}}} SUCCS {{258 0 0-1315 {}}} CYCLES {}}
set a(0-1304) {NAME regs.regs:asn#250 TYPE ASSIGN PAR 0-487 XREFS 2363 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1305 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1305) {NAME regs.regs:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-487 XREFS 2364 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1304 {}}} SUCCS {{258 0 0-1308 {}}} CYCLES {}}
set a(0-1306) {NAME regs.regs:asn#251 TYPE ASSIGN PAR 0-487 XREFS 2365 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1307 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1307) {NAME regs.regs:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-487 XREFS 2366 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1306 {}}} SUCCS {{259 0 0-1308 {}}} CYCLES {}}
set a(0-1308) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#302 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2367 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-1305 {}} {259 0 0-1307 {}}} SUCCS {{258 0 0-1314 {}}} CYCLES {}}
set a(0-1309) {NAME regs.regs:asn#252 TYPE ASSIGN PAR 0-487 XREFS 2368 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1574 {}}} SUCCS {{259 0 0-1310 {}} {256 0 0-1574 {}}} CYCLES {}}
set a(0-1310) {NAME regs.regs:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-487 XREFS 2369 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1309 {}}} SUCCS {{258 0 0-1313 {}}} CYCLES {}}
set a(0-1311) {NAME regs.regs:asn#253 TYPE ASSIGN PAR 0-487 XREFS 2370 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1312 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1312) {NAME regs.regs:slc(regs.regs(2))#20 TYPE READSLICE PAR 0-487 XREFS 2371 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-1311 {}}} SUCCS {{259 0 0-1313 {}}} CYCLES {}}
set a(0-1313) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#301 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2372 LOC {1 0.0 1 0.09617522499999999 1 0.09617522499999999 1 0.1775144533364113 1 0.8248306533364113} PREDS {{258 0 0-1310 {}} {259 0 0-1312 {}}} SUCCS {{259 0 0-1314 {}}} CYCLES {}}
set a(0-1314) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#329 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2373 LOC {1 0.081339275 1 0.1775145 1 0.1775145 1 0.26304038137342833 1 0.9103565813734282} PREDS {{258 0 0-1308 {}} {259 0 0-1313 {}}} SUCCS {{259 0 0-1315 {}}} CYCLES {}}
set a(0-1315) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#343 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2374 LOC {1 0.1668652 1 0.26304042499999997 1 0.26304042499999997 1 0.35268375349977765 1 0.9999999534997775} PREDS {{258 0 0-1303 {}} {259 0 0-1314 {}}} SUCCS {{259 0 0-1316 {}}} CYCLES {}}
set a(0-1316) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(14,0,14,0,15) AREA_SCORE 15.21 QUANTITY 9 NAME ACC1:acc#350 TYPE ACCU DELAY {1.56 ns} LIBRARY_DELAY {1.56 ns} PAR 0-487 XREFS 2375 LOC {1 0.350211275 1 0.3526838 1 0.3526838 1 0.45039630427244315 2 0.18726465427244315} PREDS {{258 0 0-1292 {}} {259 0 0-1315 {}}} SUCCS {{258 0 0-1364 {}}} CYCLES {}}
set a(0-1317) {NAME regs.regs:asn#254 TYPE ASSIGN PAR 0-487 XREFS 2376 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1318 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1318) {NAME regs.regs:slc(regs.regs(2))#21 TYPE READSLICE PAR 0-487 XREFS 2377 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1317 {}}} SUCCS {{258 0 0-1321 {}}} CYCLES {}}
set a(0-1319) {NAME regs.regs:asn#255 TYPE ASSIGN PAR 0-487 XREFS 2378 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1320 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1320) {NAME regs.regs:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-487 XREFS 2379 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1319 {}}} SUCCS {{259 0 0-1321 {}}} CYCLES {}}
set a(0-1321) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#300 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2380 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1318 {}} {259 0 0-1320 {}}} SUCCS {{258 0 0-1327 {}}} CYCLES {}}
set a(0-1322) {NAME regs.regs:asn#256 TYPE ASSIGN PAR 0-487 XREFS 2381 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1323 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1323) {NAME regs.regs:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-487 XREFS 2382 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1322 {}}} SUCCS {{258 0 0-1326 {}}} CYCLES {}}
set a(0-1324) {NAME regs.regs:asn#257 TYPE ASSIGN PAR 0-487 XREFS 2383 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1325 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1325) {NAME regs.regs:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-487 XREFS 2384 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1324 {}}} SUCCS {{259 0 0-1326 {}}} CYCLES {}}
set a(0-1326) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#299 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2385 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1323 {}} {259 0 0-1325 {}}} SUCCS {{259 0 0-1327 {}}} CYCLES {}}
set a(0-1327) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#328 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2386 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-1321 {}} {259 0 0-1326 {}}} SUCCS {{258 0 0-1339 {}}} CYCLES {}}
set a(0-1328) {NAME regs.regs:asn#258 TYPE ASSIGN PAR 0-487 XREFS 2387 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1329 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1329) {NAME regs.regs:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-487 XREFS 2388 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1328 {}}} SUCCS {{258 0 0-1332 {}}} CYCLES {}}
set a(0-1330) {NAME regs.regs:asn#259 TYPE ASSIGN PAR 0-487 XREFS 2389 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1331 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1331) {NAME regs.regs:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-487 XREFS 2390 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1330 {}}} SUCCS {{259 0 0-1332 {}}} CYCLES {}}
set a(0-1332) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#298 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2391 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1329 {}} {259 0 0-1331 {}}} SUCCS {{258 0 0-1338 {}}} CYCLES {}}
set a(0-1333) {NAME regs.regs:asn#260 TYPE ASSIGN PAR 0-487 XREFS 2392 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1334 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1334) {NAME regs.regs:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-487 XREFS 2393 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1333 {}}} SUCCS {{258 0 0-1337 {}}} CYCLES {}}
set a(0-1335) {NAME regs.regs:asn#261 TYPE ASSIGN PAR 0-487 XREFS 2394 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1336 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1336) {NAME regs.regs:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-487 XREFS 2395 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1335 {}}} SUCCS {{259 0 0-1337 {}}} CYCLES {}}
set a(0-1337) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#297 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2396 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1334 {}} {259 0 0-1336 {}}} SUCCS {{259 0 0-1338 {}}} CYCLES {}}
set a(0-1338) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#327 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2397 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-1332 {}} {259 0 0-1337 {}}} SUCCS {{259 0 0-1339 {}}} CYCLES {}}
set a(0-1339) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#342 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2398 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.09356195349977767} PREDS {{258 0 0-1327 {}} {259 0 0-1338 {}}} SUCCS {{258 0 0-1363 {}}} CYCLES {}}
set a(0-1340) {NAME regs.regs:asn#262 TYPE ASSIGN PAR 0-487 XREFS 2399 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1575 {}}} SUCCS {{259 0 0-1341 {}} {256 0 0-1575 {}}} CYCLES {}}
set a(0-1341) {NAME regs.regs:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-487 XREFS 2400 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1340 {}}} SUCCS {{258 0 0-1344 {}}} CYCLES {}}
set a(0-1342) {NAME regs.regs:asn#263 TYPE ASSIGN PAR 0-487 XREFS 2401 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1343 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1343) {NAME regs.regs:slc(regs.regs(3))#20 TYPE READSLICE PAR 0-487 XREFS 2402 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1342 {}}} SUCCS {{259 0 0-1344 {}}} CYCLES {}}
set a(0-1344) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#296 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2403 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1341 {}} {259 0 0-1343 {}}} SUCCS {{258 0 0-1350 {}}} CYCLES {}}
set a(0-1345) {NAME regs.regs:asn#264 TYPE ASSIGN PAR 0-487 XREFS 2404 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1346 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1346) {NAME regs.regs:slc(regs.regs(3))#21 TYPE READSLICE PAR 0-487 XREFS 2405 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1345 {}}} SUCCS {{258 0 0-1349 {}}} CYCLES {}}
set a(0-1347) {NAME regs.regs:asn#265 TYPE ASSIGN PAR 0-487 XREFS 2406 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1348 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1348) {NAME regs.regs:slc(regs.regs(3))#22 TYPE READSLICE PAR 0-487 XREFS 2407 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1347 {}}} SUCCS {{259 0 0-1349 {}}} CYCLES {}}
set a(0-1349) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#295 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2408 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1346 {}} {259 0 0-1348 {}}} SUCCS {{259 0 0-1350 {}}} CYCLES {}}
set a(0-1350) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#326 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2409 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-1344 {}} {259 0 0-1349 {}}} SUCCS {{258 0 0-1362 {}}} CYCLES {}}
set a(0-1351) {NAME regs.regs:asn#266 TYPE ASSIGN PAR 0-487 XREFS 2410 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1352 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1352) {NAME regs.regs:slc(regs.regs(3))#23 TYPE READSLICE PAR 0-487 XREFS 2411 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1351 {}}} SUCCS {{258 0 0-1355 {}}} CYCLES {}}
set a(0-1353) {NAME regs.regs:asn#267 TYPE ASSIGN PAR 0-487 XREFS 2412 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1354 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1354) {NAME regs.regs:slc(regs.regs(3))#24 TYPE READSLICE PAR 0-487 XREFS 2413 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1353 {}}} SUCCS {{259 0 0-1355 {}}} CYCLES {}}
set a(0-1355) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#294 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2414 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1352 {}} {259 0 0-1354 {}}} SUCCS {{258 0 0-1361 {}}} CYCLES {}}
set a(0-1356) {NAME regs.regs:asn#268 TYPE ASSIGN PAR 0-487 XREFS 2415 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1357 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1357) {NAME regs.regs:slc(regs.regs(3))#25 TYPE READSLICE PAR 0-487 XREFS 2416 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1356 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1358) {NAME regs.regs:asn#269 TYPE ASSIGN PAR 0-487 XREFS 2417 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-1576 {}}} SUCCS {{259 0 0-1359 {}} {256 0 0-1576 {}}} CYCLES {}}
set a(0-1359) {NAME regs.regs:slc(regs.regs(3))#26 TYPE READSLICE PAR 0-487 XREFS 2418 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-1358 {}}} SUCCS {{259 0 0-1360 {}}} CYCLES {}}
set a(0-1360) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 150 NAME ACC1:acc#293 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-487 XREFS 2419 LOC {1 0.0 1 0.100185075 1 0.100185075 1 0.1815243033364113 1 0.9144740283364112} PREDS {{258 0 0-1357 {}} {259 0 0-1359 {}}} SUCCS {{259 0 0-1361 {}}} CYCLES {}}
set a(0-1361) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME ACC1:acc#325 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2420 LOC {1 0.081339275 1 0.18152435 1 0.18152435 1 0.26705023137342837 1 0.9999999563734283} PREDS {{258 0 0-1355 {}} {259 0 0-1360 {}}} SUCCS {{259 0 0-1362 {}}} CYCLES {}}
set a(0-1362) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 36 NAME ACC1:acc#341 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-487 XREFS 2421 LOC {1 0.1668652 1 0.267050275 1 0.267050275 1 0.3566936034997777 2 0.09356195349977767} PREDS {{258 0 0-1350 {}} {259 0 0-1361 {}}} SUCCS {{259 0 0-1363 {}}} CYCLES {}}
set a(0-1363) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 18 NAME ACC1:acc#349 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-487 XREFS 2422 LOC {1 0.25650857499999996 1 0.35669365 1 0.35669365 1 0.4503963120503581 2 0.18726466205035813} PREDS {{258 0 0-1339 {}} {259 0 0-1362 {}}} SUCCS {{259 0 0-1364 {}}} CYCLES {}}
set a(0-1364) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(15,0,15,0,16) AREA_SCORE 16.20 QUANTITY 6 NAME ACC1:acc#353 TYPE ACCU DELAY {1.63 ns} LIBRARY_DELAY {1.63 ns} PAR 0-487 XREFS 2423 LOC {1 0.447923825 1 0.45039635 1 0.45039635 1 0.5520760403177633 2 0.28894439031776326} PREDS {{258 0 0-1316 {}} {259 0 0-1363 {}}} SUCCS {{259 0 0-1365 {}}} CYCLES {}}
set a(0-1365) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 3 NAME ACC2-10:acc#3 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-487 XREFS 2424 LOC {1 0.549603575 1 0.5520761 1 0.5520761 1 0.657685830357901 2 0.39455418035790096} PREDS {{258 0 0-1266 {}} {259 0 0-1364 {}}} SUCCS {{259 0 0-1366 {}}} CYCLES {}}
set a(0-1366) {NAME ACC1:slc#2 TYPE READSLICE PAR 0-487 XREFS 2425 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1365 {}}} SUCCS {{258 0 0-1429 {}} {258 0 0-1431 {}} {258 0 0-1434 {}} {258 0 0-1436 {}} {258 0 0-1442 {}} {258 0 0-1444 {}} {258 0 0-1448 {}} {258 0 0-1449 {}} {258 0 0-1454 {}} {258 0 0-1455 {}} {258 0 0-1456 {}} {258 0 0-1533 {}} {258 0 0-1534 {}} {258 0 0-1536 {}} {258 0 0-1542 {}} {258 0 0-1560 {}} {258 0 0-1564 {}}} CYCLES {}}
set a(0-1367) {NAME red:slc(red#5.sg1)#3 TYPE READSLICE PAR 0-487 XREFS 2426 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.453153975} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1368 {}}} CYCLES {}}
set a(0-1368) {NAME FRAME:conc#33 TYPE CONCATENATE PAR 0-487 XREFS 2427 LOC {1 0.6552133499999999 1 0.7162856249999999 1 0.7162856249999999 2 0.453153975} PREDS {{259 0 0-1367 {}}} SUCCS {{258 0 0-1379 {}}} CYCLES {}}
set a(0-1369) {NAME red:slc(red#5.sg1)#4 TYPE READSLICE PAR 0-487 XREFS 2428 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1370 {}}} CYCLES {}}
set a(0-1370) {NAME FRAME:not#2 TYPE NOT PAR 0-487 XREFS 2429 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1369 {}}} SUCCS {{259 0 0-1371 {}}} CYCLES {}}
set a(0-1371) {NAME FRAME:conc#36 TYPE CONCATENATE PAR 0-487 XREFS 2430 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1370 {}}} SUCCS {{258 0 0-1377 {}}} CYCLES {}}
set a(0-1372) {NAME red:slc(red#5.sg1)#5 TYPE READSLICE PAR 0-487 XREFS 2431 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1373 {}}} CYCLES {}}
set a(0-1373) {NAME FRAME:conc#1 TYPE CONCATENATE PAR 0-487 XREFS 2432 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1372 {}}} SUCCS {{258 0 0-1376 {}}} CYCLES {}}
set a(0-1374) {NAME red:slc(red#5.sg1)#2 TYPE READSLICE PAR 0-487 XREFS 2433 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1375 {}}} CYCLES {}}
set a(0-1375) {NAME FRAME:not#1 TYPE NOT PAR 0-487 XREFS 2434 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1374 {}}} SUCCS {{259 0 0-1376 {}}} CYCLES {}}
set a(0-1376) {NAME FRAME:conc#37 TYPE CONCATENATE PAR 0-487 XREFS 2435 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-1373 {}} {259 0 0-1375 {}}} SUCCS {{259 0 0-1377 {}}} CYCLES {}}
set a(0-1377) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#9 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2436 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 1 0.716285584496936 2 0.45315393449693603} PREDS {{258 0 0-1371 {}} {259 0 0-1376 {}}} SUCCS {{259 0 0-1378 {}}} CYCLES {}}
set a(0-1378) {NAME FRAME:slc#8 TYPE READSLICE PAR 0-487 XREFS 2437 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 2 0.453153975} PREDS {{259 0 0-1377 {}}} SUCCS {{259 0 0-1379 {}}} CYCLES {}}
set a(0-1379) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME FRAME:acc#11 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2438 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 1 0.7696424734103023 2 0.5065108234103024} PREDS {{258 0 0-1368 {}} {259 0 0-1378 {}}} SUCCS {{258 0 0-1397 {}}} CYCLES {}}
set a(0-1380) {NAME red:slc(red#5.sg1)#6 TYPE READSLICE PAR 0-487 XREFS 2439 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1381 {}}} CYCLES {}}
set a(0-1381) {NAME FRAME:not#3 TYPE NOT PAR 0-487 XREFS 2440 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1380 {}}} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1382) {NAME red:slc(red#5.sg1)#7 TYPE READSLICE PAR 0-487 XREFS 2441 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1383 {}}} CYCLES {}}
set a(0-1383) {NAME FRAME:not#4 TYPE NOT PAR 0-487 XREFS 2442 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1382 {}}} SUCCS {{259 0 0-1384 {}}} CYCLES {}}
set a(0-1384) {NAME FRAME:conc#2 TYPE CONCATENATE PAR 0-487 XREFS 2443 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{258 0 0-1381 {}} {259 0 0-1383 {}}} SUCCS {{259 0 0-1385 {}}} CYCLES {}}
set a(0-1385) {NAME FRAME:conc#34 TYPE CONCATENATE PAR 0-487 XREFS 2444 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1384 {}}} SUCCS {{258 0 0-1390 {}}} CYCLES {}}
set a(0-1386) {NAME red:slc(red#5.sg1)#8 TYPE READSLICE PAR 0-487 XREFS 2445 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1388 {}}} CYCLES {}}
set a(0-1387) {NAME red:slc(red#5.sg1)#9 TYPE READSLICE PAR 0-487 XREFS 2446 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1388 {}}} CYCLES {}}
set a(0-1388) {NAME FRAME:conc#3 TYPE CONCATENATE PAR 0-487 XREFS 2447 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{258 0 0-1386 {}} {259 0 0-1387 {}}} SUCCS {{259 0 0-1389 {}}} CYCLES {}}
set a(0-1389) {NAME FRAME:conc#35 TYPE CONCATENATE PAR 0-487 XREFS 2448 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1388 {}}} SUCCS {{259 0 0-1390 {}}} CYCLES {}}
set a(0-1390) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#10 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2449 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 1 0.721197859496936 2 0.45806620949693605} PREDS {{258 0 0-1385 {}} {259 0 0-1389 {}}} SUCCS {{259 0 0-1391 {}}} CYCLES {}}
set a(0-1391) {NAME FRAME:slc TYPE READSLICE PAR 0-487 XREFS 2450 LOC {1 0.7138131 1 0.7211979 1 0.7211979 2 0.45806624999999995} PREDS {{259 0 0-1390 {}}} SUCCS {{258 0 0-1396 {}}} CYCLES {}}
set a(0-1392) {NAME red:slc(red#5.sg1)#15 TYPE READSLICE PAR 0-487 XREFS 2451 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1395 {}}} CYCLES {}}
set a(0-1393) {NAME red:slc(red#5.sg1)#16 TYPE READSLICE PAR 0-487 XREFS 2452 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1395 {}}} CYCLES {}}
set a(0-1394) {NAME red:slc(red#5.sg1)#1 TYPE READSLICE PAR 0-487 XREFS 2453 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1395 {}}} CYCLES {}}
set a(0-1395) {NAME FRAME:conc TYPE CONCATENATE PAR 0-487 XREFS 2454 LOC {1 0.6552133499999999 1 0.7211979 1 0.7211979 2 0.45806624999999995} PREDS {{258 0 0-1393 {}} {258 0 0-1392 {}} {259 0 0-1394 {}}} SUCCS {{259 0 0-1396 {}}} CYCLES {}}
set a(0-1396) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2455 LOC {1 0.7138131 1 0.7211979 1 0.7211979 1 0.7696424844969361 2 0.506510834496936} PREDS {{258 0 0-1391 {}} {259 0 0-1395 {}}} SUCCS {{259 0 0-1397 {}}} CYCLES {}}
set a(0-1397) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2456 LOC {1 0.76717 1 0.769642525 1 0.769642525 1 0.8229993734103024 2 0.5598677234103024} PREDS {{258 0 0-1379 {}} {259 0 0-1396 {}}} SUCCS {{258 0 0-1464 {}} {258 0 0-1466 {}} {258 0 0-1470 {}} {258 0 0-1472 {}} {258 0 0-1474 {}} {258 0 0-1477 {}} {258 0 0-1481 {}}} CYCLES {}}
set a(0-1398) {NAME green:slc(green#2.sg1)#3 TYPE READSLICE PAR 0-487 XREFS 2457 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.5386799} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1399 {}}} CYCLES {}}
set a(0-1399) {NAME FRAME:conc#38 TYPE CONCATENATE PAR 0-487 XREFS 2458 LOC {1 0.6552133499999999 1 0.7162856249999999 1 0.7162856249999999 2 0.5386799} PREDS {{259 0 0-1398 {}}} SUCCS {{258 0 0-1410 {}}} CYCLES {}}
set a(0-1400) {NAME green:slc(green#2.sg1)#4 TYPE READSLICE PAR 0-487 XREFS 2459 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1401 {}}} CYCLES {}}
set a(0-1401) {NAME FRAME:not#10 TYPE NOT PAR 0-487 XREFS 2460 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{259 0 0-1400 {}}} SUCCS {{259 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {NAME FRAME:conc#41 TYPE CONCATENATE PAR 0-487 XREFS 2461 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{259 0 0-1401 {}}} SUCCS {{258 0 0-1408 {}}} CYCLES {}}
set a(0-1403) {NAME green:slc(green#2.sg1)#5 TYPE READSLICE PAR 0-487 XREFS 2462 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1404 {}}} CYCLES {}}
set a(0-1404) {NAME FRAME:conc#8 TYPE CONCATENATE PAR 0-487 XREFS 2463 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{259 0 0-1403 {}}} SUCCS {{258 0 0-1407 {}}} CYCLES {}}
set a(0-1405) {NAME green:slc(green#2.sg1)#2 TYPE READSLICE PAR 0-487 XREFS 2464 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1406 {}}} CYCLES {}}
set a(0-1406) {NAME FRAME:not#9 TYPE NOT PAR 0-487 XREFS 2465 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{259 0 0-1405 {}}} SUCCS {{259 0 0-1407 {}}} CYCLES {}}
set a(0-1407) {NAME FRAME:conc#42 TYPE CONCATENATE PAR 0-487 XREFS 2466 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.48008015} PREDS {{258 0 0-1404 {}} {259 0 0-1406 {}}} SUCCS {{259 0 0-1408 {}}} CYCLES {}}
set a(0-1408) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#13 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2467 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 1 0.716285584496936 2 0.5386798594969361} PREDS {{258 0 0-1402 {}} {259 0 0-1407 {}}} SUCCS {{259 0 0-1409 {}}} CYCLES {}}
set a(0-1409) {NAME FRAME:slc#10 TYPE READSLICE PAR 0-487 XREFS 2468 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 2 0.5386799} PREDS {{259 0 0-1408 {}}} SUCCS {{259 0 0-1410 {}}} CYCLES {}}
set a(0-1410) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME FRAME:acc#15 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2469 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 1 0.7696424734103023 2 0.5920367484103024} PREDS {{258 0 0-1399 {}} {259 0 0-1409 {}}} SUCCS {{258 0 0-1428 {}}} CYCLES {}}
set a(0-1411) {NAME green:slc(green#2.sg1)#6 TYPE READSLICE PAR 0-487 XREFS 2470 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.484992425} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1412 {}}} CYCLES {}}
set a(0-1412) {NAME FRAME:not#11 TYPE NOT PAR 0-487 XREFS 2471 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{259 0 0-1411 {}}} SUCCS {{258 0 0-1415 {}}} CYCLES {}}
set a(0-1413) {NAME green:slc(green#2.sg1)#7 TYPE READSLICE PAR 0-487 XREFS 2472 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.484992425} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1414 {}}} CYCLES {}}
set a(0-1414) {NAME FRAME:not#12 TYPE NOT PAR 0-487 XREFS 2473 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{259 0 0-1413 {}}} SUCCS {{259 0 0-1415 {}}} CYCLES {}}
set a(0-1415) {NAME FRAME:conc#9 TYPE CONCATENATE PAR 0-487 XREFS 2474 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{258 0 0-1412 {}} {259 0 0-1414 {}}} SUCCS {{259 0 0-1416 {}}} CYCLES {}}
set a(0-1416) {NAME FRAME:conc#39 TYPE CONCATENATE PAR 0-487 XREFS 2475 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{259 0 0-1415 {}}} SUCCS {{258 0 0-1421 {}}} CYCLES {}}
set a(0-1417) {NAME green:slc(green#2.sg1)#8 TYPE READSLICE PAR 0-487 XREFS 2476 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.484992425} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1419 {}}} CYCLES {}}
set a(0-1418) {NAME green:slc(green#2.sg1)#9 TYPE READSLICE PAR 0-487 XREFS 2477 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.484992425} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1419 {}}} CYCLES {}}
set a(0-1419) {NAME FRAME:conc#10 TYPE CONCATENATE PAR 0-487 XREFS 2478 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{258 0 0-1417 {}} {259 0 0-1418 {}}} SUCCS {{259 0 0-1420 {}}} CYCLES {}}
set a(0-1420) {NAME FRAME:conc#40 TYPE CONCATENATE PAR 0-487 XREFS 2479 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.484992425} PREDS {{259 0 0-1419 {}}} SUCCS {{259 0 0-1421 {}}} CYCLES {}}
set a(0-1421) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#12 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2480 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 1 0.721197859496936 2 0.5435921344969361} PREDS {{258 0 0-1416 {}} {259 0 0-1420 {}}} SUCCS {{259 0 0-1422 {}}} CYCLES {}}
set a(0-1422) {NAME FRAME:slc#9 TYPE READSLICE PAR 0-487 XREFS 2481 LOC {1 0.7138131 1 0.7211979 1 0.7211979 2 0.543592175} PREDS {{259 0 0-1421 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1423) {NAME green:slc(green#2.sg1)#15 TYPE READSLICE PAR 0-487 XREFS 2482 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.543592175} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1426 {}}} CYCLES {}}
set a(0-1424) {NAME green:slc(green#2.sg1)#16 TYPE READSLICE PAR 0-487 XREFS 2483 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.543592175} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1426 {}}} CYCLES {}}
set a(0-1425) {NAME green:slc(green#2.sg1)#1 TYPE READSLICE PAR 0-487 XREFS 2484 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.543592175} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {NAME FRAME:conc#7 TYPE CONCATENATE PAR 0-487 XREFS 2485 LOC {1 0.6552133499999999 1 0.7211979 1 0.7211979 2 0.543592175} PREDS {{258 0 0-1424 {}} {258 0 0-1423 {}} {259 0 0-1425 {}}} SUCCS {{259 0 0-1427 {}}} CYCLES {}}
set a(0-1427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc#14 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2486 LOC {1 0.7138131 1 0.7211979 1 0.7211979 1 0.7696424844969361 2 0.592036759496936} PREDS {{258 0 0-1422 {}} {259 0 0-1426 {}}} SUCCS {{259 0 0-1428 {}}} CYCLES {}}
set a(0-1428) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2487 LOC {1 0.76717 1 0.769642525 1 0.769642525 1 0.8229993734103024 2 0.6453936484103023} PREDS {{258 0 0-1410 {}} {259 0 0-1427 {}}} SUCCS {{258 0 0-1503 {}} {258 0 0-1505 {}} {258 0 0-1509 {}} {258 0 0-1511 {}} {258 0 0-1513 {}} {258 0 0-1516 {}} {258 0 0-1520 {}}} CYCLES {}}
set a(0-1429) {NAME blue:slc(blue#5.sg1)#3 TYPE READSLICE PAR 0-487 XREFS 2488 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.453153975} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {NAME FRAME:conc#43 TYPE CONCATENATE PAR 0-487 XREFS 2489 LOC {1 0.6552133499999999 1 0.7162856249999999 1 0.7162856249999999 2 0.453153975} PREDS {{259 0 0-1429 {}}} SUCCS {{258 0 0-1441 {}}} CYCLES {}}
set a(0-1431) {NAME blue:slc(blue#5.sg1)#4 TYPE READSLICE PAR 0-487 XREFS 2490 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1432 {}}} CYCLES {}}
set a(0-1432) {NAME FRAME:not#18 TYPE NOT PAR 0-487 XREFS 2491 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1431 {}}} SUCCS {{259 0 0-1433 {}}} CYCLES {}}
set a(0-1433) {NAME FRAME:conc#46 TYPE CONCATENATE PAR 0-487 XREFS 2492 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1432 {}}} SUCCS {{258 0 0-1439 {}}} CYCLES {}}
set a(0-1434) {NAME blue:slc(blue#5.sg1)#5 TYPE READSLICE PAR 0-487 XREFS 2493 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1435 {}}} CYCLES {}}
set a(0-1435) {NAME FRAME:conc#15 TYPE CONCATENATE PAR 0-487 XREFS 2494 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1434 {}}} SUCCS {{258 0 0-1438 {}}} CYCLES {}}
set a(0-1436) {NAME blue:slc(blue#5.sg1)#2 TYPE READSLICE PAR 0-487 XREFS 2495 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {NAME FRAME:not#17 TYPE NOT PAR 0-487 XREFS 2496 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{259 0 0-1436 {}}} SUCCS {{259 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {NAME FRAME:conc#47 TYPE CONCATENATE PAR 0-487 XREFS 2497 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.394554225} PREDS {{258 0 0-1435 {}} {259 0 0-1437 {}}} SUCCS {{259 0 0-1439 {}}} CYCLES {}}
set a(0-1439) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#17 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2498 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 1 0.716285584496936 2 0.45315393449693603} PREDS {{258 0 0-1433 {}} {259 0 0-1438 {}}} SUCCS {{259 0 0-1440 {}}} CYCLES {}}
set a(0-1440) {NAME FRAME:slc#12 TYPE READSLICE PAR 0-487 XREFS 2499 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 2 0.453153975} PREDS {{259 0 0-1439 {}}} SUCCS {{259 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME FRAME:acc#19 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2500 LOC {1 0.7138131 1 0.7162856249999999 1 0.7162856249999999 1 0.7696424734103023 2 0.5065108234103024} PREDS {{258 0 0-1430 {}} {259 0 0-1440 {}}} SUCCS {{258 0 0-1459 {}}} CYCLES {}}
set a(0-1442) {NAME blue:slc(blue#5.sg1)#6 TYPE READSLICE PAR 0-487 XREFS 2501 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1443 {}}} CYCLES {}}
set a(0-1443) {NAME FRAME:not#19 TYPE NOT PAR 0-487 XREFS 2502 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1442 {}}} SUCCS {{258 0 0-1446 {}}} CYCLES {}}
set a(0-1444) {NAME blue:slc(blue#5.sg1)#7 TYPE READSLICE PAR 0-487 XREFS 2503 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1445 {}}} CYCLES {}}
set a(0-1445) {NAME FRAME:not#20 TYPE NOT PAR 0-487 XREFS 2504 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1444 {}}} SUCCS {{259 0 0-1446 {}}} CYCLES {}}
set a(0-1446) {NAME FRAME:conc#16 TYPE CONCATENATE PAR 0-487 XREFS 2505 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{258 0 0-1443 {}} {259 0 0-1445 {}}} SUCCS {{259 0 0-1447 {}}} CYCLES {}}
set a(0-1447) {NAME FRAME:conc#44 TYPE CONCATENATE PAR 0-487 XREFS 2506 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1446 {}}} SUCCS {{258 0 0-1452 {}}} CYCLES {}}
set a(0-1448) {NAME blue:slc(blue#5.sg1)#8 TYPE READSLICE PAR 0-487 XREFS 2507 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1450 {}}} CYCLES {}}
set a(0-1449) {NAME blue:slc(blue#5.sg1)#9 TYPE READSLICE PAR 0-487 XREFS 2508 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.3994665} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1450 {}}} CYCLES {}}
set a(0-1450) {NAME FRAME:conc#17 TYPE CONCATENATE PAR 0-487 XREFS 2509 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{258 0 0-1448 {}} {259 0 0-1449 {}}} SUCCS {{259 0 0-1451 {}}} CYCLES {}}
set a(0-1451) {NAME FRAME:conc#45 TYPE CONCATENATE PAR 0-487 XREFS 2510 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 2 0.3994665} PREDS {{259 0 0-1450 {}}} SUCCS {{259 0 0-1452 {}}} CYCLES {}}
set a(0-1452) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 6 NAME FRAME:acc#16 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-487 XREFS 2511 LOC {1 0.6552133499999999 1 0.66259815 1 0.66259815 1 0.721197859496936 2 0.45806620949693605} PREDS {{258 0 0-1447 {}} {259 0 0-1451 {}}} SUCCS {{259 0 0-1453 {}}} CYCLES {}}
set a(0-1453) {NAME FRAME:slc#11 TYPE READSLICE PAR 0-487 XREFS 2512 LOC {1 0.7138131 1 0.7211979 1 0.7211979 2 0.45806624999999995} PREDS {{259 0 0-1452 {}}} SUCCS {{258 0 0-1458 {}}} CYCLES {}}
set a(0-1454) {NAME blue:slc(blue#5.sg1)#15 TYPE READSLICE PAR 0-487 XREFS 2513 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1457 {}}} CYCLES {}}
set a(0-1455) {NAME blue:slc(blue#5.sg1)#16 TYPE READSLICE PAR 0-487 XREFS 2514 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1457 {}}} CYCLES {}}
set a(0-1456) {NAME blue:slc(blue#5.sg1)#1 TYPE READSLICE PAR 0-487 XREFS 2515 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.45806624999999995} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1457 {}}} CYCLES {}}
set a(0-1457) {NAME FRAME:conc#14 TYPE CONCATENATE PAR 0-487 XREFS 2516 LOC {1 0.6552133499999999 1 0.7211979 1 0.7211979 2 0.45806624999999995} PREDS {{258 0 0-1455 {}} {258 0 0-1454 {}} {259 0 0-1456 {}}} SUCCS {{259 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc#18 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2517 LOC {1 0.7138131 1 0.7211979 1 0.7211979 1 0.7696424844969361 2 0.506510834496936} PREDS {{258 0 0-1453 {}} {259 0 0-1457 {}}} SUCCS {{259 0 0-1459 {}}} CYCLES {}}
set a(0-1459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc#4 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2518 LOC {1 0.76717 1 0.769642525 1 0.769642525 1 0.8229993734103024 2 0.5598677234103024} PREDS {{258 0 0-1441 {}} {259 0 0-1458 {}}} SUCCS {{258 0 0-1537 {}} {258 0 0-1539 {}} {258 0 0-1543 {}} {258 0 0-1545 {}} {258 0 0-1547 {}} {258 0 0-1550 {}} {258 0 0-1554 {}}} CYCLES {}}
set a(0-1460) {NAME red:slc(red#5.sg1)#14 TYPE READSLICE PAR 0-487 XREFS 2519 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7257145749999999} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1462 {}}} CYCLES {}}
set a(0-1461) {NAME red:slc(red#5.sg1) TYPE READSLICE PAR 0-487 XREFS 2520 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7257145749999999} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {NAME FRAME:conc#6 TYPE CONCATENATE PAR 0-487 XREFS 2521 LOC {1 0.6552133499999999 1 0.9613807249999999 1 0.9613807249999999 2 0.7257145749999999} PREDS {{258 0 0-1460 {}} {259 0 0-1461 {}}} SUCCS {{258 0 0-1468 {}}} CYCLES {}}
set a(0-1463) {NAME red:slc(red#5.sg1)#11 TYPE READSLICE PAR 0-487 XREFS 2522 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.663475775} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1465 {}}} CYCLES {}}
set a(0-1464) {NAME FRAME:slc(acc.imod)#5 TYPE READSLICE PAR 0-487 XREFS 2523 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.663475775} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1465 {}}} CYCLES {}}
set a(0-1465) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#20 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-487 XREFS 2524 LOC {1 0.8205269 1 0.899141925 1 0.899141925 1 0.93075276125 2 0.69508661125} PREDS {{258 0 0-1463 {}} {259 0 0-1464 {}}} SUCCS {{258 0 0-1467 {}}} CYCLES {}}
set a(0-1466) {NAME FRAME:slc(acc.imod)#6 TYPE READSLICE PAR 0-487 XREFS 2525 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6950866499999999} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1467 {}}} CYCLES {}}
set a(0-1467) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#22 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-487 XREFS 2526 LOC {1 0.852137775 1 0.9307527999999999 1 0.9307527999999999 1 0.9613806850894752 2 0.7257145350894751} PREDS {{258 0 0-1465 {}} {259 0 0-1466 {}}} SUCCS {{259 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,3,1,7) AREA_SCORE 6.00 QUANTITY 3 NAME FRAME:acc#24 TYPE ACCU DELAY {0.62 ns} LIBRARY_DELAY {0.62 ns} PAR 0-487 XREFS 2527 LOC {1 0.8827657 1 0.9613807249999999 1 0.9613807249999999 1 0.9999999505936804 2 0.7643338005936804} PREDS {{258 0 0-1462 {}} {259 0 0-1467 {}}} SUCCS {{258 0 0-1490 {}}} CYCLES {}}
set a(0-1469) {NAME red:slc(red#5.sg1)#12 TYPE READSLICE PAR 0-487 XREFS 2528 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.73686835} PREDS {{258 0 0-786 {}}} SUCCS {{258 0 0-1489 {}}} CYCLES {}}
set a(0-1470) {NAME FRAME:slc(acc.imod)#4 TYPE READSLICE PAR 0-487 XREFS 2529 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.613611075} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1471 {}}} CYCLES {}}
set a(0-1471) {NAME FRAME:conc#5 TYPE CONCATENATE PAR 0-487 XREFS 2530 LOC {1 0.8205269 1 0.876742725 1 0.876742725 2 0.613611075} PREDS {{259 0 0-1470 {}}} SUCCS {{258 0 0-1480 {}}} CYCLES {}}
set a(0-1472) {NAME FRAME:slc(acc.imod)#2 TYPE READSLICE PAR 0-487 XREFS 2531 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1473 {}}} CYCLES {}}
set a(0-1473) {NAME FRAME:not#6 TYPE NOT PAR 0-487 XREFS 2532 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1472 {}}} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1474) {NAME FRAME:slc(acc.imod)#3 TYPE READSLICE PAR 0-487 XREFS 2533 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1475 {}}} CYCLES {}}
set a(0-1475) {NAME FRAME:not#7 TYPE NOT PAR 0-487 XREFS 2534 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1474 {}}} SUCCS {{259 0 0-1476 {}}} CYCLES {}}
set a(0-1476) {NAME FRAME:conc#4 TYPE CONCATENATE PAR 0-487 XREFS 2535 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1473 {}} {259 0 0-1475 {}}} SUCCS {{258 0 0-1479 {}}} CYCLES {}}
set a(0-1477) {NAME FRAME:slc(acc.imod) TYPE READSLICE PAR 0-487 XREFS 2536 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1478 {}}} CYCLES {}}
set a(0-1478) {NAME FRAME:not#5 TYPE NOT PAR 0-487 XREFS 2537 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1477 {}}} SUCCS {{259 0 0-1479 {}}} CYCLES {}}
set a(0-1479) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#26 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-487 XREFS 2538 LOC {1 0.8205269 1 0.822999425 1 0.822999425 1 0.8767426648622738 2 0.6136110148622738} PREDS {{258 0 0-1476 {}} {259 0 0-1478 {}}} SUCCS {{259 0 0-1480 {}}} CYCLES {}}
set a(0-1480) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc#27 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2539 LOC {1 0.8742702 1 0.876742725 1 0.876742725 1 0.9251873094969361 2 0.662055659496936} PREDS {{258 0 0-1471 {}} {259 0 0-1479 {}}} SUCCS {{258 0 0-1483 {}}} CYCLES {}}
set a(0-1481) {NAME FRAME:slc(acc.imod)#1 TYPE READSLICE PAR 0-487 XREFS 2540 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6620557} PREDS {{258 0 0-1397 {}}} SUCCS {{259 0 0-1482 {}}} CYCLES {}}
set a(0-1482) {NAME FRAME:conc#48 TYPE CONCATENATE PAR 0-487 XREFS 2541 LOC {1 0.8205269 1 0.92518735 1 0.92518735 2 0.6620557} PREDS {{259 0 0-1481 {}}} SUCCS {{259 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2542 LOC {1 0.9227148249999999 1 0.92518735 1 0.92518735 1 0.9785441984103024 2 0.7154125484103024} PREDS {{258 0 0-1480 {}} {259 0 0-1482 {}}} SUCCS {{259 0 0-1484 {}}} CYCLES {}}
set a(0-1484) {NAME FRAME:slc#5 TYPE READSLICE PAR 0-487 XREFS 2543 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1483 {}}} SUCCS {{259 0 0-1485 {}}} CYCLES {}}
set a(0-1485) {NAME FRAME:not#8 TYPE NOT PAR 0-487 XREFS 2544 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1484 {}}} SUCCS {{259 0 0-1486 {}}} CYCLES {}}
set a(0-1486) {NAME FRAME:xor TYPE XOR PAR 0-487 XREFS 2545 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1485 {}}} SUCCS {{258 0 0-1488 {}}} CYCLES {}}
set a(0-1487) {NAME red:slc(red#5.sg1)#10 TYPE READSLICE PAR 0-487 XREFS 2546 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7154126} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1488 {}}} CYCLES {}}
set a(0-1488) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#21 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-487 XREFS 2547 LOC {1 0.976071725 1 0.97854425 1 0.97854425 1 0.99999996125 2 0.73686831125} PREDS {{258 0 0-1486 {}} {259 0 0-1487 {}}} SUCCS {{259 0 0-1489 {}}} CYCLES {}}
set a(0-1489) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#23 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-487 XREFS 2548 LOC {2 0.0 2 0.73686835 2 0.73686835 2 0.7643338020241717 2 0.7643338020241717} PREDS {{258 0 0-1469 {}} {259 0 0-1488 {}}} SUCCS {{259 0 0-1490 {}}} CYCLES {}}
set a(0-1490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,5,1,7) AREA_SCORE 8.00 QUANTITY 3 NAME FRAME:acc#25 TYPE ACCU DELAY {1.10 ns} LIBRARY_DELAY {1.10 ns} PAR 0-487 XREFS 2549 LOC {2 0.0274655 2 0.76433385 2 0.76433385 2 0.832789379726428 2 0.832789379726428} PREDS {{258 0 0-1468 {}} {259 0 0-1489 {}}} SUCCS {{258 0 0-1493 {}}} CYCLES {}}
set a(0-1491) {NAME red:slc(red#5.sg1)#13 TYPE READSLICE PAR 0-487 XREFS 2550 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.659812875} PREDS {{258 0 0-786 {}}} SUCCS {{259 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 3 NAME FRAME:mul TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-487 XREFS 2551 LOC {1 0.6552133499999999 1 0.82702345 1 0.82702345 1 0.9999999578423628 2 0.8327893828423628} PREDS {{259 0 0-1491 {}}} SUCCS {{259 0 0-1493 {}}} CYCLES {}}
set a(0-1493) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,7,1,10) AREA_SCORE 11.00 QUANTITY 3 NAME FRAME:acc#2 TYPE ACCU DELAY {1.31 ns} LIBRARY_DELAY {1.31 ns} PAR 0-487 XREFS 2552 LOC {2 0.095921075 2 0.832789425 2 0.832789425 2 0.9144740224762746 2 0.9144740224762746} PREDS {{258 0 0-1490 {}} {259 0 0-1492 {}}} SUCCS {{259 0 0-1494 {}}} CYCLES {}}
set a(0-1494) {NAME FRAME:if:not TYPE NOT PAR 0-487 XREFS 2553 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.914474075} PREDS {{259 0 0-1493 {}}} SUCCS {{259 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {NAME FRAME:conc#21 TYPE CONCATENATE PAR 0-487 XREFS 2554 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.914474075} PREDS {{259 0 0-1494 {}}} SUCCS {{259 0 0-1496 {}}} CYCLES {}}
set a(0-1496) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME FRAME:acc#5 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2555 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.9999999563734283 2 0.9999999563734283} PREDS {{259 0 0-1495 {}}} SUCCS {{259 0 0-1497 {}}} CYCLES {}}
set a(0-1497) {NAME FRAME:slc#1 TYPE READSLICE PAR 0-487 XREFS 2556 LOC {2 0.26313165 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-1496 {}}} SUCCS {{259 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {NAME FRAME:exs TYPE SIGNEXTEND PAR 0-487 XREFS 2557 LOC {2 0.26313165 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-1497 {}}} SUCCS {{258 0 0-1572 {}}} CYCLES {}}
set a(0-1499) {NAME green:slc(green#2.sg1)#14 TYPE READSLICE PAR 0-487 XREFS 2558 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.8112404999999999} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1501 {}}} CYCLES {}}
set a(0-1500) {NAME green:slc(green#2.sg1) TYPE READSLICE PAR 0-487 XREFS 2559 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.8112404999999999} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1501 {}}} CYCLES {}}
set a(0-1501) {NAME FRAME:conc#13 TYPE CONCATENATE PAR 0-487 XREFS 2560 LOC {1 0.6552133499999999 1 0.9613807249999999 1 0.9613807249999999 2 0.8112404999999999} PREDS {{258 0 0-1499 {}} {259 0 0-1500 {}}} SUCCS {{258 0 0-1507 {}}} CYCLES {}}
set a(0-1502) {NAME green:slc(green#2.sg1)#11 TYPE READSLICE PAR 0-487 XREFS 2561 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7490017} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1504 {}}} CYCLES {}}
set a(0-1503) {NAME FRAME:slc(acc.imod#2)#5 TYPE READSLICE PAR 0-487 XREFS 2562 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.7490017} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#28 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-487 XREFS 2563 LOC {1 0.8205269 1 0.899141925 1 0.899141925 1 0.93075276125 2 0.78061253625} PREDS {{258 0 0-1502 {}} {259 0 0-1503 {}}} SUCCS {{258 0 0-1506 {}}} CYCLES {}}
set a(0-1505) {NAME FRAME:slc(acc.imod#2)#6 TYPE READSLICE PAR 0-487 XREFS 2564 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.7806125749999999} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#30 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-487 XREFS 2565 LOC {1 0.852137775 1 0.9307527999999999 1 0.9307527999999999 1 0.9613806850894752 2 0.8112404600894751} PREDS {{258 0 0-1504 {}} {259 0 0-1505 {}}} SUCCS {{259 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,3,1,7) AREA_SCORE 6.00 QUANTITY 3 NAME FRAME:acc#32 TYPE ACCU DELAY {0.62 ns} LIBRARY_DELAY {0.62 ns} PAR 0-487 XREFS 2566 LOC {1 0.8827657 1 0.9613807249999999 1 0.9613807249999999 1 0.9999999505936804 2 0.8498597255936804} PREDS {{258 0 0-1501 {}} {259 0 0-1506 {}}} SUCCS {{258 0 0-1529 {}}} CYCLES {}}
set a(0-1508) {NAME green:slc(green#2.sg1)#12 TYPE READSLICE PAR 0-487 XREFS 2567 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.822394275} PREDS {{258 0 0-1076 {}}} SUCCS {{258 0 0-1528 {}}} CYCLES {}}
set a(0-1509) {NAME FRAME:slc(acc.imod#2)#4 TYPE READSLICE PAR 0-487 XREFS 2568 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.699137} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1510 {}}} CYCLES {}}
set a(0-1510) {NAME FRAME:conc#12 TYPE CONCATENATE PAR 0-487 XREFS 2569 LOC {1 0.8205269 1 0.876742725 1 0.876742725 2 0.699137} PREDS {{259 0 0-1509 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1511) {NAME FRAME:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-487 XREFS 2570 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {NAME FRAME:not#14 TYPE NOT PAR 0-487 XREFS 2571 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{259 0 0-1511 {}}} SUCCS {{258 0 0-1515 {}}} CYCLES {}}
set a(0-1513) {NAME FRAME:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-487 XREFS 2572 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {NAME FRAME:not#15 TYPE NOT PAR 0-487 XREFS 2573 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{259 0 0-1513 {}}} SUCCS {{259 0 0-1515 {}}} CYCLES {}}
set a(0-1515) {NAME FRAME:conc#11 TYPE CONCATENATE PAR 0-487 XREFS 2574 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{258 0 0-1512 {}} {259 0 0-1514 {}}} SUCCS {{258 0 0-1518 {}}} CYCLES {}}
set a(0-1516) {NAME FRAME:slc(acc.imod#2) TYPE READSLICE PAR 0-487 XREFS 2575 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {NAME FRAME:not#13 TYPE NOT PAR 0-487 XREFS 2576 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6453937} PREDS {{259 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#34 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-487 XREFS 2577 LOC {1 0.8205269 1 0.822999425 1 0.822999425 1 0.8767426648622738 2 0.6991369398622738} PREDS {{258 0 0-1515 {}} {259 0 0-1517 {}}} SUCCS {{259 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc#35 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2578 LOC {1 0.8742702 1 0.876742725 1 0.876742725 1 0.9251873094969361 2 0.747581584496936} PREDS {{258 0 0-1510 {}} {259 0 0-1518 {}}} SUCCS {{258 0 0-1522 {}}} CYCLES {}}
set a(0-1520) {NAME FRAME:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-487 XREFS 2579 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.7475816249999999} PREDS {{258 0 0-1428 {}}} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {NAME FRAME:conc#49 TYPE CONCATENATE PAR 0-487 XREFS 2580 LOC {1 0.8205269 1 0.92518735 1 0.92518735 2 0.7475816249999999} PREDS {{259 0 0-1520 {}}} SUCCS {{259 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2581 LOC {1 0.9227148249999999 1 0.92518735 1 0.92518735 1 0.9785441984103024 2 0.8009384734103023} PREDS {{258 0 0-1519 {}} {259 0 0-1521 {}}} SUCCS {{259 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {NAME FRAME:slc#6 TYPE READSLICE PAR 0-487 XREFS 2582 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.800938525} PREDS {{259 0 0-1522 {}}} SUCCS {{259 0 0-1524 {}}} CYCLES {}}
set a(0-1524) {NAME FRAME:not#16 TYPE NOT PAR 0-487 XREFS 2583 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.800938525} PREDS {{259 0 0-1523 {}}} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME FRAME:xor#1 TYPE XOR PAR 0-487 XREFS 2584 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.800938525} PREDS {{259 0 0-1524 {}}} SUCCS {{258 0 0-1527 {}}} CYCLES {}}
set a(0-1526) {NAME green:slc(green#2.sg1)#10 TYPE READSLICE PAR 0-487 XREFS 2585 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.800938525} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1527 {}}} CYCLES {}}
set a(0-1527) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#29 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-487 XREFS 2586 LOC {1 0.976071725 1 0.97854425 1 0.97854425 1 0.99999996125 2 0.82239423625} PREDS {{258 0 0-1525 {}} {259 0 0-1526 {}}} SUCCS {{259 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#31 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-487 XREFS 2587 LOC {2 0.0 2 0.822394275 2 0.822394275 2 0.8498597270241717 2 0.8498597270241717} PREDS {{258 0 0-1508 {}} {259 0 0-1527 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,5,1,7) AREA_SCORE 8.00 QUANTITY 3 NAME FRAME:acc#33 TYPE ACCU DELAY {1.10 ns} LIBRARY_DELAY {1.10 ns} PAR 0-487 XREFS 2588 LOC {2 0.0274655 2 0.849859775 2 0.849859775 2 0.918315304726428 2 0.918315304726428} PREDS {{258 0 0-1507 {}} {259 0 0-1528 {}}} SUCCS {{258 0 0-1532 {}}} CYCLES {}}
set a(0-1530) {NAME green:slc(green#2.sg1)#13 TYPE READSLICE PAR 0-487 XREFS 2589 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7453388} PREDS {{258 0 0-1076 {}}} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 3 NAME FRAME:mul#1 TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-487 XREFS 2590 LOC {1 0.6552133499999999 1 0.82702345 1 0.82702345 1 0.9999999578423628 2 0.9183153078423628} PREDS {{259 0 0-1530 {}}} SUCCS {{259 0 0-1532 {}}} CYCLES {}}
set a(0-1532) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,7,1,10) AREA_SCORE 11.00 QUANTITY 3 NAME FRAME:acc#3 TYPE ACCU DELAY {1.31 ns} LIBRARY_DELAY {1.31 ns} PAR 0-487 XREFS 2591 LOC {2 0.095921075 2 0.91831535 2 0.91831535 2 0.9999999474762746 2 0.9999999474762746} PREDS {{258 0 0-1529 {}} {259 0 0-1531 {}}} SUCCS {{258 0 0-1572 {}}} CYCLES {}}
set a(0-1533) {NAME blue:slc(blue#5.sg1)#14 TYPE READSLICE PAR 0-487 XREFS 2592 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7257145749999999} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1535 {}}} CYCLES {}}
set a(0-1534) {NAME blue:slc(blue#5.sg1) TYPE READSLICE PAR 0-487 XREFS 2593 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7257145749999999} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1535 {}}} CYCLES {}}
set a(0-1535) {NAME FRAME:conc#20 TYPE CONCATENATE PAR 0-487 XREFS 2594 LOC {1 0.6552133499999999 1 0.9613807249999999 1 0.9613807249999999 2 0.7257145749999999} PREDS {{258 0 0-1533 {}} {259 0 0-1534 {}}} SUCCS {{258 0 0-1541 {}}} CYCLES {}}
set a(0-1536) {NAME blue:slc(blue#5.sg1)#11 TYPE READSLICE PAR 0-487 XREFS 2595 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.663475775} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1538 {}}} CYCLES {}}
set a(0-1537) {NAME FRAME:slc(acc.imod#4)#5 TYPE READSLICE PAR 0-487 XREFS 2596 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.663475775} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#36 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-487 XREFS 2597 LOC {1 0.8205269 1 0.899141925 1 0.899141925 1 0.93075276125 2 0.69508661125} PREDS {{258 0 0-1536 {}} {259 0 0-1537 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1539) {NAME FRAME:slc(acc.imod#4)#6 TYPE READSLICE PAR 0-487 XREFS 2598 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6950866499999999} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1540 {}}} CYCLES {}}
set a(0-1540) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#38 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-487 XREFS 2599 LOC {1 0.852137775 1 0.9307527999999999 1 0.9307527999999999 1 0.9613806850894752 2 0.7257145350894751} PREDS {{258 0 0-1538 {}} {259 0 0-1539 {}}} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,3,1,7) AREA_SCORE 6.00 QUANTITY 3 NAME FRAME:acc#40 TYPE ACCU DELAY {0.62 ns} LIBRARY_DELAY {0.62 ns} PAR 0-487 XREFS 2600 LOC {1 0.8827657 1 0.9613807249999999 1 0.9613807249999999 1 0.9999999505936804 2 0.7643338005936804} PREDS {{258 0 0-1535 {}} {259 0 0-1540 {}}} SUCCS {{258 0 0-1563 {}}} CYCLES {}}
set a(0-1542) {NAME blue:slc(blue#5.sg1)#12 TYPE READSLICE PAR 0-487 XREFS 2601 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.73686835} PREDS {{258 0 0-1366 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1543) {NAME FRAME:slc(acc.imod#4)#4 TYPE READSLICE PAR 0-487 XREFS 2602 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.613611075} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {NAME FRAME:conc#19 TYPE CONCATENATE PAR 0-487 XREFS 2603 LOC {1 0.8205269 1 0.876742725 1 0.876742725 2 0.613611075} PREDS {{259 0 0-1543 {}}} SUCCS {{258 0 0-1553 {}}} CYCLES {}}
set a(0-1545) {NAME FRAME:slc(acc.imod#4)#2 TYPE READSLICE PAR 0-487 XREFS 2604 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1546 {}}} CYCLES {}}
set a(0-1546) {NAME FRAME:not#22 TYPE NOT PAR 0-487 XREFS 2605 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1545 {}}} SUCCS {{258 0 0-1549 {}}} CYCLES {}}
set a(0-1547) {NAME FRAME:slc(acc.imod#4)#3 TYPE READSLICE PAR 0-487 XREFS 2606 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1548 {}}} CYCLES {}}
set a(0-1548) {NAME FRAME:not#23 TYPE NOT PAR 0-487 XREFS 2607 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1547 {}}} SUCCS {{259 0 0-1549 {}}} CYCLES {}}
set a(0-1549) {NAME FRAME:conc#18 TYPE CONCATENATE PAR 0-487 XREFS 2608 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1546 {}} {259 0 0-1548 {}}} SUCCS {{258 0 0-1552 {}}} CYCLES {}}
set a(0-1550) {NAME FRAME:slc(acc.imod#4) TYPE READSLICE PAR 0-487 XREFS 2609 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1551 {}}} CYCLES {}}
set a(0-1551) {NAME FRAME:not#21 TYPE NOT PAR 0-487 XREFS 2610 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.559867775} PREDS {{259 0 0-1550 {}}} SUCCS {{259 0 0-1552 {}}} CYCLES {}}
set a(0-1552) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#42 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-487 XREFS 2611 LOC {1 0.8205269 1 0.822999425 1 0.822999425 1 0.8767426648622738 2 0.6136110148622738} PREDS {{258 0 0-1549 {}} {259 0 0-1551 {}}} SUCCS {{259 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME FRAME:acc#43 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-487 XREFS 2612 LOC {1 0.8742702 1 0.876742725 1 0.876742725 1 0.9251873094969361 2 0.662055659496936} PREDS {{258 0 0-1544 {}} {259 0 0-1552 {}}} SUCCS {{258 0 0-1556 {}}} CYCLES {}}
set a(0-1554) {NAME FRAME:slc(acc.imod#4)#1 TYPE READSLICE PAR 0-487 XREFS 2613 LOC {1 0.8205269 1 0.822999425 1 0.822999425 2 0.6620557} PREDS {{258 0 0-1459 {}}} SUCCS {{259 0 0-1555 {}}} CYCLES {}}
set a(0-1555) {NAME FRAME:conc#50 TYPE CONCATENATE PAR 0-487 XREFS 2614 LOC {1 0.8205269 1 0.92518735 1 0.92518735 2 0.6620557} PREDS {{259 0 0-1554 {}}} SUCCS {{259 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 9 NAME acc#5 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-487 XREFS 2615 LOC {1 0.9227148249999999 1 0.92518735 1 0.92518735 1 0.9785441984103024 2 0.7154125484103024} PREDS {{258 0 0-1553 {}} {259 0 0-1555 {}}} SUCCS {{259 0 0-1557 {}}} CYCLES {}}
set a(0-1557) {NAME FRAME:slc#7 TYPE READSLICE PAR 0-487 XREFS 2616 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1556 {}}} SUCCS {{259 0 0-1558 {}}} CYCLES {}}
set a(0-1558) {NAME FRAME:not#24 TYPE NOT PAR 0-487 XREFS 2617 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1557 {}}} SUCCS {{259 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {NAME FRAME:xor#2 TYPE XOR PAR 0-487 XREFS 2618 LOC {1 0.976071725 1 0.97854425 1 0.97854425 2 0.7154126} PREDS {{259 0 0-1558 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1560) {NAME blue:slc(blue#5.sg1)#10 TYPE READSLICE PAR 0-487 XREFS 2619 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.7154126} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#37 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-487 XREFS 2620 LOC {1 0.976071725 1 0.97854425 1 0.97854425 1 0.99999996125 2 0.73686831125} PREDS {{258 0 0-1559 {}} {259 0 0-1560 {}}} SUCCS {{259 0 0-1562 {}}} CYCLES {}}
set a(0-1562) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#39 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-487 XREFS 2621 LOC {2 0.0 2 0.73686835 2 0.73686835 2 0.7643338020241717 2 0.7643338020241717} PREDS {{258 0 0-1542 {}} {259 0 0-1561 {}}} SUCCS {{259 0 0-1563 {}}} CYCLES {}}
set a(0-1563) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,5,1,7) AREA_SCORE 8.00 QUANTITY 3 NAME FRAME:acc#41 TYPE ACCU DELAY {1.10 ns} LIBRARY_DELAY {1.10 ns} PAR 0-487 XREFS 2622 LOC {2 0.0274655 2 0.76433385 2 0.76433385 2 0.832789379726428 2 0.832789379726428} PREDS {{258 0 0-1541 {}} {259 0 0-1562 {}}} SUCCS {{258 0 0-1566 {}}} CYCLES {}}
set a(0-1564) {NAME blue:slc(blue#5.sg1)#13 TYPE READSLICE PAR 0-487 XREFS 2623 LOC {1 0.6552133499999999 1 0.657685875 1 0.657685875 2 0.659812875} PREDS {{258 0 0-1366 {}}} SUCCS {{259 0 0-1565 {}}} CYCLES {}}
set a(0-1565) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 3 NAME FRAME:mul#2 TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-487 XREFS 2624 LOC {1 0.6552133499999999 1 0.82702345 1 0.82702345 1 0.9999999578423628 2 0.8327893828423628} PREDS {{259 0 0-1564 {}}} SUCCS {{259 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,7,1,10) AREA_SCORE 11.00 QUANTITY 3 NAME FRAME:acc#4 TYPE ACCU DELAY {1.31 ns} LIBRARY_DELAY {1.31 ns} PAR 0-487 XREFS 2625 LOC {2 0.095921075 2 0.832789425 2 0.832789425 2 0.9144740224762746 2 0.9144740224762746} PREDS {{258 0 0-1563 {}} {259 0 0-1565 {}}} SUCCS {{259 0 0-1567 {}}} CYCLES {}}
set a(0-1567) {NAME FRAME:if#1:not TYPE NOT PAR 0-487 XREFS 2626 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.914474075} PREDS {{259 0 0-1566 {}}} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {NAME FRAME:conc#22 TYPE CONCATENATE PAR 0-487 XREFS 2627 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.914474075} PREDS {{259 0 0-1567 {}}} SUCCS {{259 0 0-1569 {}}} CYCLES {}}
set a(0-1569) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 77 NAME FRAME:acc#6 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-487 XREFS 2628 LOC {2 0.177605725 2 0.914474075 2 0.914474075 2 0.9999999563734283 2 0.9999999563734283} PREDS {{259 0 0-1568 {}}} SUCCS {{259 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {NAME FRAME:slc#2 TYPE READSLICE PAR 0-487 XREFS 2629 LOC {2 0.26313165 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-1569 {}}} SUCCS {{259 0 0-1571 {}}} CYCLES {}}
set a(0-1571) {NAME FRAME:exs#1 TYPE SIGNEXTEND PAR 0-487 XREFS 2630 LOC {2 0.26313165 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-1570 {}}} SUCCS {{259 0 0-1572 {}}} CYCLES {}}
set a(0-1572) {NAME FRAME:conc#29 TYPE CONCATENATE PAR 0-487 XREFS 2631 LOC {2 0.26313165 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-1532 {}} {258 0 0-1498 {}} {259 0 0-1571 {}}} SUCCS {{259 0 0-1573 {}}} CYCLES {}}
set a(0-1573) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME FRAME:io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-487 XREFS 2632 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1573 {}} {259 0 0-1572 {}}} SUCCS {{260 0 0-1573 {}}} CYCLES {}}
set a(0-1574) {NAME vin:asn(regs.regs(0).sva) TYPE ASSIGN PAR 0-487 XREFS 2633 LOC {1 0.0 1 0.0024725249999999997 1 0.0024725249999999997 2 0.7394320999999999} PREDS {{260 0 0-1574 {}} {256 0 0-495 {}} {256 0 0-703 {}} {256 0 0-706 {}} {256 0 0-708 {}} {256 0 0-713 {}} {256 0 0-715 {}} {256 0 0-718 {}} {256 0 0-720 {}} {256 0 0-724 {}} {256 0 0-726 {}} {256 0 0-729 {}} {256 0 0-993 {}} {256 0 0-996 {}} {256 0 0-998 {}} {256 0 0-1003 {}} {256 0 0-1005 {}} {256 0 0-1008 {}} {256 0 0-1010 {}} {256 0 0-1014 {}} {256 0 0-1016 {}} {256 0 0-1019 {}} {256 0 0-1283 {}} {256 0 0-1286 {}} {256 0 0-1288 {}} {256 0 0-1293 {}} {256 0 0-1295 {}} {256 0 0-1298 {}} {256 0 0-1300 {}} {256 0 0-1304 {}} {256 0 0-1306 {}} {256 0 0-1309 {}} {258 0 0-496 {}}} SUCCS {{262 0 0-495 {}} {262 0 0-703 {}} {262 0 0-706 {}} {262 0 0-708 {}} {262 0 0-713 {}} {262 0 0-715 {}} {262 0 0-718 {}} {262 0 0-720 {}} {262 0 0-724 {}} {262 0 0-726 {}} {262 0 0-729 {}} {262 0 0-993 {}} {262 0 0-996 {}} {262 0 0-998 {}} {262 0 0-1003 {}} {262 0 0-1005 {}} {262 0 0-1008 {}} {262 0 0-1010 {}} {262 0 0-1014 {}} {262 0 0-1016 {}} {262 0 0-1019 {}} {262 0 0-1283 {}} {262 0 0-1286 {}} {262 0 0-1288 {}} {262 0 0-1293 {}} {262 0 0-1295 {}} {262 0 0-1298 {}} {262 0 0-1300 {}} {262 0 0-1304 {}} {262 0 0-1306 {}} {262 0 0-1309 {}} {260 0 0-1574 {}}} CYCLES {}}
set a(0-1575) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-487 XREFS 2634 LOC {0 1.0 0 1.0 0 1.0 2 0.743491425} PREDS {{260 0 0-1575 {}} {256 0 0-494 {}} {256 0 0-731 {}} {256 0 0-737 {}} {256 0 0-739 {}} {256 0 0-742 {}} {256 0 0-744 {}} {256 0 0-748 {}} {256 0 0-750 {}} {256 0 0-753 {}} {256 0 0-755 {}} {256 0 0-760 {}} {256 0 0-1021 {}} {256 0 0-1027 {}} {256 0 0-1029 {}} {256 0 0-1032 {}} {256 0 0-1034 {}} {256 0 0-1038 {}} {256 0 0-1040 {}} {256 0 0-1043 {}} {256 0 0-1045 {}} {256 0 0-1050 {}} {256 0 0-1311 {}} {256 0 0-1317 {}} {256 0 0-1319 {}} {256 0 0-1322 {}} {256 0 0-1324 {}} {256 0 0-1328 {}} {256 0 0-1330 {}} {256 0 0-1333 {}} {256 0 0-1335 {}} {256 0 0-1340 {}} {258 0 0-495 {}}} SUCCS {{262 0 0-494 {}} {262 0 0-731 {}} {262 0 0-737 {}} {262 0 0-739 {}} {262 0 0-742 {}} {262 0 0-744 {}} {262 0 0-748 {}} {262 0 0-750 {}} {262 0 0-753 {}} {262 0 0-755 {}} {262 0 0-760 {}} {262 0 0-1021 {}} {262 0 0-1027 {}} {262 0 0-1029 {}} {262 0 0-1032 {}} {262 0 0-1034 {}} {262 0 0-1038 {}} {262 0 0-1040 {}} {262 0 0-1043 {}} {262 0 0-1045 {}} {262 0 0-1050 {}} {262 0 0-1311 {}} {262 0 0-1317 {}} {262 0 0-1319 {}} {262 0 0-1322 {}} {262 0 0-1324 {}} {262 0 0-1328 {}} {262 0 0-1330 {}} {262 0 0-1333 {}} {262 0 0-1335 {}} {262 0 0-1340 {}} {260 0 0-1575 {}}} CYCLES {}}
set a(0-1576) {NAME vin:asn(regs.regs(2).sva) TYPE ASSIGN PAR 0-487 XREFS 2635 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1576 {}} {256 0 0-493 {}} {256 0 0-497 {}} {256 0 0-499 {}} {256 0 0-502 {}} {256 0 0-762 {}} {256 0 0-765 {}} {256 0 0-767 {}} {256 0 0-771 {}} {256 0 0-773 {}} {256 0 0-776 {}} {256 0 0-778 {}} {256 0 0-787 {}} {256 0 0-789 {}} {256 0 0-792 {}} {256 0 0-1052 {}} {256 0 0-1055 {}} {256 0 0-1057 {}} {256 0 0-1061 {}} {256 0 0-1063 {}} {256 0 0-1066 {}} {256 0 0-1068 {}} {256 0 0-1077 {}} {256 0 0-1079 {}} {256 0 0-1082 {}} {256 0 0-1342 {}} {256 0 0-1345 {}} {256 0 0-1347 {}} {256 0 0-1351 {}} {256 0 0-1353 {}} {256 0 0-1356 {}} {256 0 0-1358 {}} {258 0 0-494 {}}} SUCCS {{262 0 0-493 {}} {262 0 0-497 {}} {262 0 0-499 {}} {262 0 0-502 {}} {262 0 0-762 {}} {262 0 0-765 {}} {262 0 0-767 {}} {262 0 0-771 {}} {262 0 0-773 {}} {262 0 0-776 {}} {262 0 0-778 {}} {262 0 0-787 {}} {262 0 0-789 {}} {262 0 0-792 {}} {262 0 0-1052 {}} {262 0 0-1055 {}} {262 0 0-1057 {}} {262 0 0-1061 {}} {262 0 0-1063 {}} {262 0 0-1066 {}} {262 0 0-1068 {}} {262 0 0-1077 {}} {262 0 0-1079 {}} {262 0 0-1082 {}} {262 0 0-1342 {}} {262 0 0-1345 {}} {262 0 0-1347 {}} {262 0 0-1351 {}} {262 0 0-1353 {}} {262 0 0-1356 {}} {262 0 0-1358 {}} {260 0 0-1576 {}}} CYCLES {}}
set a(0-1577) {NAME vin:asn(regs.regs(3).sva) TYPE ASSIGN PAR 0-487 XREFS 2636 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1577 {}} {256 0 0-492 {}} {256 0 0-504 {}} {256 0 0-508 {}} {256 0 0-510 {}} {256 0 0-513 {}} {256 0 0-515 {}} {256 0 0-520 {}} {256 0 0-522 {}} {256 0 0-525 {}} {256 0 0-527 {}} {256 0 0-531 {}} {256 0 0-794 {}} {256 0 0-798 {}} {256 0 0-800 {}} {256 0 0-803 {}} {256 0 0-805 {}} {256 0 0-810 {}} {256 0 0-812 {}} {256 0 0-815 {}} {256 0 0-817 {}} {256 0 0-821 {}} {256 0 0-1084 {}} {256 0 0-1088 {}} {256 0 0-1090 {}} {256 0 0-1093 {}} {256 0 0-1095 {}} {256 0 0-1100 {}} {256 0 0-1102 {}} {256 0 0-1105 {}} {256 0 0-1107 {}} {256 0 0-1111 {}} {258 0 0-493 {}}} SUCCS {{262 0 0-492 {}} {262 0 0-504 {}} {262 0 0-508 {}} {262 0 0-510 {}} {262 0 0-513 {}} {262 0 0-515 {}} {262 0 0-520 {}} {262 0 0-522 {}} {262 0 0-525 {}} {262 0 0-527 {}} {262 0 0-531 {}} {262 0 0-794 {}} {262 0 0-798 {}} {262 0 0-800 {}} {262 0 0-803 {}} {262 0 0-805 {}} {262 0 0-810 {}} {262 0 0-812 {}} {262 0 0-815 {}} {262 0 0-817 {}} {262 0 0-821 {}} {262 0 0-1084 {}} {262 0 0-1088 {}} {262 0 0-1090 {}} {262 0 0-1093 {}} {262 0 0-1095 {}} {262 0 0-1100 {}} {262 0 0-1102 {}} {262 0 0-1105 {}} {262 0 0-1107 {}} {262 0 0-1111 {}} {260 0 0-1577 {}}} CYCLES {}}
set a(0-1578) {NAME vin:asn(regs.regs(4).sva) TYPE ASSIGN PAR 0-487 XREFS 2637 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1578 {}} {256 0 0-491 {}} {256 0 0-533 {}} {256 0 0-536 {}} {256 0 0-538 {}} {256 0 0-544 {}} {256 0 0-546 {}} {256 0 0-549 {}} {256 0 0-551 {}} {256 0 0-555 {}} {256 0 0-557 {}} {256 0 0-560 {}} {256 0 0-823 {}} {256 0 0-826 {}} {256 0 0-828 {}} {256 0 0-834 {}} {256 0 0-836 {}} {256 0 0-839 {}} {256 0 0-841 {}} {256 0 0-845 {}} {256 0 0-847 {}} {256 0 0-850 {}} {256 0 0-1113 {}} {256 0 0-1116 {}} {256 0 0-1118 {}} {256 0 0-1124 {}} {256 0 0-1126 {}} {256 0 0-1129 {}} {256 0 0-1131 {}} {256 0 0-1135 {}} {256 0 0-1137 {}} {256 0 0-1140 {}} {258 0 0-492 {}}} SUCCS {{262 0 0-491 {}} {262 0 0-533 {}} {262 0 0-536 {}} {262 0 0-538 {}} {262 0 0-544 {}} {262 0 0-546 {}} {262 0 0-549 {}} {262 0 0-551 {}} {262 0 0-555 {}} {262 0 0-557 {}} {262 0 0-560 {}} {262 0 0-823 {}} {262 0 0-826 {}} {262 0 0-828 {}} {262 0 0-834 {}} {262 0 0-836 {}} {262 0 0-839 {}} {262 0 0-841 {}} {262 0 0-845 {}} {262 0 0-847 {}} {262 0 0-850 {}} {262 0 0-1113 {}} {262 0 0-1116 {}} {262 0 0-1118 {}} {262 0 0-1124 {}} {262 0 0-1126 {}} {262 0 0-1129 {}} {262 0 0-1131 {}} {262 0 0-1135 {}} {262 0 0-1137 {}} {262 0 0-1140 {}} {260 0 0-1578 {}}} CYCLES {}}
set a(0-1579) {NAME vin:asn(regs.regs(5).sva) TYPE ASSIGN PAR 0-487 XREFS 2638 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1579 {}} {256 0 0-490 {}} {256 0 0-562 {}} {256 0 0-567 {}} {256 0 0-569 {}} {256 0 0-572 {}} {256 0 0-574 {}} {256 0 0-578 {}} {256 0 0-580 {}} {256 0 0-583 {}} {256 0 0-585 {}} {256 0 0-592 {}} {256 0 0-852 {}} {256 0 0-857 {}} {256 0 0-859 {}} {256 0 0-862 {}} {256 0 0-864 {}} {256 0 0-868 {}} {256 0 0-870 {}} {256 0 0-873 {}} {256 0 0-875 {}} {256 0 0-882 {}} {256 0 0-1142 {}} {256 0 0-1147 {}} {256 0 0-1149 {}} {256 0 0-1152 {}} {256 0 0-1154 {}} {256 0 0-1158 {}} {256 0 0-1160 {}} {256 0 0-1163 {}} {256 0 0-1165 {}} {256 0 0-1172 {}} {258 0 0-491 {}}} SUCCS {{262 0 0-490 {}} {262 0 0-562 {}} {262 0 0-567 {}} {262 0 0-569 {}} {262 0 0-572 {}} {262 0 0-574 {}} {262 0 0-578 {}} {262 0 0-580 {}} {262 0 0-583 {}} {262 0 0-585 {}} {262 0 0-592 {}} {262 0 0-852 {}} {262 0 0-857 {}} {262 0 0-859 {}} {262 0 0-862 {}} {262 0 0-864 {}} {262 0 0-868 {}} {262 0 0-870 {}} {262 0 0-873 {}} {262 0 0-875 {}} {262 0 0-882 {}} {262 0 0-1142 {}} {262 0 0-1147 {}} {262 0 0-1149 {}} {262 0 0-1152 {}} {262 0 0-1154 {}} {262 0 0-1158 {}} {262 0 0-1160 {}} {262 0 0-1163 {}} {262 0 0-1165 {}} {262 0 0-1172 {}} {260 0 0-1579 {}}} CYCLES {}}
set a(0-1580) {NAME vin:asn(regs.regs(6).sva) TYPE ASSIGN PAR 0-487 XREFS 2639 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1580 {}} {256 0 0-489 {}} {256 0 0-594 {}} {256 0 0-597 {}} {256 0 0-599 {}} {256 0 0-603 {}} {256 0 0-605 {}} {256 0 0-608 {}} {256 0 0-610 {}} {256 0 0-615 {}} {256 0 0-617 {}} {256 0 0-620 {}} {256 0 0-884 {}} {256 0 0-887 {}} {256 0 0-889 {}} {256 0 0-893 {}} {256 0 0-895 {}} {256 0 0-898 {}} {256 0 0-900 {}} {256 0 0-905 {}} {256 0 0-907 {}} {256 0 0-910 {}} {256 0 0-1174 {}} {256 0 0-1177 {}} {256 0 0-1179 {}} {256 0 0-1183 {}} {256 0 0-1185 {}} {256 0 0-1188 {}} {256 0 0-1190 {}} {256 0 0-1195 {}} {256 0 0-1197 {}} {256 0 0-1200 {}} {258 0 0-490 {}}} SUCCS {{262 0 0-489 {}} {262 0 0-594 {}} {262 0 0-597 {}} {262 0 0-599 {}} {262 0 0-603 {}} {262 0 0-605 {}} {262 0 0-608 {}} {262 0 0-610 {}} {262 0 0-615 {}} {262 0 0-617 {}} {262 0 0-620 {}} {262 0 0-884 {}} {262 0 0-887 {}} {262 0 0-889 {}} {262 0 0-893 {}} {262 0 0-895 {}} {262 0 0-898 {}} {262 0 0-900 {}} {262 0 0-905 {}} {262 0 0-907 {}} {262 0 0-910 {}} {262 0 0-1174 {}} {262 0 0-1177 {}} {262 0 0-1179 {}} {262 0 0-1183 {}} {262 0 0-1185 {}} {262 0 0-1188 {}} {262 0 0-1190 {}} {262 0 0-1195 {}} {262 0 0-1197 {}} {262 0 0-1200 {}} {260 0 0-1580 {}}} CYCLES {}}
set a(0-1581) {NAME vin:asn(regs.regs(7).sva) TYPE ASSIGN PAR 0-487 XREFS 2640 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1581 {}} {256 0 0-488 {}} {256 0 0-622 {}} {256 0 0-626 {}} {256 0 0-628 {}} {256 0 0-631 {}} {256 0 0-633 {}} {256 0 0-639 {}} {256 0 0-641 {}} {256 0 0-644 {}} {256 0 0-646 {}} {256 0 0-650 {}} {256 0 0-912 {}} {256 0 0-916 {}} {256 0 0-918 {}} {256 0 0-921 {}} {256 0 0-923 {}} {256 0 0-929 {}} {256 0 0-931 {}} {256 0 0-934 {}} {256 0 0-936 {}} {256 0 0-940 {}} {256 0 0-1202 {}} {256 0 0-1206 {}} {256 0 0-1208 {}} {256 0 0-1211 {}} {256 0 0-1213 {}} {256 0 0-1219 {}} {256 0 0-1221 {}} {256 0 0-1224 {}} {256 0 0-1226 {}} {256 0 0-1230 {}} {258 0 0-489 {}}} SUCCS {{262 0 0-488 {}} {262 0 0-622 {}} {262 0 0-626 {}} {262 0 0-628 {}} {262 0 0-631 {}} {262 0 0-633 {}} {262 0 0-639 {}} {262 0 0-641 {}} {262 0 0-644 {}} {262 0 0-646 {}} {262 0 0-650 {}} {262 0 0-912 {}} {262 0 0-916 {}} {262 0 0-918 {}} {262 0 0-921 {}} {262 0 0-923 {}} {262 0 0-929 {}} {262 0 0-931 {}} {262 0 0-934 {}} {262 0 0-936 {}} {262 0 0-940 {}} {262 0 0-1202 {}} {262 0 0-1206 {}} {262 0 0-1208 {}} {262 0 0-1211 {}} {262 0 0-1213 {}} {262 0 0-1219 {}} {262 0 0-1221 {}} {262 0 0-1224 {}} {262 0 0-1226 {}} {262 0 0-1230 {}} {260 0 0-1581 {}}} CYCLES {}}
set a(0-1582) {NAME vin:asn(regs.regs(8).sva) TYPE ASSIGN PAR 0-487 XREFS 2641 LOC {0 1.0 0 1.0 0 1.0 2 0.649788725} PREDS {{260 0 0-1582 {}} {256 0 0-652 {}} {256 0 0-655 {}} {256 0 0-657 {}} {256 0 0-662 {}} {256 0 0-664 {}} {256 0 0-667 {}} {256 0 0-669 {}} {256 0 0-673 {}} {256 0 0-675 {}} {256 0 0-678 {}} {256 0 0-942 {}} {256 0 0-945 {}} {256 0 0-947 {}} {256 0 0-952 {}} {256 0 0-954 {}} {256 0 0-957 {}} {256 0 0-959 {}} {256 0 0-963 {}} {256 0 0-965 {}} {256 0 0-968 {}} {256 0 0-1232 {}} {256 0 0-1235 {}} {256 0 0-1237 {}} {256 0 0-1242 {}} {256 0 0-1244 {}} {256 0 0-1247 {}} {256 0 0-1249 {}} {256 0 0-1253 {}} {256 0 0-1255 {}} {256 0 0-1258 {}} {258 0 0-488 {}}} SUCCS {{262 0 0-652 {}} {262 0 0-655 {}} {262 0 0-657 {}} {262 0 0-662 {}} {262 0 0-664 {}} {262 0 0-667 {}} {262 0 0-669 {}} {262 0 0-673 {}} {262 0 0-675 {}} {262 0 0-678 {}} {262 0 0-942 {}} {262 0 0-945 {}} {262 0 0-947 {}} {262 0 0-952 {}} {262 0 0-954 {}} {262 0 0-957 {}} {262 0 0-959 {}} {262 0 0-963 {}} {262 0 0-965 {}} {262 0 0-968 {}} {262 0 0-1232 {}} {262 0 0-1235 {}} {262 0 0-1237 {}} {262 0 0-1242 {}} {262 0 0-1244 {}} {262 0 0-1247 {}} {262 0 0-1249 {}} {262 0 0-1253 {}} {262 0 0-1255 {}} {262 0 0-1258 {}} {260 0 0-1582 {}}} CYCLES {}}
set a(0-487) {CHI {0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305 0-1306 0-1307 0-1308 0-1309 0-1310 0-1311 0-1312 0-1313 0-1314 0-1315 0-1316 0-1317 0-1318 0-1319 0-1320 0-1321 0-1322 0-1323 0-1324 0-1325 0-1326 0-1327 0-1328 0-1329 0-1330 0-1331 0-1332 0-1333 0-1334 0-1335 0-1336 0-1337 0-1338 0-1339 0-1340 0-1341 0-1342 0-1343 0-1344 0-1345 0-1346 0-1347 0-1348 0-1349 0-1350 0-1351 0-1352 0-1353 0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1365 0-1366 0-1367 0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-477 XREFS 2642 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-485 {}} {258 0 0-484 {}} {258 0 0-482 {}} {258 0 0-480 {}} {258 0 0-478 {}} {258 0 0-479 {}} {258 0 0-481 {}} {258 0 0-483 {}} {259 0 0-486 {}}} SUCCS {{772 0 0-478 {}} {772 0 0-479 {}} {772 0 0-480 {}} {772 0 0-481 {}} {772 0 0-482 {}} {772 0 0-483 {}} {772 0 0-484 {}} {772 0 0-485 {}} {772 0 0-486 {}}} CYCLES {}}
set a(0-477) {CHI {0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 2643 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-477-TOTALCYCLES) {3}
set a(0-477-QMOD) {mgc_ioport.mgc_in_wire(1,300) 0-496 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-501 0-506 0-512 0-517 0-524 0-529 0-535 0-540 0-548 0-553 0-559 0-564 0-571 0-576 0-582 0-587 0-596 0-601 0-607 0-612 0-619 0-624 0-630 0-635 0-643 0-648 0-654 0-659 0-666 0-671 0-677 0-681 0-689 0-692 0-696 0-699 0-705 0-710 0-717 0-722 0-728 0-733 0-741 0-746 0-752 0-757 0-764 0-769 0-775 0-780 0-791 0-796 0-802 0-807 0-814 0-819 0-825 0-830 0-838 0-843 0-849 0-854 0-861 0-866 0-872 0-877 0-886 0-891 0-897 0-902 0-909 0-914 0-920 0-925 0-933 0-938 0-944 0-949 0-956 0-961 0-967 0-971 0-979 0-982 0-986 0-989 0-995 0-1000 0-1007 0-1012 0-1018 0-1023 0-1031 0-1036 0-1042 0-1047 0-1054 0-1059 0-1065 0-1070 0-1081 0-1086 0-1092 0-1097 0-1104 0-1109 0-1115 0-1120 0-1128 0-1133 0-1139 0-1144 0-1151 0-1156 0-1162 0-1167 0-1176 0-1181 0-1187 0-1192 0-1199 0-1204 0-1210 0-1215 0-1223 0-1228 0-1234 0-1239 0-1246 0-1251 0-1257 0-1261 0-1269 0-1272 0-1276 0-1279 0-1285 0-1290 0-1297 0-1302 0-1308 0-1313 0-1321 0-1326 0-1332 0-1337 0-1344 0-1349 0-1355 0-1360} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-507 0-518 0-530 0-541 0-554 0-565 0-577 0-588 0-602 0-613 0-625 0-636 0-649 0-660 0-672 0-682 0-693 0-700 0-711 0-723 0-734 0-747 0-758 0-770 0-781 0-797 0-808 0-820 0-831 0-844 0-855 0-867 0-878 0-892 0-903 0-915 0-926 0-939 0-950 0-962 0-972 0-983 0-990 0-1001 0-1013 0-1024 0-1037 0-1048 0-1060 0-1071 0-1087 0-1098 0-1110 0-1121 0-1134 0-1145 0-1157 0-1168 0-1182 0-1193 0-1205 0-1216 0-1229 0-1240 0-1252 0-1262 0-1273 0-1280 0-1291 0-1303 0-1314 0-1327 0-1338 0-1350 0-1361 0-1496 0-1569} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-519 0-542 0-566 0-589 0-614 0-637 0-661 0-683 0-701 0-735 0-759 0-782 0-809 0-832 0-856 0-879 0-904 0-927 0-951 0-973 0-991 0-1025 0-1049 0-1072 0-1099 0-1122 0-1146 0-1169 0-1194 0-1217 0-1241 0-1263 0-1281 0-1315 0-1339 0-1362} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-543 0-590 0-638 0-684 0-712 0-783 0-833 0-880 0-928 0-974 0-1002 0-1073 0-1123 0-1170 0-1218 0-1264 0-1292 0-1363} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,14,0,15) {0-591 0-685 0-736 0-881 0-975 0-1026 0-1171 0-1265 0-1316} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,15,0,16) {0-686 0-784 0-976 0-1074 0-1266 0-1364} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16) {0-785 0-1075 0-1365} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-1377 0-1390 0-1408 0-1421 0-1439 0-1452} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,6,1,7) {0-1379 0-1397 0-1410 0-1428 0-1441 0-1459 0-1483 0-1522 0-1556} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1396 0-1427 0-1458 0-1480 0-1519 0-1553} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) {0-1465 0-1504 0-1538} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3) {0-1467 0-1506 0-1540} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,3,1,7) {0-1468 0-1507 0-1541} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1479 0-1518 0-1552} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) {0-1488 0-1527 0-1561} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,5) {0-1489 0-1528 0-1562} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,5,1,7) {0-1490 0-1529 0-1563} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(4,0,6,0,10) {0-1492 0-1531 0-1565} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,7,1,10) {0-1493 0-1532 0-1566} mgc_ioport.mgc_out_stdreg(2,30) 0-1573}
set a(0-477-PROC_NAME) {core}
set a(0-477-HIER_NAME) {/mean_vga/core}
set a(TOP) {0-477}

