# Makefile
# See https://docs.cocotb.org/en/stable/quickstart.html for more info

# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog
SRC_DIR = $(PWD)/../src
PROJECT_SOURCES = ex.v project.v

# Silence missing-pin noise from std-cell/tap instantiations
ifneq ($(GATES),yes)

# RTL simulation:
SIM_BUILD				= sim_build/rtl
VERILOG_SOURCES += $(addprefix $(SRC_DIR)/,$(PROJECT_SOURCES))

else

# Gate level simulation:
SIM_BUILD				= sim_build/gl
COMPILE_ARGS += -g2012       # allow SystemVerilog
COMPILE_ARGS += -DTRACE_VCD  # tell tb.v to dump waves
COMPILE_ARGS    += -DGL_TEST
COMPILE_ARGS    += -DFUNCTIONAL
COMPILE_ARGS    += -DUSE_POWER_PINS
COMPILE_ARGS    += -DSIM
COMPILE_ARGS    += -DUNIT_DELAY=\#1
VERILOG_SOURCES += $(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v
VERILOG_SOURCES += $(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v

# this gets copied in by the GDS action workflow
VERILOG_SOURCES += $(PWD)/gate_level_netlist.v
WAVES ?= 1
WAVEFORM_FORMAT ?= fst  
FST ?= 1
endif

# Allow sharing configuration between design and testbench via `include`:
COMPILE_ARGS 		+= -I$(SRC_DIR)
# COMPILE_ARGS += --trace --trace-fst --trace-structs

# VERILATOR_COMPILE_ARGS += --trace-fst --timing
# Run side: actually enable tracing and set the output path explicitly
# VERILATOR_RUN_ARGS += +trace +dumpfile=$(SIM_BUILD)/waves.fst

# SIM_ARGS += +trace +dumpfile=$(SIM_BUILD)/waves.fst

# Verilator 5+: enable simple timing
# COMPILE_ARGS += --timing
# COMPILE_ARGS += -Wno-fatal

# Include the testbench sources:
VERILOG_SOURCES += $(PWD)/tb.v
TOPLEVEL = tb

# List test modules to run, separated by commas and without the .py suffix:
COCOTB_TEST_MODULES = test

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
