#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  3 12:52:56 2022
# Process ID: 11920
# Current directory: D:/Documents/xladis00/digital-eletronics-1/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11644 D:\Documents\xladis00\digital-eletronics-1\project\Project_DE1.xpr
# Log file: D:/Documents/xladis00/digital-eletronics-1/project/vivado.log
# Journal file: D:/Documents/xladis00/digital-eletronics-1/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/Project_DE1' since last save.
WARNING: [Project 1-312] File not found as 'D:/Documents/xladis00/digital-eletronics-1/project_1/project_1.srcs/sources_1/new/clock_enable.vhd'; using path 'D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Documents/xladis00/digital-eletronics-1/project_1/project_1.srcs/sources_1/new/clock_enable.vhd'; using path 'D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/xladis00/digital-eletronics-1/project_1/project_1.srcs/sources_1/new/clock_enable.vhd'; using path 'D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.066 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 12:58:23 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/synth_1/runme.log
[Tue May  3 12:58:23 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E1FA
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:01:41 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/synth_1/runme.log
[Tue May  3 13:01:41 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:13:58 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/synth_1/runme.log
[Tue May  3 13:13:58 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.078 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E1FA
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:16:57 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/synth_1/runme.log
[Tue May  3 13:16:57 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:21:41 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/synth_1/runme.log
[Tue May  3 13:21:41 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/project/Project_DE1.runs/impl_1/TOP.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 13:23:51 2022...
