
embedded-system-pipeline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800d380  0800d380  0000e380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d818  0800d818  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d818  0800d818  0000e818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d820  0800d820  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d820  0800d820  0000e820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d824  0800d824  0000e824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d828  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1d8  2**0
                  CONTENTS
 10 .bss          000068e8  200001d8  200001d8  0000f1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00012400  20006ac0  20006ac0  0000f1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019469  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004543  00000000  00000000  00028671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001430  00000000  00000000  0002cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f77  00000000  00000000  0002dfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a32  00000000  00000000  0002ef5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e610  00000000  00000000  00054991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1112  00000000  00000000  00072fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001440b3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064ec  00000000  00000000  001440f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0014a5e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d368 	.word	0x0800d368

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800d368 	.word	0x0800d368

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <ComTaskRx>:
};

/* ================= BSP UART TASK ================= */
uint16_t last_rx_pos = 0;
static void ComTaskRx(void *argument)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]

    for(;;)
     {
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f000 fa41 	bl	8001328 <SystemTaskNotify>
#endif
         if(osSemaphoreAcquire(uartRxSem, osWaitForever) == osOK)
 8000ea6:	4b35      	ldr	r3, [pc, #212]	@ (8000f7c <ComTaskRx+0xe4>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f04f 31ff 	mov.w	r1, #4294967295
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f005 fc48 	bl	8006744 <osSemaphoreAcquire>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1f2      	bne.n	8000ea0 <ComTaskRx+0x8>
         {
        	 if(timeoutEnable)
 8000eba:	4b31      	ldr	r3, [pc, #196]	@ (8000f80 <ComTaskRx+0xe8>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <ComTaskRx+0x36>
        	 {
        		 osTimerStart(uartTimer, 50);  // timeout 50ms
 8000ec2:	4b30      	ldr	r3, [pc, #192]	@ (8000f84 <ComTaskRx+0xec>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2132      	movs	r1, #50	@ 0x32
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f005 fa6b 	bl	80063a4 <osTimerStart>
        	 }
        	 if(timeoutEnable == false)
 8000ece:	4b2c      	ldr	r3, [pc, #176]	@ (8000f80 <ComTaskRx+0xe8>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	f083 0301 	eor.w	r3, r3, #1
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d0e1      	beq.n	8000ea0 <ComTaskRx+0x8>
        	 {
				 size_t currentRxPos = UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8000edc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <ComTaskRx+0xf0>)
 8000ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8000ee8:	60fb      	str	r3, [r7, #12]
				 if(currentRxPos != last_rx_pos)
 8000eea:	4b28      	ldr	r3, [pc, #160]	@ (8000f8c <ComTaskRx+0xf4>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d0d4      	beq.n	8000ea0 <ComTaskRx+0x8>
				 {
					 if(currentRxPos > last_rx_pos)
 8000ef6:	4b25      	ldr	r3, [pc, #148]	@ (8000f8c <ComTaskRx+0xf4>)
 8000ef8:	881b      	ldrh	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d916      	bls.n	8000f30 <ComTaskRx+0x98>
					 {
						 memcpy(uart_received_data,&uart_rx_dma_buf[last_rx_pos], currentRxPos - last_rx_pos);
 8000f02:	4b22      	ldr	r3, [pc, #136]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f04:	881b      	ldrh	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <ComTaskRx+0xf8>)
 8000f0a:	18d1      	adds	r1, r2, r3
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	1a9b      	subs	r3, r3, r2
 8000f16:	461a      	mov	r2, r3
 8000f18:	481e      	ldr	r0, [pc, #120]	@ (8000f94 <ComTaskRx+0xfc>)
 8000f1a:	f009 ffe4 	bl	800aee6 <memcpy>
						 uart_received_data_size = currentRxPos - last_rx_pos;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f98 <ComTaskRx+0x100>)
 8000f2c:	801a      	strh	r2, [r3, #0]
 8000f2e:	e01f      	b.n	8000f70 <ComTaskRx+0xd8>
					 }
					 else
					 {
						 // circular wrap-around
						 memcpy(uart_received_data,&uart_rx_dma_buf[last_rx_pos], UART_RX_DMA_BUF_SIZE - last_rx_pos);
 8000f30:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <ComTaskRx+0xf8>)
 8000f38:	4413      	add	r3, r2
 8000f3a:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f3c:	8812      	ldrh	r2, [r2, #0]
 8000f3e:	f5c2 6200 	rsb	r2, r2, #2048	@ 0x800
 8000f42:	4619      	mov	r1, r3
 8000f44:	4813      	ldr	r0, [pc, #76]	@ (8000f94 <ComTaskRx+0xfc>)
 8000f46:	f009 ffce 	bl	800aee6 <memcpy>
						 if(currentRxPos > 0)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d004      	beq.n	8000f5a <ComTaskRx+0xc2>
							 memcpy(uart_received_data,&uart_rx_dma_buf[0], currentRxPos);
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	490f      	ldr	r1, [pc, #60]	@ (8000f90 <ComTaskRx+0xf8>)
 8000f54:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <ComTaskRx+0xfc>)
 8000f56:	f009 ffc6 	bl	800aee6 <memcpy>
						 uart_received_data_size = UART_RX_DMA_BUF_SIZE - last_rx_pos + currentRxPos;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <ComTaskRx+0x100>)
 8000f6e:	801a      	strh	r2, [r3, #0]
					 }
					 last_rx_pos = currentRxPos;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <ComTaskRx+0xf4>)
 8000f76:	801a      	strh	r2, [r3, #0]
        SystemTaskNotify(TASK_COMM);
 8000f78:	e792      	b.n	8000ea0 <ComTaskRx+0x8>
 8000f7a:	bf00      	nop
 8000f7c:	200001fc 	.word	0x200001fc
 8000f80:	2000020c 	.word	0x2000020c
 8000f84:	20000208 	.word	0x20000208
 8000f88:	20001a2c 	.word	0x20001a2c
 8000f8c:	20001a18 	.word	0x20001a18
 8000f90:	20000210 	.word	0x20000210
 8000f94:	20000a10 	.word	0x20000a10
 8000f98:	20001210 	.word	0x20001210

08000f9c <ComTaskTx>:
         }
     }
}

static void ComTaskTx(void *argument)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

    for(;;)
     {
    	TickType_t lastWake = xTaskGetTickCount();
 8000fa4:	f007 fb58 	bl	8008658 <xTaskGetTickCount>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60fb      	str	r3, [r7, #12]
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000fac:	2001      	movs	r0, #1
 8000fae:	f000 f9bb 	bl	8001328 <SystemTaskNotify>
#endif
         if(osSemaphoreAcquire(uartTxSem, osWaitForever) == osOK)
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <ComTaskTx+0x80>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f005 fbc2 	bl	8006744 <osSemaphoreAcquire>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1ee      	bne.n	8000fa4 <ComTaskTx+0x8>
         {
        	 memset(uart_tx_dma_buf,0,sizeof(uart_tx_dma_buf));
 8000fc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4814      	ldr	r0, [pc, #80]	@ (8001020 <ComTaskTx+0x84>)
 8000fce:	f009 ff10 	bl	800adf2 <memset>
        	uart_tx_dma_buf_size = UART_Send_DMA_FromRingBuffer(uart_tx_dma_buf);
 8000fd2:	4813      	ldr	r0, [pc, #76]	@ (8001020 <ComTaskTx+0x84>)
 8000fd4:	f000 fd4c 	bl	8001a70 <UART_Send_DMA_FromRingBuffer>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	461a      	mov	r2, r3
 8000fdc:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <ComTaskTx+0x88>)
 8000fde:	801a      	strh	r2, [r3, #0]
        	if(uart_tx_dma_buf_size>0)
 8000fe0:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <ComTaskTx+0x88>)
 8000fe2:	881b      	ldrh	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d011      	beq.n	800100c <ComTaskTx+0x70>
        	{
        		char *ptr = (char*)uart_tx_dma_buf;
 8000fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8001020 <ComTaskTx+0x84>)
 8000fea:	60bb      	str	r3, [r7, #8]
        		uart_tx_dma_buf_size = Convert_Data_NMEA_Format(&ptr);
 8000fec:	f107 0308 	add.w	r3, r7, #8
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fc25 	bl	8001840 <Convert_Data_NMEA_Format>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <ComTaskTx+0x88>)
 8000ffc:	801a      	strh	r2, [r3, #0]
				processData(&huart2,(uint8_t*)ptr, uart_tx_dma_buf_size);
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	4a08      	ldr	r2, [pc, #32]	@ (8001024 <ComTaskTx+0x88>)
 8001002:	8812      	ldrh	r2, [r2, #0]
 8001004:	4619      	mov	r1, r3
 8001006:	4808      	ldr	r0, [pc, #32]	@ (8001028 <ComTaskTx+0x8c>)
 8001008:	f000 fa14 	bl	8001434 <processData>
        	}
        	vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10));
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	210a      	movs	r1, #10
 8001012:	4618      	mov	r0, r3
 8001014:	f007 f98c 	bl	8008330 <vTaskDelayUntil>
     {
 8001018:	e7c4      	b.n	8000fa4 <ComTaskTx+0x8>
 800101a:	bf00      	nop
 800101c:	20000200 	.word	0x20000200
 8001020:	20001214 	.word	0x20001214
 8001024:	20001a14 	.word	0x20001a14
 8001028:	20001a2c 	.word	0x20001a2c

0800102c <UART_InitCountingSemaphore>:
     }
}


static void UART_InitCountingSemaphore(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
    const osSemaphoreAttr_t semRxAttr = { .name = "UART_RX_Sem" };
 8001032:	f107 0310 	add.w	r3, r7, #16
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <UART_InitCountingSemaphore+0x68>)
 8001042:	613b      	str	r3, [r7, #16]
    const osSemaphoreAttr_t semTxAttr = { .name = "UART_TX_Sem" };
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <UART_InitCountingSemaphore+0x6c>)
 8001052:	603b      	str	r3, [r7, #0]
    uartRxSem = osSemaphoreNew(10, 0, &semRxAttr); // max count 10, initial 0
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	461a      	mov	r2, r3
 800105a:	2100      	movs	r1, #0
 800105c:	200a      	movs	r0, #10
 800105e:	f005 fae7 	bl	8006630 <osSemaphoreNew>
 8001062:	4603      	mov	r3, r0
 8001064:	4a0d      	ldr	r2, [pc, #52]	@ (800109c <UART_InitCountingSemaphore+0x70>)
 8001066:	6013      	str	r3, [r2, #0]
    uartTxSem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 8001068:	463b      	mov	r3, r7
 800106a:	461a      	mov	r2, r3
 800106c:	2100      	movs	r1, #0
 800106e:	200a      	movs	r0, #10
 8001070:	f005 fade 	bl	8006630 <osSemaphoreNew>
 8001074:	4603      	mov	r3, r0
 8001076:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <UART_InitCountingSemaphore+0x74>)
 8001078:	6013      	str	r3, [r2, #0]
    uartBusySem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 800107a:	463b      	mov	r3, r7
 800107c:	461a      	mov	r2, r3
 800107e:	2100      	movs	r1, #0
 8001080:	200a      	movs	r0, #10
 8001082:	f005 fad5 	bl	8006630 <osSemaphoreNew>
 8001086:	4603      	mov	r3, r0
 8001088:	4a06      	ldr	r2, [pc, #24]	@ (80010a4 <UART_InitCountingSemaphore+0x78>)
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	3720      	adds	r7, #32
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	0800d38c 	.word	0x0800d38c
 8001098:	0800d398 	.word	0x0800d398
 800109c:	200001fc 	.word	0x200001fc
 80010a0:	20000200 	.word	0x20000200
 80010a4:	20000204 	.word	0x20000204

080010a8 <UART_Timer_Init>:

static void UART_Timer_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
    uartTimer = osTimerNew(uartTimeoutCallback, osTimerOnce, NULL, NULL);  // tek seferlik timer
 80010ac:	2300      	movs	r3, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <UART_Timer_Init+0x1c>)
 80010b4:	f005 f8fa 	bl	80062ac <osTimerNew>
 80010b8:	4603      	mov	r3, r0
 80010ba:	4a03      	ldr	r2, [pc, #12]	@ (80010c8 <UART_Timer_Init+0x20>)
 80010bc:	6013      	str	r3, [r2, #0]

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	080022f9 	.word	0x080022f9
 80010c8:	20000208 	.word	0x20000208

080010cc <Com_Talks_Init>:
void Com_Talks_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	BSP_UART_Init();
 80010d0:	f000 f9c6 	bl	8001460 <BSP_UART_Init>
    UART_InitCountingSemaphore();
 80010d4:	f7ff ffaa 	bl	800102c <UART_InitCountingSemaphore>
    // 5 Timer create
    UART_Timer_Init();
 80010d8:	f7ff ffe6 	bl	80010a8 <UART_Timer_Init>
    /* BSP UART Tasks creat */
    bsp_uart_rx_task_handle = osThreadNew(ComTaskRx, NULL, &BSPUARTTask_attributes);
 80010dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <Com_Talks_Init+0x3c>)
 80010de:	2100      	movs	r1, #0
 80010e0:	480a      	ldr	r0, [pc, #40]	@ (800110c <Com_Talks_Init+0x40>)
 80010e2:	f005 f83c 	bl	800615e <osThreadNew>
 80010e6:	4603      	mov	r3, r0
 80010e8:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <Com_Talks_Init+0x44>)
 80010ea:	6013      	str	r3, [r2, #0]
    bsp_uart_tx_task_handle = osThreadNew(ComTaskTx, NULL, &BSPUARTTask_attributes);
 80010ec:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <Com_Talks_Init+0x3c>)
 80010ee:	2100      	movs	r1, #0
 80010f0:	4808      	ldr	r0, [pc, #32]	@ (8001114 <Com_Talks_Init+0x48>)
 80010f2:	f005 f834 	bl	800615e <osThreadNew>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a07      	ldr	r2, [pc, #28]	@ (8001118 <Com_Talks_Init+0x4c>)
 80010fa:	6013      	str	r3, [r2, #0]
    RingBuffer_Init(&txRingBuffer);
 80010fc:	4807      	ldr	r0, [pc, #28]	@ (800111c <Com_Talks_Init+0x50>)
 80010fe:	f000 fbc7 	bl	8001890 <RingBuffer_Init>

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	0800d408 	.word	0x0800d408
 800110c:	08000e99 	.word	0x08000e99
 8001110:	200001f4 	.word	0x200001f4
 8001114:	08000f9d 	.word	0x08000f9d
 8001118:	200001f8 	.word	0x200001f8
 800111c:	20001bc4 	.word	0x20001bc4

08001120 <IMU_Task>:
};

extern osSemaphoreId_t uartTxSem;

void IMU_Task(void *arg)
{
 8001120:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001124:	b0a8      	sub	sp, #160	@ 0xa0
 8001126:	af04      	add	r7, sp, #16
 8001128:	6078      	str	r0, [r7, #4]
    MPU6050_Data_t imuRaw;
    IMU_Attitude_t attitude;
    static bool firstStart = false;
	KalmanFilter rollKalman, pitchKalman,headingKalman;
	IMU_Kalman_Init(&rollKalman, 0.0f);
 800112a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800112e:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 80012d4 <IMU_Task+0x1b4>
 8001132:	4618      	mov	r0, r3
 8001134:	f000 fabe 	bl	80016b4 <IMU_Kalman_Init>
	IMU_Kalman_Init(&pitchKalman, 0.0f);
 8001138:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800113c:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 80012d4 <IMU_Task+0x1b4>
 8001140:	4618      	mov	r0, r3
 8001142:	f000 fab7 	bl	80016b4 <IMU_Kalman_Init>
	IMU_Kalman_Init(&headingKalman, 0.0f);
 8001146:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800114a:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 80012d4 <IMU_Task+0x1b4>
 800114e:	4618      	mov	r0, r3
 8001150:	f000 fab0 	bl	80016b4 <IMU_Kalman_Init>

	float dt = 0.01f; // 10 Hz sampling
 8001154:	4b60      	ldr	r3, [pc, #384]	@ (80012d8 <IMU_Task+0x1b8>)
 8001156:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	float Q; //  gyro noise
	float R;  //  accek noise

    TickType_t lastWake = xTaskGetTickCount();
 800115a:	f007 fa7d 	bl	8008658 <xTaskGetTickCount>
 800115e:	4603      	mov	r3, r0
 8001160:	64fb      	str	r3, [r7, #76]	@ 0x4c

    for (;;)
    {
    	 if(firstStart == false || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 8001162:	4b5e      	ldr	r3, [pc, #376]	@ (80012dc <IMU_Task+0x1bc>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	f083 0301 	eor.w	r3, r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d109      	bne.n	8001184 <IMU_Task+0x64>
 8001170:	4b5b      	ldr	r3, [pc, #364]	@ (80012e0 <IMU_Task+0x1c0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f04f 31ff 	mov.w	r1, #4294967295
 8001178:	4618      	mov	r0, r3
 800117a:	f005 fae3 	bl	8006744 <osSemaphoreAcquire>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1ee      	bne.n	8001162 <IMU_Task+0x42>
    	 {
    		 firstStart = true;
 8001184:	4b55      	ldr	r3, [pc, #340]	@ (80012dc <IMU_Task+0x1bc>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
			char payload[64] = {0};
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	223c      	movs	r2, #60	@ 0x3c
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f009 fe2b 	bl	800adf2 <memset>
			//MPU6050_Read(&hi2c1, &imuRaw);
			BSP_I2C_Read(&imuRaw);
 800119c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 f939 	bl	8001418 <BSP_I2C_Read>
			IMU_ComputeRollPitchHeading(&imuRaw, &attitude);
 80011a6:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80011aa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011ae:	4611      	mov	r1, r2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fa03 	bl	80015bc <IMU_ComputeRollPitchHeading>
			Q = 0.003f;
 80011b6:	4b4b      	ldr	r3, [pc, #300]	@ (80012e4 <IMU_Task+0x1c4>)
 80011b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.03f;
 80011bc:	4b4a      	ldr	r3, [pc, #296]	@ (80012e8 <IMU_Task+0x1c8>)
 80011be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.roll  = IMU_Kalman_Update(&rollKalman, attitude.roll, imuRaw.gx, dt, Q, R);
 80011c2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80011c6:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 80011ca:	ee07 3a10 	vmov	s14, r3
 80011ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80011d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011d6:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 80011da:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 80011de:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 80011e2:	eef0 0a47 	vmov.f32	s1, s14
 80011e6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 fa75 	bl	80016da <IMU_Kalman_Update>
 80011f0:	eef0 7a40 	vmov.f32	s15, s0
 80011f4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
			attitude.pitch = IMU_Kalman_Update(&pitchKalman, attitude.pitch, imuRaw.gy, dt, Q, R);
 80011f8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80011fc:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8001200:	ee07 3a10 	vmov	s14, r3
 8001204:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001208:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800120c:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 8001210:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001214:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 8001218:	eef0 0a47 	vmov.f32	s1, s14
 800121c:	eeb0 0a67 	vmov.f32	s0, s15
 8001220:	4618      	mov	r0, r3
 8001222:	f000 fa5a 	bl	80016da <IMU_Kalman_Update>
 8001226:	eef0 7a40 	vmov.f32	s15, s0
 800122a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
			Q = 0.005f;
 800122e:	4b2f      	ldr	r3, [pc, #188]	@ (80012ec <IMU_Task+0x1cc>)
 8001230:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.001f;
 8001234:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <IMU_Task+0x1d0>)
 8001236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.heading = IMU_Kalman_Update(&headingKalman, attitude.heading, imuRaw.gz, dt, Q, R);
 800123a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800123e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8001242:	ee07 3a10 	vmov	s14, r3
 8001246:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800124a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800124e:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 8001252:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001256:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 800125a:	eef0 0a47 	vmov.f32	s1, s14
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	4618      	mov	r0, r3
 8001264:	f000 fa39 	bl	80016da <IMU_Kalman_Update>
 8001268:	eef0 7a40 	vmov.f32	s15, s0
 800126c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
			sprintf(payload, "IMU,ROLL,%.2f,PITCH,%.2f,YAW,%.2f", attitude.roll, attitude.pitch,attitude.heading);
 8001270:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f968 	bl	8000548 <__aeabi_f2d>
 8001278:	4680      	mov	r8, r0
 800127a:	4689      	mov	r9, r1
 800127c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f962 	bl	8000548 <__aeabi_f2d>
 8001284:	4604      	mov	r4, r0
 8001286:	460d      	mov	r5, r1
 8001288:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f95c 	bl	8000548 <__aeabi_f2d>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	f107 000c 	add.w	r0, r7, #12
 8001298:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800129c:	e9cd 4500 	strd	r4, r5, [sp]
 80012a0:	4642      	mov	r2, r8
 80012a2:	464b      	mov	r3, r9
 80012a4:	4913      	ldr	r1, [pc, #76]	@ (80012f4 <IMU_Task+0x1d4>)
 80012a6:	f009 fd41 	bl	800ad2c <siprintf>
			//sprintf(payload, "HCHDG,%.2f", attitude.heading);
			//IMU_Send_NMEA(payload);
			RingBuffer_Write(&txRingBuffer,(uint8_t*)payload);
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	4619      	mov	r1, r3
 80012b0:	4811      	ldr	r0, [pc, #68]	@ (80012f8 <IMU_Task+0x1d8>)
 80012b2:	f000 fb73 	bl	800199c <RingBuffer_Write>
			osSemaphoreRelease(uartTxSem);
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <IMU_Task+0x1dc>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f005 fa94 	bl	80067e8 <osSemaphoreRelease>
	#ifdef IWDG_ENABLE
			SystemTaskNotify(TASK_IMU);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 f831 	bl	8001328 <SystemTaskNotify>
	#endif
			vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10)); // 10 Hz
 80012c6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80012ca:	210a      	movs	r1, #10
 80012cc:	4618      	mov	r0, r3
 80012ce:	f007 f82f 	bl	8008330 <vTaskDelayUntil>
    	 if(firstStart == false || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 80012d2:	e746      	b.n	8001162 <IMU_Task+0x42>
 80012d4:	00000000 	.word	0x00000000
 80012d8:	3c23d70a 	.word	0x3c23d70a
 80012dc:	20001a20 	.word	0x20001a20
 80012e0:	20000204 	.word	0x20000204
 80012e4:	3b449ba6 	.word	0x3b449ba6
 80012e8:	3cf5c28f 	.word	0x3cf5c28f
 80012ec:	3ba3d70a 	.word	0x3ba3d70a
 80012f0:	3a83126f 	.word	0x3a83126f
 80012f4:	0800d3b0 	.word	0x0800d3b0
 80012f8:	20001bc4 	.word	0x20001bc4
 80012fc:	20000200 	.word	0x20000200

08001300 <IMU_Talks_Init>:
    	 }
    }
}

void IMU_Talks_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
    BSP_I2C_Init();
 8001304:	f000 f87e 	bl	8001404 <BSP_I2C_Init>
    /* BSP I2C Task */
   imu_task_handle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8001308:	4a04      	ldr	r2, [pc, #16]	@ (800131c <IMU_Talks_Init+0x1c>)
 800130a:	2100      	movs	r1, #0
 800130c:	4804      	ldr	r0, [pc, #16]	@ (8001320 <IMU_Talks_Init+0x20>)
 800130e:	f004 ff26 	bl	800615e <osThreadNew>
 8001312:	4603      	mov	r3, r0
 8001314:	4a03      	ldr	r2, [pc, #12]	@ (8001324 <IMU_Talks_Init+0x24>)
 8001316:	6013      	str	r3, [r2, #0]
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	0800d42c 	.word	0x0800d42c
 8001320:	08001121 	.word	0x08001121
 8001324:	20001a1c 	.word	0x20001a1c

08001328 <SystemTaskNotify>:
// Task health flags
static osEventFlagsId_t systemEventFlags;

// Notify callback
void SystemTaskNotify(TaskType_t taskType)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
    switch(taskType) {
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <SystemTaskNotify+0x16>
 8001338:	2b01      	cmp	r3, #1
 800133a:	d007      	beq.n	800134c <SystemTaskNotify+0x24>
            break;
        case TASK_COMM:
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
            break;
        default:
            break;
 800133c:	e00d      	b.n	800135a <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_IMU);
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <SystemTaskNotify+0x3c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2101      	movs	r1, #1
 8001344:	4618      	mov	r0, r3
 8001346:	f005 f89b 	bl	8006480 <osEventFlagsSet>
            break;
 800134a:	e006      	b.n	800135a <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SystemTaskNotify+0x3c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2102      	movs	r1, #2
 8001352:	4618      	mov	r0, r3
 8001354:	f005 f894 	bl	8006480 <osEventFlagsSet>
            break;
 8001358:	bf00      	nop
    }
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20001a28 	.word	0x20001a28

08001368 <SystemMonitorTask>:

// Monitor task
static void SystemMonitorTask(void *arg)
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        uint32_t flags = osEventFlagsWait(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM,
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <SystemMonitorTask+0x3c>)
 8001372:	681c      	ldr	r4, [r3, #0]
 8001374:	f004 feea 	bl	800614c <osKernelGetTickFreq>
 8001378:	4603      	mov	r3, r0
 800137a:	2203      	movs	r2, #3
 800137c:	2103      	movs	r1, #3
 800137e:	4620      	mov	r0, r4
 8001380:	f005 f8f1 	bl	8006566 <osEventFlagsWait>
 8001384:	60f8      	str	r0, [r7, #12]
        								 osFlagsWaitAll | osFlagsNoClear, osKernelGetTickFreq());
        if ((flags & (EVENTFLAG_IMU | EVENTFLAG_COMM)) == (EVENTFLAG_IMU | EVENTFLAG_COMM))
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f003 0303 	and.w	r3, r3, #3
 800138c:	2b03      	cmp	r3, #3
 800138e:	d1ef      	bne.n	8001370 <SystemMonitorTask+0x8>
        {
        	//clear flags
        	osEventFlagsClear(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM);
 8001390:	4b04      	ldr	r3, [pc, #16]	@ (80013a4 <SystemMonitorTask+0x3c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2103      	movs	r1, #3
 8001396:	4618      	mov	r0, r3
 8001398:	f005 f8b4 	bl	8006504 <osEventFlagsClear>
        	FeedWatchdog();
 800139c:	f000 fa26 	bl	80017ec <FeedWatchdog>
    {
 80013a0:	e7e6      	b.n	8001370 <SystemMonitorTask+0x8>
 80013a2:	bf00      	nop
 80013a4:	20001a28 	.word	0x20001a28

080013a8 <SystemTalks_Init>:
		}
    }
}

void SystemTalks_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af00      	add	r7, sp, #0
    const osThreadAttr_t monitorTaskAttr = {
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2224      	movs	r2, #36	@ 0x24
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f009 fd1c 	bl	800adf2 <memset>
 80013ba:	4b0e      	ldr	r3, [pc, #56]	@ (80013f4 <SystemTalks_Init+0x4c>)
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013c2:	61bb      	str	r3, [r7, #24]
 80013c4:	2318      	movs	r3, #24
 80013c6:	61fb      	str	r3, [r7, #28]
        .name = "SystemMonitor",
        .priority = osPriorityNormal,
        .stack_size = 512
    };
    WatchDogInit();
 80013c8:	f000 f9f6 	bl	80017b8 <WatchDogInit>
    systemEventFlags = osEventFlagsNew(NULL);
 80013cc:	2000      	movs	r0, #0
 80013ce:	f005 f817 	bl	8006400 <osEventFlagsNew>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <SystemTalks_Init+0x50>)
 80013d6:	6013      	str	r3, [r2, #0]
    systemMonitorTaskHandle = osThreadNew(SystemMonitorTask, NULL, &monitorTaskAttr);
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	461a      	mov	r2, r3
 80013dc:	2100      	movs	r1, #0
 80013de:	4807      	ldr	r0, [pc, #28]	@ (80013fc <SystemTalks_Init+0x54>)
 80013e0:	f004 febd 	bl	800615e <osThreadNew>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4a06      	ldr	r2, [pc, #24]	@ (8001400 <SystemTalks_Init+0x58>)
 80013e8:	6013      	str	r3, [r2, #0]
}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	@ 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	0800d3d4 	.word	0x0800d3d4
 80013f8:	20001a28 	.word	0x20001a28
 80013fc:	08001369 	.word	0x08001369
 8001400:	20001a24 	.word	0x20001a24

08001404 <BSP_I2C_Init>:



/* ================= INIT ================= */
void BSP_I2C_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
   MPU6050_Init(&hi2c1);
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <BSP_I2C_Init+0x10>)
 800140a:	f000 f83f 	bl	800148c <MPU6050_Init>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20001fc8 	.word	0x20001fc8

08001418 <BSP_I2C_Read>:

void BSP_I2C_Read(MPU6050_Data_t *data)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
   MPU6050_Read(&hi2c1, data);
 8001420:	6879      	ldr	r1, [r7, #4]
 8001422:	4803      	ldr	r0, [pc, #12]	@ (8001430 <BSP_I2C_Read+0x18>)
 8001424:	f000 f871 	bl	800150a <MPU6050_Read>
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20001fc8 	.word	0x20001fc8

08001434 <processData>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;


void processData(UART_HandleTypeDef *huart,uint8_t *data, size_t len)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
    if(len == 0) return;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d007      	beq.n	8001456 <processData+0x22>
    HAL_UART_Transmit_DMA(huart, data, len);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	b29b      	uxth	r3, r3
 800144a:	461a      	mov	r2, r3
 800144c:	68b9      	ldr	r1, [r7, #8]
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f003 fc5c 	bl	8004d0c <HAL_UART_Transmit_DMA>
 8001454:	e000      	b.n	8001458 <processData+0x24>
    if(len == 0) return;
 8001456:	bf00      	nop
}
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <BSP_UART_Init>:

/* ================= INIT ================= */
void BSP_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
    /* UART IDLE interrupt active */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <BSP_UART_Init+0x24>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <BSP_UART_Init+0x24>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f042 0210 	orr.w	r2, r2, #16
 8001472:	60da      	str	r2, [r3, #12]

    /* RX DMA start */
    HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf, UART_RX_DMA_BUF_SIZE);
 8001474:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001478:	4903      	ldr	r1, [pc, #12]	@ (8001488 <BSP_UART_Init+0x28>)
 800147a:	4802      	ldr	r0, [pc, #8]	@ (8001484 <BSP_UART_Init+0x24>)
 800147c:	f003 fcc4 	bl	8004e08 <HAL_UART_Receive_DMA>



}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20001a2c 	.word	0x20001a2c
 8001488:	20000210 	.word	0x20000210

0800148c <MPU6050_Init>:
#include "mpu6050_driver.h"
#include "FreeRTOS.h"
#include "task.h"

void MPU6050_Init(I2C_HandleTypeDef *hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b088      	sub	sp, #32
 8001490:	af04      	add	r7, sp, #16
 8001492:	6078      	str	r0, [r7, #4]
    uint8_t data;

    // Wake up
    data = 0x00;
 8001494:	2300      	movs	r3, #0
 8001496:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &data, 1, 100);
 8001498:	2364      	movs	r3, #100	@ 0x64
 800149a:	9302      	str	r3, [sp, #8]
 800149c:	2301      	movs	r3, #1
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	f107 030f 	add.w	r3, r7, #15
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2301      	movs	r3, #1
 80014a8:	226b      	movs	r2, #107	@ 0x6b
 80014aa:	21d0      	movs	r1, #208	@ 0xd0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f002 f879 	bl	80035a4 <HAL_I2C_Mem_Write>
__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
 80014b2:	bf00      	nop
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	bf00      	nop
    // Accel 2g
    data = 0x00;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_ACCEL_CFG, 1, &data, 1, 100);
 80014ca:	2364      	movs	r3, #100	@ 0x64
 80014cc:	9302      	str	r3, [sp, #8]
 80014ce:	2301      	movs	r3, #1
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	f107 030f 	add.w	r3, r7, #15
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2301      	movs	r3, #1
 80014da:	221c      	movs	r2, #28
 80014dc:	21d0      	movs	r1, #208	@ 0xd0
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f002 f860 	bl	80035a4 <HAL_I2C_Mem_Write>

    // Gyro 250 dps
    data = 0x00;
 80014e4:	2300      	movs	r3, #0
 80014e6:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_GYRO_CFG, 1, &data, 1, 100);
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	9302      	str	r3, [sp, #8]
 80014ec:	2301      	movs	r3, #1
 80014ee:	9301      	str	r3, [sp, #4]
 80014f0:	f107 030f 	add.w	r3, r7, #15
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2301      	movs	r3, #1
 80014f8:	221b      	movs	r2, #27
 80014fa:	21d0      	movs	r1, #208	@ 0xd0
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f002 f851 	bl	80035a4 <HAL_I2C_Mem_Write>
}
 8001502:	bf00      	nop
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <MPU6050_Read>:


void MPU6050_Read(I2C_HandleTypeDef *hi2c, MPU6050_Data_t *data)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b08a      	sub	sp, #40	@ 0x28
 800150e:	af04      	add	r7, sp, #16
 8001510:	6078      	str	r0, [r7, #4]
 8001512:	6039      	str	r1, [r7, #0]
    uint8_t buf[14] = {0};
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	811a      	strh	r2, [r3, #8]

    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, MPU6050_DATA_REG, 1, buf, 14, 100);
 8001524:	2364      	movs	r3, #100	@ 0x64
 8001526:	9302      	str	r3, [sp, #8]
 8001528:	230e      	movs	r3, #14
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	f107 0308 	add.w	r3, r7, #8
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	2301      	movs	r3, #1
 8001534:	223b      	movs	r2, #59	@ 0x3b
 8001536:	21d0      	movs	r1, #208	@ 0xd0
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f002 f92d 	bl	8003798 <HAL_I2C_Mem_Read>

    data->ax = (buf[0] << 8) | buf[1];
 800153e:	7a3b      	ldrb	r3, [r7, #8]
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	b21a      	sxth	r2, r3
 8001544:	7a7b      	ldrb	r3, [r7, #9]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21a      	sxth	r2, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	801a      	strh	r2, [r3, #0]
    data->ay = (buf[2] << 8) | buf[3];
 8001550:	7abb      	ldrb	r3, [r7, #10]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	7afb      	ldrb	r3, [r7, #11]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21a      	sxth	r2, r3
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	805a      	strh	r2, [r3, #2]
    data->az = (buf[4] << 8) | buf[5];
 8001562:	7b3b      	ldrb	r3, [r7, #12]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	b21a      	sxth	r2, r3
 8001568:	7b7b      	ldrb	r3, [r7, #13]
 800156a:	b21b      	sxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b21a      	sxth	r2, r3
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	809a      	strh	r2, [r3, #4]

    data->gx = (buf[8] << 8) | buf[9];
 8001574:	7c3b      	ldrb	r3, [r7, #16]
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7c7b      	ldrb	r3, [r7, #17]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21a      	sxth	r2, r3
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	80da      	strh	r2, [r3, #6]
    data->gy = (buf[10] << 8) | buf[11];
 8001586:	7cbb      	ldrb	r3, [r7, #18]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	7cfb      	ldrb	r3, [r7, #19]
 800158e:	b21b      	sxth	r3, r3
 8001590:	4313      	orrs	r3, r2
 8001592:	b21a      	sxth	r2, r3
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	811a      	strh	r2, [r3, #8]
    data->gz = (buf[12] << 8) | buf[13];
 8001598:	7d3b      	ldrb	r3, [r7, #20]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7d7b      	ldrb	r3, [r7, #21]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	815a      	strh	r2, [r3, #10]

    data->timestamp = xTaskGetTickCount();
 80015aa:	f007 f855 	bl	8008658 <xTaskGetTickCount>
 80015ae:	4602      	mov	r2, r0
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	60da      	str	r2, [r3, #12]
}
 80015b4:	bf00      	nop
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <IMU_ComputeRollPitchHeading>:
#define ACC_LSB_2G 16384.0f
#define DEG_PER_RAD 57.2957795f

void IMU_ComputeRollPitchHeading(const MPU6050_Data_t *raw,
                          IMU_Attitude_t *att)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	ed2d 8b02 	vpush	{d8}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
    float ax = raw->ax / ACC_LSB_2G;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015d8:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80016ac <IMU_ComputeRollPitchHeading+0xf0>
 80015dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e0:	edc7 7a05 	vstr	s15, [r7, #20]
    float ay = raw->ay / ACC_LSB_2G;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f2:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80016ac <IMU_ComputeRollPitchHeading+0xf0>
 80015f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015fa:	edc7 7a04 	vstr	s15, [r7, #16]
    float az = raw->az / ACC_LSB_2G;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800160c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80016ac <IMU_ComputeRollPitchHeading+0xf0>
 8001610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001614:	edc7 7a03 	vstr	s15, [r7, #12]




    att->roll  = atan2f(ay, az)  * DEG_PER_RAD;
 8001618:	edd7 0a03 	vldr	s1, [r7, #12]
 800161c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001620:	f00b fcac 	bl	800cf7c <atan2f>
 8001624:	eef0 7a40 	vmov.f32	s15, s0
 8001628:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80016b0 <IMU_ComputeRollPitchHeading+0xf4>
 800162c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	ee17 2a90 	vmov	r2, s15
 8001636:	601a      	str	r2, [r3, #0]
    att->pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * DEG_PER_RAD;
 8001638:	edd7 7a05 	vldr	s15, [r7, #20]
 800163c:	eeb1 8a67 	vneg.f32	s16, s15
 8001640:	edd7 7a04 	vldr	s15, [r7, #16]
 8001644:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001648:	edd7 7a03 	vldr	s15, [r7, #12]
 800164c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001654:	eeb0 0a67 	vmov.f32	s0, s15
 8001658:	f00b fc92 	bl	800cf80 <sqrtf>
 800165c:	eef0 7a40 	vmov.f32	s15, s0
 8001660:	eef0 0a67 	vmov.f32	s1, s15
 8001664:	eeb0 0a48 	vmov.f32	s0, s16
 8001668:	f00b fc88 	bl	800cf7c <atan2f>
 800166c:	eef0 7a40 	vmov.f32	s15, s0
 8001670:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80016b0 <IMU_ComputeRollPitchHeading+0xf4>
 8001674:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	ee17 2a90 	vmov	r2, s15
 800167e:	605a      	str	r2, [r3, #4]
    att->heading = atan2f(ay, ax) * DEG_PER_RAD;
 8001680:	edd7 0a05 	vldr	s1, [r7, #20]
 8001684:	ed97 0a04 	vldr	s0, [r7, #16]
 8001688:	f00b fc78 	bl	800cf7c <atan2f>
 800168c:	eef0 7a40 	vmov.f32	s15, s0
 8001690:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80016b0 <IMU_ComputeRollPitchHeading+0xf4>
 8001694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	ee17 2a90 	vmov	r2, s15
 800169e:	609a      	str	r2, [r3, #8]
}
 80016a0:	bf00      	nop
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	ecbd 8b02 	vpop	{d8}
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	46800000 	.word	0x46800000
 80016b0:	42652ee1 	.word	0x42652ee1

080016b4 <IMU_Kalman_Init>:



void IMU_Kalman_Init(KalmanFilter *kf, float initAngle) {
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	ed87 0a00 	vstr	s0, [r7]
    kf->angle = initAngle;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	601a      	str	r2, [r3, #0]
    kf->P = 1.0f;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80016cc:	605a      	str	r2, [r3, #4]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <IMU_Kalman_Update>:

float IMU_Kalman_Update(KalmanFilter *kf, float accAngle, float gyroRate, float dt, float Q, float R) {
 80016da:	b480      	push	{r7}
 80016dc:	b089      	sub	sp, #36	@ 0x24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6178      	str	r0, [r7, #20]
 80016e2:	ed87 0a04 	vstr	s0, [r7, #16]
 80016e6:	edc7 0a03 	vstr	s1, [r7, #12]
 80016ea:	ed87 1a02 	vstr	s2, [r7, #8]
 80016ee:	edc7 1a01 	vstr	s3, [r7, #4]
 80016f2:	ed87 2a00 	vstr	s4, [r7]
    // 1. Predict
    kf->angle += gyroRate * dt;
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80016fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	ee07 3a10 	vmov	s14, r3
 800170a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	ee17 2a90 	vmov	r2, s15
 8001714:	601a      	str	r2, [r3, #0]
    kf->P += Q;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	edd7 7a01 	vldr	s15, [r7, #4]
 800171e:	ee07 3a10 	vmov	s14, r3
 8001722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	ee17 2a90 	vmov	r2, s15
 800172c:	605a      	str	r2, [r3, #4]

    // 2. Compute Kalman Gain
    float K = kf->P / (kf->P + R);
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	4613      	mov	r3, r2
 8001734:	461a      	mov	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	edd7 7a00 	vldr	s15, [r7]
 800173e:	ee07 3a10 	vmov	s14, r3
 8001742:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001746:	ee07 2a90 	vmov	s15, r2
 800174a:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800174e:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Update
    kf->angle = kf->angle + K * (accAngle - kf->angle);
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	4613      	mov	r3, r2
 8001758:	461a      	mov	r2, r3
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001762:	ee07 3a10 	vmov	s14, r3
 8001766:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800176a:	edd7 7a07 	vldr	s15, [r7, #28]
 800176e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001772:	ee07 2a10 	vmov	s14, r2
 8001776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	ee17 2a90 	vmov	r2, s15
 8001780:	601a      	str	r2, [r3, #0]
    kf->P = (1 - K) * kf->P;
 8001782:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001786:	edd7 7a07 	vldr	s15, [r7, #28]
 800178a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	ee07 3a10 	vmov	s14, r3
 8001796:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	ee17 2a90 	vmov	r2, s15
 80017a0:	605a      	str	r2, [r3, #4]

    return kf->angle;
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	ee07 3a90 	vmov	s15, r3
}
 80017aa:	eeb0 0a67 	vmov.f32	s0, s15
 80017ae:	3724      	adds	r7, #36	@ 0x24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <WatchDogInit>:
#include "main.h"

IWDG_HandleTypeDef hiwdg;

void WatchDogInit(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	  hiwdg.Instance = IWDG;
 80017bc:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <WatchDogInit+0x2c>)
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <WatchDogInit+0x30>)
 80017c0:	601a      	str	r2, [r3, #0]
	  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <WatchDogInit+0x2c>)
 80017c4:	2206      	movs	r2, #6
 80017c6:	605a      	str	r2, [r3, #4]
	  hiwdg.Init.Reload = 4095;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <WatchDogInit+0x2c>)
 80017ca:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80017ce:	609a      	str	r2, [r3, #8]
	  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <WatchDogInit+0x2c>)
 80017d2:	f002 fd62 	bl	800429a <HAL_IWDG_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <WatchDogInit+0x28>
	  {
	    Error_Handler();
 80017dc:	f000 fc08 	bl	8001ff0 <Error_Handler>
	  }
}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20001b30 	.word	0x20001b30
 80017e8:	40003000 	.word	0x40003000

080017ec <FeedWatchdog>:
void FeedWatchdog(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <FeedWatchdog+0x18>)
 80017f2:	f002 fd94 	bl	800431e <HAL_IWDG_Refresh>
	HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80017f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017fa:	4803      	ldr	r0, [pc, #12]	@ (8001808 <FeedWatchdog+0x1c>)
 80017fc:	f001 fd73 	bl	80032e6 <HAL_GPIO_TogglePin>
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20001b30 	.word	0x20001b30
 8001808:	40020c00 	.word	0x40020c00

0800180c <NMEA_Checksum>:
extern UART_HandleTypeDef huart2;
extern osSemaphoreId_t uartTxSem;
char nmea_buffer[128];

// XOR checksum
static uint8_t NMEA_Checksum(const char *s) {
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0;
 8001814:	2300      	movs	r3, #0
 8001816:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 8001818:	e006      	b.n	8001828 <NMEA_Checksum+0x1c>
        cs ^= *s++;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	1c5a      	adds	r2, r3, #1
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	781a      	ldrb	r2, [r3, #0]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	4053      	eors	r3, r2
 8001826:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1f4      	bne.n	800181a <NMEA_Checksum+0xe>
    }
    return cs;
 8001830:	7bfb      	ldrb	r3, [r7, #15]
}
 8001832:	4618      	mov	r0, r3
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
	...

08001840 <Convert_Data_NMEA_Format>:

uint32_t Convert_Data_NMEA_Format(char **payload)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	uint32_t payloadSize;
    uint8_t cs = NMEA_Checksum(*payload);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ffdd 	bl	800180c <NMEA_Checksum>
 8001852:	4603      	mov	r3, r0
 8001854:	73fb      	strb	r3, [r7, #15]
    memset(nmea_buffer,0,sizeof(nmea_buffer));
 8001856:	2280      	movs	r2, #128	@ 0x80
 8001858:	2100      	movs	r1, #0
 800185a:	480b      	ldr	r0, [pc, #44]	@ (8001888 <Convert_Data_NMEA_Format+0x48>)
 800185c:	f009 fac9 	bl	800adf2 <memset>
    sprintf(nmea_buffer, "$%s*%02X\r\n", *payload, cs);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	4909      	ldr	r1, [pc, #36]	@ (800188c <Convert_Data_NMEA_Format+0x4c>)
 8001868:	4807      	ldr	r0, [pc, #28]	@ (8001888 <Convert_Data_NMEA_Format+0x48>)
 800186a:	f009 fa5f 	bl	800ad2c <siprintf>
    *payload = nmea_buffer;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <Convert_Data_NMEA_Format+0x48>)
 8001872:	601a      	str	r2, [r3, #0]
    payloadSize = strlen(nmea_buffer);
 8001874:	4804      	ldr	r0, [pc, #16]	@ (8001888 <Convert_Data_NMEA_Format+0x48>)
 8001876:	f7fe fcfb 	bl	8000270 <strlen>
 800187a:	60b8      	str	r0, [r7, #8]
    return  payloadSize;
 800187c:	68bb      	ldr	r3, [r7, #8]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20001b3c 	.word	0x20001b3c
 800188c:	0800d3e4 	.word	0x0800d3e4

08001890 <RingBuffer_Init>:

SemaphoreHandle_t ringTxBufWriteMutex;
SemaphoreHandle_t ringTxBufReadMutex;
RingBuffer txRingBuffer;
extern volatile bool huart2IsBusy;
void RingBuffer_Init(RingBuffer *rb) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	 rb->head = 0;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 2401 	strb.w	r2, [r3, #1025]	@ 0x401
	 rb->tail = 0;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
	 memset(rb->buf, 0, UART_BUF_SIZE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f009 fa98 	bl	800adf2 <memset>
	 ringTxBufWriteMutex = xSemaphoreCreateMutex();
 80018c2:	2001      	movs	r0, #1
 80018c4:	f005 fc8f 	bl	80071e6 <xQueueCreateMutex>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <RingBuffer_Init+0x54>)
 80018cc:	6013      	str	r3, [r2, #0]
	 ringTxBufReadMutex = xSemaphoreCreateMutex();
 80018ce:	2001      	movs	r0, #1
 80018d0:	f005 fc89 	bl	80071e6 <xQueueCreateMutex>
 80018d4:	4603      	mov	r3, r0
 80018d6:	4a04      	ldr	r2, [pc, #16]	@ (80018e8 <RingBuffer_Init+0x58>)
 80018d8:	6013      	str	r3, [r2, #0]
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20001bbc 	.word	0x20001bbc
 80018e8:	20001bc0 	.word	0x20001bc0

080018ec <RingBuffer_Available>:

static uint16_t RingBuffer_Available(RingBuffer *rb) {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
    return (rb->head + UART_BUF_SIZE - rb->tail) % UART_BUF_SIZE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 8001906:	b292      	uxth	r2, r2
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	425a      	negs	r2, r3
 800190c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001910:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001914:	bf58      	it	pl
 8001916:	4253      	negpl	r3, r2
 8001918:	b29b      	uxth	r3, r3
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <RingBuffer_Space>:

static uint16_t RingBuffer_Space(RingBuffer *rb) {
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
    return (UART_BUF_SIZE - 1 - RingBuffer_Available(rb));
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff ffdc 	bl	80018ec <RingBuffer_Available>
 8001934:	4603      	mov	r3, r0
 8001936:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 800193a:	3303      	adds	r3, #3
 800193c:	b29b      	uxth	r3, r3
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <RingByte_Write>:

static uint8_t RingByte_Write(RingBuffer *rb, uint8_t data) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	460b      	mov	r3, r1
 8001950:	70fb      	strb	r3, [r7, #3]
    if (RingBuffer_Space(rb) == 0) return 0; // Buffer dolu
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ffe7 	bl	8001926 <RingBuffer_Space>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <RingByte_Write+0x1c>
 800195e:	2300      	movs	r3, #0
 8001960:	e018      	b.n	8001994 <RingByte_Write+0x4e>
    rb->buf[rb->head] = data;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001968:	b29b      	uxth	r3, r3
 800196a:	4619      	mov	r1, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	78fa      	ldrb	r2, [r7, #3]
 8001970:	545a      	strb	r2, [r3, r1]
    rb->head = (rb->head + 1) % UART_BUF_SIZE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001978:	b29b      	uxth	r3, r3
 800197a:	3301      	adds	r3, #1
 800197c:	425a      	negs	r2, r3
 800197e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001982:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001986:	bf58      	it	pl
 8001988:	4253      	negpl	r3, r2
 800198a:	b29a      	uxth	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    return 1;
 8001992:	2301      	movs	r3, #1
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <RingBuffer_Write>:
void RingBuffer_Write(RingBuffer *rb, uint8_t* data)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
	if(huart2IsBusy) return;
 80019a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a10 <RingBuffer_Write+0x74>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d12a      	bne.n	8001a06 <RingBuffer_Write+0x6a>
    xSemaphoreTake(ringTxBufWriteMutex, portMAX_DELAY);
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <RingBuffer_Write+0x78>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295
 80019b8:	4618      	mov	r0, r3
 80019ba:	f005 ffad 	bl	8007918 <xQueueSemaphoreTake>
	uint8_t writtenData = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	73fb      	strb	r3, [r7, #15]
	while(*data)
 80019c2:	e012      	b.n	80019ea <RingBuffer_Write+0x4e>
	{
		if(RingByte_Write(rb,(*data)++))
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	b2d1      	uxtb	r1, r2
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	7011      	strb	r1, [r2, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ffb7 	bl	8001946 <RingByte_Write>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00a      	beq.n	80019f4 <RingBuffer_Write+0x58>
		{
			writtenData++;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	3301      	adds	r3, #1
 80019e2:	73fb      	strb	r3, [r7, #15]
		}
		else break;
		data++;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	3301      	adds	r3, #1
 80019e8:	603b      	str	r3, [r7, #0]
	while(*data)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1e8      	bne.n	80019c4 <RingBuffer_Write+0x28>
 80019f2:	e000      	b.n	80019f6 <RingBuffer_Write+0x5a>
		else break;
 80019f4:	bf00      	nop
	}
    xSemaphoreGive(ringTxBufWriteMutex);
 80019f6:	4b07      	ldr	r3, [pc, #28]	@ (8001a14 <RingBuffer_Write+0x78>)
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	2300      	movs	r3, #0
 80019fc:	2200      	movs	r2, #0
 80019fe:	2100      	movs	r1, #0
 8001a00:	f005 fc78 	bl	80072f4 <xQueueGenericSend>
 8001a04:	e000      	b.n	8001a08 <RingBuffer_Write+0x6c>
	if(huart2IsBusy) return;
 8001a06:	bf00      	nop
}
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20001a16 	.word	0x20001a16
 8001a14:	20001bbc 	.word	0x20001bbc

08001a18 <RingBuffer_Read>:
uint8_t RingBuffer_Read(RingBuffer *rb, uint8_t *data) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
    if (RingBuffer_Available(rb) == 0) return 0; // Buffer bo
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ff62 	bl	80018ec <RingBuffer_Available>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <RingBuffer_Read+0x1a>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e019      	b.n	8001a66 <RingBuffer_Read+0x4e>
    *data = rb->buf[rb->tail];
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	5c9a      	ldrb	r2, [r3, r2]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % UART_BUF_SIZE;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	425a      	negs	r2, r3
 8001a50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a54:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001a58:	bf58      	it	pl
 8001a5a:	4253      	negpl	r3, r2
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
    return 1;
 8001a64:	2301      	movs	r3, #1
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
	...

08001a70 <UART_Send_DMA_FromRingBuffer>:

uint16_t UART_Send_DMA_FromRingBuffer(uint8_t* dmaBuf)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	uint16_t dmaBufSize = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	81bb      	strh	r3, [r7, #12]
    if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_BUSY_TX) return 0;
 8001a7c:	481c      	ldr	r0, [pc, #112]	@ (8001af0 <UART_Send_DMA_FromRingBuffer+0x80>)
 8001a7e:	f003 fca1 	bl	80053c4 <HAL_UART_GetState>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b21      	cmp	r3, #33	@ 0x21
 8001a86:	d101      	bne.n	8001a8c <UART_Send_DMA_FromRingBuffer+0x1c>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e02c      	b.n	8001ae6 <UART_Send_DMA_FromRingBuffer+0x76>
    xSemaphoreTake(ringTxBufReadMutex, portMAX_DELAY);
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <UART_Send_DMA_FromRingBuffer+0x84>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	4618      	mov	r0, r3
 8001a96:	f005 ff3f 	bl	8007918 <xQueueSemaphoreTake>
    if(RingBuffer_Available(&txRingBuffer) == 0) return 0;
 8001a9a:	4817      	ldr	r0, [pc, #92]	@ (8001af8 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001a9c:	f7ff ff26 	bl	80018ec <RingBuffer_Available>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <UART_Send_DMA_FromRingBuffer+0x3a>
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e01d      	b.n	8001ae6 <UART_Send_DMA_FromRingBuffer+0x76>

    uint16_t i = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	81fb      	strh	r3, [r7, #14]

    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001aae:	e002      	b.n	8001ab6 <UART_Send_DMA_FromRingBuffer+0x46>
        i++;
 8001ab0:	89fb      	ldrh	r3, [r7, #14]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	81fb      	strh	r3, [r7, #14]
    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001ab6:	89fb      	ldrh	r3, [r7, #14]
 8001ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001abc:	d209      	bcs.n	8001ad2 <UART_Send_DMA_FromRingBuffer+0x62>
 8001abe:	89fb      	ldrh	r3, [r7, #14]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001ac8:	f7ff ffa6 	bl	8001a18 <RingBuffer_Read>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1ee      	bne.n	8001ab0 <UART_Send_DMA_FromRingBuffer+0x40>
    }
    dmaBufSize = i;
 8001ad2:	89fb      	ldrh	r3, [r7, #14]
 8001ad4:	81bb      	strh	r3, [r7, #12]
    xSemaphoreGive(ringTxBufReadMutex);
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <UART_Send_DMA_FromRingBuffer+0x84>)
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	2300      	movs	r3, #0
 8001adc:	2200      	movs	r2, #0
 8001ade:	2100      	movs	r1, #0
 8001ae0:	f005 fc08 	bl	80072f4 <xQueueGenericSend>
    return dmaBufSize;
 8001ae4:	89bb      	ldrh	r3, [r7, #12]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20001a2c 	.word	0x20001a2c
 8001af4:	20001bc0 	.word	0x20001bc0
 8001af8:	20001bc4 	.word	0x20001bc4

08001afc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b00:	f000 fcb6 	bl	8002470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b04:	f000 f81a 	bl	8001b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b08:	f000 f926 	bl	8001d58 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b0c:	f000 f882 	bl	8001c14 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001b10:	f000 f8ae 	bl	8001c70 <MX_USART2_UART_Init>
  HAL_UART_MspInit(&huart2);
 8001b14:	4808      	ldr	r0, [pc, #32]	@ (8001b38 <main+0x3c>)
 8001b16:	f000 fae5 	bl	80020e4 <HAL_UART_MspInit>
  MX_DMA_Init();
 8001b1a:	f000 f8f5 	bl	8001d08 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  Com_Talks_Init();
 8001b1e:	f7ff fad5 	bl	80010cc <Com_Talks_Init>
  IMU_Talks_Init();
 8001b22:	f7ff fbed 	bl	8001300 <IMU_Talks_Init>
#ifdef IWDG_ENABLE
  SystemTalks_Init();
 8001b26:	f7ff fc3f 	bl	80013a8 <SystemTalks_Init>
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001b2a:	f004 fac5 	bl	80060b8 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b2e:	f004 fae7 	bl	8006100 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b32:	bf00      	nop
 8001b34:	e7fd      	b.n	8001b32 <main+0x36>
 8001b36:	bf00      	nop
 8001b38:	20001a2c 	.word	0x20001a2c

08001b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b094      	sub	sp, #80	@ 0x50
 8001b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b42:	f107 0320 	add.w	r3, r7, #32
 8001b46:	2230      	movs	r2, #48	@ 0x30
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f009 f951 	bl	800adf2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	4b29      	ldr	r3, [pc, #164]	@ (8001c0c <SystemClock_Config+0xd0>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	4a28      	ldr	r2, [pc, #160]	@ (8001c0c <SystemClock_Config+0xd0>)
 8001b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b70:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <SystemClock_Config+0xd0>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <SystemClock_Config+0xd4>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b98:	230a      	movs	r3, #10
 8001b9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ba0:	2310      	movs	r3, #16
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bac:	2300      	movs	r3, #0
 8001bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001bb4:	2348      	movs	r3, #72	@ 0x48
 8001bb6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bbc:	2307      	movs	r3, #7
 8001bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc0:	f107 0320 	add.w	r3, r7, #32
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f002 fbbb 	bl	8004340 <HAL_RCC_OscConfig>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bd0:	f000 fa0e 	bl	8001ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001be4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001be6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bec:	f107 030c 	add.w	r3, r7, #12
 8001bf0:	2102      	movs	r1, #2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f002 fe1c 	bl	8004830 <HAL_RCC_ClockConfig>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001bfe:	f000 f9f7 	bl	8001ff0 <Error_Handler>
  }
}
 8001c02:	bf00      	nop
 8001c04:	3750      	adds	r7, #80	@ 0x50
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40007000 	.word	0x40007000

08001c14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c1a:	4a13      	ldr	r2, [pc, #76]	@ (8001c68 <MX_I2C1_Init+0x54>)
 8001c1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c1e:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c20:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <MX_I2C1_Init+0x58>)
 8001c22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c24:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c38:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c50:	4804      	ldr	r0, [pc, #16]	@ (8001c64 <MX_I2C1_Init+0x50>)
 8001c52:	f001 fb63 	bl	800331c <HAL_I2C_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c5c:	f000 f9c8 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20001fc8 	.word	0x20001fc8
 8001c68:	40005400 	.word	0x40005400
 8001c6c:	000186a0 	.word	0x000186a0

08001c70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  __HAL_RCC_USART2_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c86:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	603b      	str	r3, [r7, #0]
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	4a18      	ldr	r2, [pc, #96]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001c9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <MX_USART2_UART_Init+0x8c>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001caa:	603b      	str	r3, [r7, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]

  huart2.Instance = USART2;
 8001cae:	4b14      	ldr	r3, [pc, #80]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cb0:	4a14      	ldr	r2, [pc, #80]	@ (8001d04 <MX_USART2_UART_Init+0x94>)
 8001cb2:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cb6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cba:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cbc:	4b10      	ldr	r3, [pc, #64]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cce:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cd0:	220c      	movs	r2, #12
 8001cd2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001cda:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001cdc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce2:	4807      	ldr	r0, [pc, #28]	@ (8001d00 <MX_USART2_UART_Init+0x90>)
 8001ce4:	f002 ffc4 	bl	8004c70 <HAL_UART_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 8001cee:	f000 f97f 	bl	8001ff0 <Error_Handler>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	20001a2c 	.word	0x20001a2c
 8001d04:	40004400 	.word	0x40004400

08001d08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <MX_DMA_Init+0x4c>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	4a0f      	ldr	r2, [pc, #60]	@ (8001d54 <MX_DMA_Init+0x4c>)
 8001d18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d54 <MX_DMA_Init+0x4c>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2105      	movs	r1, #5
 8001d2e:	2010      	movs	r0, #16
 8001d30:	f000 fceb 	bl	800270a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001d34:	2010      	movs	r0, #16
 8001d36:	f000 fd04 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2105      	movs	r1, #5
 8001d3e:	2011      	movs	r0, #17
 8001d40:	f000 fce3 	bl	800270a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d44:	2011      	movs	r0, #17
 8001d46:	f000 fcfc 	bl	8002742 <HAL_NVIC_EnableIRQ>

}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023800 	.word	0x40023800

08001d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08c      	sub	sp, #48	@ 0x30
 8001d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5e:	f107 031c 	add.w	r3, r7, #28
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
 8001d6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	4b99      	ldr	r3, [pc, #612]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	4a98      	ldr	r2, [pc, #608]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d78:	f043 0310 	orr.w	r3, r3, #16
 8001d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7e:	4b96      	ldr	r3, [pc, #600]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	f003 0310 	and.w	r3, r3, #16
 8001d86:	61bb      	str	r3, [r7, #24]
 8001d88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	4b92      	ldr	r3, [pc, #584]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	4a91      	ldr	r2, [pc, #580]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9a:	4b8f      	ldr	r3, [pc, #572]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	4b8b      	ldr	r3, [pc, #556]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a8a      	ldr	r2, [pc, #552]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b88      	ldr	r3, [pc, #544]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	4b84      	ldr	r3, [pc, #528]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a83      	ldr	r2, [pc, #524]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b81      	ldr	r3, [pc, #516]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	4b7d      	ldr	r3, [pc, #500]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	4a7c      	ldr	r2, [pc, #496]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001de8:	f043 0302 	orr.w	r3, r3, #2
 8001dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dee:	4b7a      	ldr	r3, [pc, #488]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	4b76      	ldr	r3, [pc, #472]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a75      	ldr	r2, [pc, #468]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001e04:	f043 0308 	orr.w	r3, r3, #8
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b73      	ldr	r3, [pc, #460]	@ (8001fd8 <MX_GPIO_Init+0x280>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2108      	movs	r1, #8
 8001e1a:	4870      	ldr	r0, [pc, #448]	@ (8001fdc <MX_GPIO_Init+0x284>)
 8001e1c:	f001 fa4a 	bl	80032b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001e20:	2201      	movs	r2, #1
 8001e22:	2101      	movs	r1, #1
 8001e24:	486e      	ldr	r0, [pc, #440]	@ (8001fe0 <MX_GPIO_Init+0x288>)
 8001e26:	f001 fa45 	bl	80032b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001e30:	486c      	ldr	r0, [pc, #432]	@ (8001fe4 <MX_GPIO_Init+0x28c>)
 8001e32:	f001 fa3f 	bl	80032b4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001e36:	2308      	movs	r3, #8
 8001e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4863      	ldr	r0, [pc, #396]	@ (8001fdc <MX_GPIO_Init+0x284>)
 8001e4e:	f001 f895 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e56:	2301      	movs	r3, #1
 8001e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e62:	f107 031c 	add.w	r3, r7, #28
 8001e66:	4619      	mov	r1, r3
 8001e68:	485d      	ldr	r0, [pc, #372]	@ (8001fe0 <MX_GPIO_Init+0x288>)
 8001e6a:	f001 f887 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001e6e:	2308      	movs	r3, #8
 8001e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e7e:	2305      	movs	r3, #5
 8001e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4855      	ldr	r0, [pc, #340]	@ (8001fe0 <MX_GPIO_Init+0x288>)
 8001e8a:	f001 f877 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4851      	ldr	r0, [pc, #324]	@ (8001fe8 <MX_GPIO_Init+0x290>)
 8001ea4:	f001 f86a 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001ea8:	2310      	movs	r3, #16
 8001eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eac:	2302      	movs	r3, #2
 8001eae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001eb8:	2306      	movs	r3, #6
 8001eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	f107 031c 	add.w	r3, r7, #28
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4849      	ldr	r0, [pc, #292]	@ (8001fe8 <MX_GPIO_Init+0x290>)
 8001ec4:	f001 f85a 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001ec8:	23e0      	movs	r3, #224	@ 0xe0
 8001eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ed8:	2305      	movs	r3, #5
 8001eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 031c 	add.w	r3, r7, #28
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4841      	ldr	r0, [pc, #260]	@ (8001fe8 <MX_GPIO_Init+0x290>)
 8001ee4:	f001 f84a 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001ee8:	2304      	movs	r3, #4
 8001eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	4619      	mov	r1, r3
 8001efa:	483c      	ldr	r0, [pc, #240]	@ (8001fec <MX_GPIO_Init+0x294>)
 8001efc:	f001 f83e 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001f00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f12:	2305      	movs	r3, #5
 8001f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4833      	ldr	r0, [pc, #204]	@ (8001fec <MX_GPIO_Init+0x294>)
 8001f1e:	f001 f82d 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001f22:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001f26:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f30:	2300      	movs	r3, #0
 8001f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	4619      	mov	r1, r3
 8001f3a:	482a      	ldr	r0, [pc, #168]	@ (8001fe4 <MX_GPIO_Init+0x28c>)
 8001f3c:	f001 f81e 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001f40:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f52:	2306      	movs	r3, #6
 8001f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f56:	f107 031c 	add.w	r3, r7, #28
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4820      	ldr	r0, [pc, #128]	@ (8001fe0 <MX_GPIO_Init+0x288>)
 8001f5e:	f001 f80d 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001f62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	4619      	mov	r1, r3
 8001f76:	481c      	ldr	r0, [pc, #112]	@ (8001fe8 <MX_GPIO_Init+0x290>)
 8001f78:	f001 f800 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001f7c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f8e:	230a      	movs	r3, #10
 8001f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	4813      	ldr	r0, [pc, #76]	@ (8001fe8 <MX_GPIO_Init+0x290>)
 8001f9a:	f000 ffef 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001f9e:	2320      	movs	r3, #32
 8001fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001faa:	f107 031c 	add.w	r3, r7, #28
 8001fae:	4619      	mov	r1, r3
 8001fb0:	480c      	ldr	r0, [pc, #48]	@ (8001fe4 <MX_GPIO_Init+0x28c>)
 8001fb2:	f000 ffe3 	bl	8002f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fba:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001fbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001fc4:	f107 031c 	add.w	r3, r7, #28
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4804      	ldr	r0, [pc, #16]	@ (8001fdc <MX_GPIO_Init+0x284>)
 8001fcc:	f000 ffd6 	bl	8002f7c <HAL_GPIO_Init>

}
 8001fd0:	bf00      	nop
 8001fd2:	3730      	adds	r7, #48	@ 0x30
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40020800 	.word	0x40020800
 8001fe4:	40020c00 	.word	0x40020c00
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40020400 	.word	0x40020400

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ff4:	b672      	cpsid	i
}
 8001ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <Error_Handler+0x8>

08001ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_MspInit+0x54>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200a:	4a11      	ldr	r2, [pc, #68]	@ (8002050 <HAL_MspInit+0x54>)
 800200c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002010:	6453      	str	r3, [r2, #68]	@ 0x44
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <HAL_MspInit+0x54>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002016:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <HAL_MspInit+0x54>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <HAL_MspInit+0x54>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202c:	6413      	str	r3, [r2, #64]	@ 0x40
 800202e:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <HAL_MspInit+0x54>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800203a:	2200      	movs	r2, #0
 800203c:	210f      	movs	r1, #15
 800203e:	f06f 0001 	mvn.w	r0, #1
 8002042:	f000 fb62 	bl	800270a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	@ 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a19      	ldr	r2, [pc, #100]	@ (80020d8 <HAL_I2C_MspInit+0x84>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d12c      	bne.n	80020d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	4a17      	ldr	r2, [pc, #92]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	6313      	str	r3, [r2, #48]	@ 0x30
 8002086:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002092:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002098:	2312      	movs	r3, #18
 800209a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a0:	2300      	movs	r3, #0
 80020a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020a4:	2304      	movs	r3, #4
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	480c      	ldr	r0, [pc, #48]	@ (80020e0 <HAL_I2C_MspInit+0x8c>)
 80020b0:	f000 ff64 	bl	8002f7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	4a07      	ldr	r2, [pc, #28]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 80020be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <HAL_I2C_MspInit+0x88>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020d0:	bf00      	nop
 80020d2:	3728      	adds	r7, #40	@ 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40005400 	.word	0x40005400
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020400 	.word	0x40020400

080020e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a58      	ldr	r2, [pc, #352]	@ (8002264 <HAL_UART_MspInit+0x180>)
 8002102:	4293      	cmp	r3, r2
 8002104:	f040 80a9 	bne.w	800225a <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002108:	2300      	movs	r3, #0
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	4b56      	ldr	r3, [pc, #344]	@ (8002268 <HAL_UART_MspInit+0x184>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002110:	4a55      	ldr	r2, [pc, #340]	@ (8002268 <HAL_UART_MspInit+0x184>)
 8002112:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002116:	6413      	str	r3, [r2, #64]	@ 0x40
 8002118:	4b53      	ldr	r3, [pc, #332]	@ (8002268 <HAL_UART_MspInit+0x184>)
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	4b4f      	ldr	r3, [pc, #316]	@ (8002268 <HAL_UART_MspInit+0x184>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	4a4e      	ldr	r2, [pc, #312]	@ (8002268 <HAL_UART_MspInit+0x184>)
 800212e:	f043 0301 	orr.w	r3, r3, #1
 8002132:	6313      	str	r3, [r2, #48]	@ 0x30
 8002134:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <HAL_UART_MspInit+0x184>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002140:	230c      	movs	r3, #12
 8002142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002144:	2302      	movs	r3, #2
 8002146:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214c:	2303      	movs	r3, #3
 800214e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002150:	2307      	movs	r3, #7
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	4619      	mov	r1, r3
 800215a:	4844      	ldr	r0, [pc, #272]	@ (800226c <HAL_UART_MspInit+0x188>)
 800215c:	f000 ff0e 	bl	8002f7c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002160:	4b43      	ldr	r3, [pc, #268]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002162:	4a44      	ldr	r2, [pc, #272]	@ (8002274 <HAL_UART_MspInit+0x190>)
 8002164:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002166:	4b42      	ldr	r3, [pc, #264]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002168:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800216c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800216e:	4b40      	ldr	r3, [pc, #256]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002174:	4b3e      	ldr	r3, [pc, #248]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800217a:	4b3d      	ldr	r3, [pc, #244]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 800217c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002180:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002182:	4b3b      	ldr	r3, [pc, #236]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002184:	2200      	movs	r2, #0
 8002186:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002188:	4b39      	ldr	r3, [pc, #228]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 800218a:	2200      	movs	r2, #0
 800218c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800218e:	4b38      	ldr	r3, [pc, #224]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002190:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002194:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002196:	4b36      	ldr	r3, [pc, #216]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 8002198:	2200      	movs	r2, #0
 800219a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800219c:	4b34      	ldr	r3, [pc, #208]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80021a2:	4833      	ldr	r0, [pc, #204]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021a4:	f000 fae8 	bl	8002778 <HAL_DMA_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80021ae:	f7ff ff1f 	bl	8001ff0 <Error_Handler>
    }
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80021b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f042 0208 	orr.w	r2, r2, #8
 80021c0:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);
 80021c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b29      	ldr	r3, [pc, #164]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 0210 	orr.w	r2, r2, #16
 80021d0:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TE);
 80021d2:	4b27      	ldr	r3, [pc, #156]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b25      	ldr	r3, [pc, #148]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f042 0204 	orr.w	r2, r2, #4
 80021e0:	601a      	str	r2, [r3, #0]

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a22      	ldr	r2, [pc, #136]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80021e8:	4a21      	ldr	r2, [pc, #132]	@ (8002270 <HAL_UART_MspInit+0x18c>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80021ee:	4b22      	ldr	r3, [pc, #136]	@ (8002278 <HAL_UART_MspInit+0x194>)
 80021f0:	4a22      	ldr	r2, [pc, #136]	@ (800227c <HAL_UART_MspInit+0x198>)
 80021f2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80021f4:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <HAL_UART_MspInit+0x194>)
 80021f6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002278 <HAL_UART_MspInit+0x194>)
 80021fe:	2240      	movs	r2, #64	@ 0x40
 8002200:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002202:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002204:	2200      	movs	r2, #0
 8002206:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002208:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <HAL_UART_MspInit+0x194>)
 800220a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800220e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002210:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002212:	2200      	movs	r2, #0
 8002214:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002216:	4b18      	ldr	r3, [pc, #96]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <HAL_UART_MspInit+0x194>)
 800221e:	2200      	movs	r2, #0
 8002220:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002222:	4b15      	ldr	r3, [pc, #84]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002224:	2200      	movs	r2, #0
 8002226:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002228:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <HAL_UART_MspInit+0x194>)
 800222a:	2200      	movs	r2, #0
 800222c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800222e:	4812      	ldr	r0, [pc, #72]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002230:	f000 faa2 	bl	8002778 <HAL_DMA_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 800223a:	f7ff fed9 	bl	8001ff0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002242:	635a      	str	r2, [r3, #52]	@ 0x34
 8002244:	4a0c      	ldr	r2, [pc, #48]	@ (8002278 <HAL_UART_MspInit+0x194>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2105      	movs	r1, #5
 800224e:	2026      	movs	r0, #38	@ 0x26
 8002250:	f000 fa5b 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002254:	2026      	movs	r0, #38	@ 0x26
 8002256:	f000 fa74 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800225a:	bf00      	nop
 800225c:	3728      	adds	r7, #40	@ 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40004400 	.word	0x40004400
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000
 8002270:	20001a70 	.word	0x20001a70
 8002274:	40026088 	.word	0x40026088
 8002278:	20001ad0 	.word	0x20001ad0
 800227c:	400260a0 	.word	0x400260a0

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <NMI_Handler+0x4>

08002288 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <HardFault_Handler+0x4>

08002290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <MemManage_Handler+0x4>

08002298 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <BusFault_Handler+0x4>

080022a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <UsageFault_Handler+0x4>

080022a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ba:	f000 f92b 	bl	8002514 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022be:	f006 fda7 	bl	8008e10 <xTaskGetSchedulerState>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d001      	beq.n	80022cc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80022c8:	f007 fd96 	bl	8009df8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80022d4:	4802      	ldr	r0, [pc, #8]	@ (80022e0 <DMA1_Stream5_IRQHandler+0x10>)
 80022d6:	f000 fbe7 	bl	8002aa8 <HAL_DMA_IRQHandler>

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20001a70 	.word	0x20001a70

080022e4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <DMA1_Stream6_IRQHandler+0x10>)
 80022ea:	f000 fbdd 	bl	8002aa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20001ad0 	.word	0x20001ad0

080022f8 <uartTimeoutCallback>:
/**
  * @brief This function handles USART2 global interrupt.
  */

void uartTimeoutCallback(void *argument)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
    // IDLE mant burada tetikleniyor
	timeoutEnable = false;
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <uartTimeoutCallback+0x20>)
 8002302:	2200      	movs	r2, #0
 8002304:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(uartRxSem);
 8002306:	4b05      	ldr	r3, [pc, #20]	@ (800231c <uartTimeoutCallback+0x24>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f004 fa6c 	bl	80067e8 <osSemaphoreRelease>
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	2000020c 	.word	0x2000020c
 800231c:	200001fc 	.word	0x200001fc

08002320 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a06      	ldr	r2, [pc, #24]	@ (8002344 <HAL_UART_RxCpltCallback+0x24>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d104      	bne.n	800233a <HAL_UART_RxCpltCallback+0x1a>
    {
        osSemaphoreRelease(uartRxSem); // counting semaphore
 8002330:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <HAL_UART_RxCpltCallback+0x28>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f004 fa57 	bl	80067e8 <osSemaphoreRelease>
    }
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20001a2c 	.word	0x20001a2c
 8002348:	200001fc 	.word	0x200001fc

0800234c <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <HAL_UART_RxHalfCpltCallback+0x24>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d104      	bne.n	8002366 <HAL_UART_RxHalfCpltCallback+0x1a>
    {
        osSemaphoreRelease(uartRxSem);// counting semaphore
 800235c:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <HAL_UART_RxHalfCpltCallback+0x28>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f004 fa41 	bl	80067e8 <osSemaphoreRelease>
    }
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20001a2c 	.word	0x20001a2c
 8002374:	200001fc 	.word	0x200001fc

08002378 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <USART2_IRQHandler+0x48>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b10      	cmp	r3, #16
 800238a:	d112      	bne.n	80023b2 <USART2_IRQHandler+0x3a>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800238c:	2300      	movs	r3, #0
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <USART2_IRQHandler+0x48>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <USART2_IRQHandler+0x48>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	607b      	str	r3, [r7, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
        osSemaphoreRelease(uartRxSem);// counting semaphore
 80023a2:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <USART2_IRQHandler+0x4c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f004 fa1e 	bl	80067e8 <osSemaphoreRelease>
        timeoutEnable = true;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <USART2_IRQHandler+0x50>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_IRQHandler(&huart2);
 80023b2:	4803      	ldr	r0, [pc, #12]	@ (80023c0 <USART2_IRQHandler+0x48>)
 80023b4:	f002 fd58 	bl	8004e68 <HAL_UART_IRQHandler>
}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20001a2c 	.word	0x20001a2c
 80023c4:	200001fc 	.word	0x200001fc
 80023c8:	2000020c 	.word	0x2000020c

080023cc <HAL_UART_TxCpltCallback>:
extern bool huart2IsBusy;
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a06      	ldr	r2, [pc, #24]	@ (80023f0 <HAL_UART_TxCpltCallback+0x24>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d104      	bne.n	80023e6 <HAL_UART_TxCpltCallback+0x1a>
	{
		osSemaphoreRelease(uartBusySem);
 80023dc:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <HAL_UART_TxCpltCallback+0x28>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f004 fa01 	bl	80067e8 <osSemaphoreRelease>
		//osSemaphoreRelease(uartTxSem);
	}

}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20001a2c 	.word	0x20001a2c
 80023f4:	20000204 	.word	0x20000204

080023f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <SystemInit+0x20>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002402:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <SystemInit+0x20>)
 8002404:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002408:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800241c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002454 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002420:	480d      	ldr	r0, [pc, #52]	@ (8002458 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002422:	490e      	ldr	r1, [pc, #56]	@ (800245c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002424:	4a0e      	ldr	r2, [pc, #56]	@ (8002460 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002428:	e002      	b.n	8002430 <LoopCopyDataInit>

0800242a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800242a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800242c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242e:	3304      	adds	r3, #4

08002430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002434:	d3f9      	bcc.n	800242a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002436:	4a0b      	ldr	r2, [pc, #44]	@ (8002464 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002438:	4c0b      	ldr	r4, [pc, #44]	@ (8002468 <LoopFillZerobss+0x26>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800243c:	e001      	b.n	8002442 <LoopFillZerobss>

0800243e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002440:	3204      	adds	r2, #4

08002442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002444:	d3fb      	bcc.n	800243e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002446:	f7ff ffd7 	bl	80023f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800244a:	f008 fd25 	bl	800ae98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800244e:	f7ff fb55 	bl	8001afc <main>
  bx  lr    
 8002452:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002454:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800245c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002460:	0800d828 	.word	0x0800d828
  ldr r2, =_sbss
 8002464:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002468:	20006ac0 	.word	0x20006ac0

0800246c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800246c:	e7fe      	b.n	800246c <ADC_IRQHandler>
	...

08002470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002474:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <HAL_Init+0x40>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0d      	ldr	r2, [pc, #52]	@ (80024b0 <HAL_Init+0x40>)
 800247a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800247e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002480:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <HAL_Init+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <HAL_Init+0x40>)
 8002486:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800248a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800248c:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <HAL_Init+0x40>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a07      	ldr	r2, [pc, #28]	@ (80024b0 <HAL_Init+0x40>)
 8002492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002496:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002498:	2003      	movs	r0, #3
 800249a:	f000 f92b 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800249e:	200f      	movs	r0, #15
 80024a0:	f000 f808 	bl	80024b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024a4:	f7ff fdaa 	bl	8001ffc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40023c00 	.word	0x40023c00

080024b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024bc:	4b12      	ldr	r3, [pc, #72]	@ (8002508 <HAL_InitTick+0x54>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_InitTick+0x58>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	4619      	mov	r1, r3
 80024c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	f000 f943 	bl	800275e <HAL_SYSTICK_Config>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e00e      	b.n	8002500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b0f      	cmp	r3, #15
 80024e6:	d80a      	bhi.n	80024fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e8:	2200      	movs	r2, #0
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	f04f 30ff 	mov.w	r0, #4294967295
 80024f0:	f000 f90b 	bl	800270a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f4:	4a06      	ldr	r2, [pc, #24]	@ (8002510 <HAL_InitTick+0x5c>)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
 80024fc:	e000      	b.n	8002500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
}
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000000 	.word	0x20000000
 800250c:	20000008 	.word	0x20000008
 8002510:	20000004 	.word	0x20000004

08002514 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <HAL_IncTick+0x20>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <HAL_IncTick+0x24>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4413      	add	r3, r2
 8002524:	4a04      	ldr	r2, [pc, #16]	@ (8002538 <HAL_IncTick+0x24>)
 8002526:	6013      	str	r3, [r2, #0]
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	20000008 	.word	0x20000008
 8002538:	2000201c 	.word	0x2000201c

0800253c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return uwTick;
 8002540:	4b03      	ldr	r3, [pc, #12]	@ (8002550 <HAL_GetTick+0x14>)
 8002542:	681b      	ldr	r3, [r3, #0]
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	2000201c 	.word	0x2000201c

08002554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002564:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002570:	4013      	ands	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800257c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002586:	4a04      	ldr	r2, [pc, #16]	@ (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	60d3      	str	r3, [r2, #12]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a0:	4b04      	ldr	r3, [pc, #16]	@ (80025b4 <__NVIC_GetPriorityGrouping+0x18>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	f003 0307 	and.w	r3, r3, #7
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	db0b      	blt.n	80025e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	4907      	ldr	r1, [pc, #28]	@ (80025f0 <__NVIC_EnableIRQ+0x38>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2001      	movs	r0, #1
 80025da:	fa00 f202 	lsl.w	r2, r0, r2
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	@ (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	@ (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	@ 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	@ 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
	...

080026b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026c0:	d301      	bcc.n	80026c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026c2:	2301      	movs	r3, #1
 80026c4:	e00f      	b.n	80026e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c6:	4a0a      	ldr	r2, [pc, #40]	@ (80026f0 <SysTick_Config+0x40>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ce:	210f      	movs	r1, #15
 80026d0:	f04f 30ff 	mov.w	r0, #4294967295
 80026d4:	f7ff ff8e 	bl	80025f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d8:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <SysTick_Config+0x40>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026de:	4b04      	ldr	r3, [pc, #16]	@ (80026f0 <SysTick_Config+0x40>)
 80026e0:	2207      	movs	r2, #7
 80026e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	e000e010 	.word	0xe000e010

080026f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff ff29 	bl	8002554 <__NVIC_SetPriorityGrouping>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	4603      	mov	r3, r0
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800271c:	f7ff ff3e 	bl	800259c <__NVIC_GetPriorityGrouping>
 8002720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68b9      	ldr	r1, [r7, #8]
 8002726:	6978      	ldr	r0, [r7, #20]
 8002728:	f7ff ff8e 	bl	8002648 <NVIC_EncodePriority>
 800272c:	4602      	mov	r2, r0
 800272e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002732:	4611      	mov	r1, r2
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ff5d 	bl	80025f4 <__NVIC_SetPriority>
}
 800273a:	bf00      	nop
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	4603      	mov	r3, r0
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800274c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff31 	bl	80025b8 <__NVIC_EnableIRQ>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffa2 	bl	80026b0 <SysTick_Config>
 800276c:	4603      	mov	r3, r0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff feda 	bl	800253c <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e099      	b.n	80028c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2202      	movs	r2, #2
 8002798:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0201 	bic.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b4:	e00f      	b.n	80027d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027b6:	f7ff fec1 	bl	800253c <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b05      	cmp	r3, #5
 80027c2:	d908      	bls.n	80027d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2220      	movs	r2, #32
 80027c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2203      	movs	r2, #3
 80027ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e078      	b.n	80028c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e8      	bne.n	80027b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4b38      	ldr	r3, [pc, #224]	@ (80028d0 <HAL_DMA_Init+0x158>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002802:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800280e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282c:	2b04      	cmp	r3, #4
 800282e:	d107      	bne.n	8002840 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002838:	4313      	orrs	r3, r2
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	4313      	orrs	r3, r2
 800283e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f023 0307 	bic.w	r3, r3, #7
 8002856:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	4313      	orrs	r3, r2
 8002860:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	2b04      	cmp	r3, #4
 8002868:	d117      	bne.n	800289a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	4313      	orrs	r3, r2
 8002872:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00e      	beq.n	800289a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 fb01 	bl	8002e84 <DMA_CheckFifoParam>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2240      	movs	r2, #64	@ 0x40
 800288c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002896:	2301      	movs	r3, #1
 8002898:	e016      	b.n	80028c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fab8 	bl	8002e18 <DMA_CalcBaseAndBitshift>
 80028a8:	4603      	mov	r3, r0
 80028aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b0:	223f      	movs	r2, #63	@ 0x3f
 80028b2:	409a      	lsls	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	f010803f 	.word	0xf010803f

080028d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_DMA_Start_IT+0x26>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e040      	b.n	800297c <HAL_DMA_Start_IT+0xa8>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b01      	cmp	r3, #1
 800290c:	d12f      	bne.n	800296e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2202      	movs	r2, #2
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 fa4a 	bl	8002dbc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292c:	223f      	movs	r2, #63	@ 0x3f
 800292e:	409a      	lsls	r2, r3
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 0216 	orr.w	r2, r2, #22
 8002942:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	2b00      	cmp	r3, #0
 800294a:	d007      	beq.n	800295c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 0208 	orr.w	r2, r2, #8
 800295a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	e005      	b.n	800297a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002976:	2302      	movs	r3, #2
 8002978:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800297a:	7dfb      	ldrb	r3, [r7, #23]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002992:	f7ff fdd3 	bl	800253c <HAL_GetTick>
 8002996:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d008      	beq.n	80029b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2280      	movs	r2, #128	@ 0x80
 80029a8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e052      	b.n	8002a5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0216 	bic.w	r2, r2, #22
 80029c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d103      	bne.n	80029e6 <HAL_DMA_Abort+0x62>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0208 	bic.w	r2, r2, #8
 80029f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 0201 	bic.w	r2, r2, #1
 8002a04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a06:	e013      	b.n	8002a30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a08:	f7ff fd98 	bl	800253c <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b05      	cmp	r3, #5
 8002a14:	d90c      	bls.n	8002a30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2220      	movs	r2, #32
 8002a1a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2203      	movs	r2, #3
 8002a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e015      	b.n	8002a5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1e4      	bne.n	8002a08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a42:	223f      	movs	r2, #63	@ 0x3f
 8002a44:	409a      	lsls	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d004      	beq.n	8002a82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2280      	movs	r2, #128	@ 0x80
 8002a7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e00c      	b.n	8002a9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2205      	movs	r2, #5
 8002a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ab4:	4b8e      	ldr	r3, [pc, #568]	@ (8002cf0 <HAL_DMA_IRQHandler+0x248>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a8e      	ldr	r2, [pc, #568]	@ (8002cf4 <HAL_DMA_IRQHandler+0x24c>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	0a9b      	lsrs	r3, r3, #10
 8002ac0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d01a      	beq.n	8002b14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d013      	beq.n	8002b14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0204 	bic.w	r2, r2, #4
 8002afa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b00:	2208      	movs	r2, #8
 8002b02:	409a      	lsls	r2, r3
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0c:	f043 0201 	orr.w	r2, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b18:	2201      	movs	r2, #1
 8002b1a:	409a      	lsls	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d012      	beq.n	8002b4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00b      	beq.n	8002b4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	2201      	movs	r2, #1
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b42:	f043 0202 	orr.w	r2, r3, #2
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4e:	2204      	movs	r2, #4
 8002b50:	409a      	lsls	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d012      	beq.n	8002b80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00b      	beq.n	8002b80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b78:	f043 0204 	orr.w	r2, r3, #4
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b84:	2210      	movs	r2, #16
 8002b86:	409a      	lsls	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d043      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d03c      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2210      	movs	r2, #16
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d018      	beq.n	8002bea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d024      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	4798      	blx	r3
 8002bd6:	e01f      	b.n	8002c18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d01b      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	4798      	blx	r3
 8002be8:	e016      	b.n	8002c18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d107      	bne.n	8002c08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0208 	bic.w	r2, r2, #8
 8002c06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 808f 	beq.w	8002d48 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0310 	and.w	r3, r3, #16
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 8087 	beq.w	8002d48 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c3e:	2220      	movs	r2, #32
 8002c40:	409a      	lsls	r2, r3
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b05      	cmp	r3, #5
 8002c50:	d136      	bne.n	8002cc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0216 	bic.w	r2, r2, #22
 8002c60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d103      	bne.n	8002c82 <HAL_DMA_IRQHandler+0x1da>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d007      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0208 	bic.w	r2, r2, #8
 8002c90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c96:	223f      	movs	r2, #63	@ 0x3f
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d07e      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	4798      	blx	r3
        }
        return;
 8002cbe:	e079      	b.n	8002db4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d01d      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10d      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d031      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	4798      	blx	r3
 8002cec:	e02c      	b.n	8002d48 <HAL_DMA_IRQHandler+0x2a0>
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000
 8002cf4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d023      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	4798      	blx	r3
 8002d08:	e01e      	b.n	8002d48 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10f      	bne.n	8002d38 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0210 	bic.w	r2, r2, #16
 8002d26:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d032      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d022      	beq.n	8002da2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2205      	movs	r2, #5
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0201 	bic.w	r2, r2, #1
 8002d72:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	3301      	adds	r3, #1
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d307      	bcc.n	8002d90 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f2      	bne.n	8002d74 <HAL_DMA_IRQHandler+0x2cc>
 8002d8e:	e000      	b.n	8002d92 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d90:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	4798      	blx	r3
 8002db2:	e000      	b.n	8002db6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002db4:	bf00      	nop
    }
  }
}
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
 8002dc8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002dd8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	2b40      	cmp	r3, #64	@ 0x40
 8002de8:	d108      	bne.n	8002dfc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002dfa:	e007      	b.n	8002e0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	60da      	str	r2, [r3, #12]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	3b10      	subs	r3, #16
 8002e28:	4a14      	ldr	r2, [pc, #80]	@ (8002e7c <DMA_CalcBaseAndBitshift+0x64>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	091b      	lsrs	r3, r3, #4
 8002e30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e32:	4a13      	ldr	r2, [pc, #76]	@ (8002e80 <DMA_CalcBaseAndBitshift+0x68>)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4413      	add	r3, r2
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	d909      	bls.n	8002e5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e4e:	f023 0303 	bic.w	r3, r3, #3
 8002e52:	1d1a      	adds	r2, r3, #4
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e58:	e007      	b.n	8002e6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e62:	f023 0303 	bic.w	r3, r3, #3
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	aaaaaaab 	.word	0xaaaaaaab
 8002e80:	0800d468 	.word	0x0800d468

08002e84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d11f      	bne.n	8002ede <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d856      	bhi.n	8002f52 <DMA_CheckFifoParam+0xce>
 8002ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8002eac <DMA_CheckFifoParam+0x28>)
 8002ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eaa:	bf00      	nop
 8002eac:	08002ebd 	.word	0x08002ebd
 8002eb0:	08002ecf 	.word	0x08002ecf
 8002eb4:	08002ebd 	.word	0x08002ebd
 8002eb8:	08002f53 	.word	0x08002f53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d046      	beq.n	8002f56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ecc:	e043      	b.n	8002f56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ed6:	d140      	bne.n	8002f5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002edc:	e03d      	b.n	8002f5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ee6:	d121      	bne.n	8002f2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d837      	bhi.n	8002f5e <DMA_CheckFifoParam+0xda>
 8002eee:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef4 <DMA_CheckFifoParam+0x70>)
 8002ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef4:	08002f05 	.word	0x08002f05
 8002ef8:	08002f0b 	.word	0x08002f0b
 8002efc:	08002f05 	.word	0x08002f05
 8002f00:	08002f1d 	.word	0x08002f1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
      break;
 8002f08:	e030      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d025      	beq.n	8002f62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f1a:	e022      	b.n	8002f62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f20:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f24:	d11f      	bne.n	8002f66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f2a:	e01c      	b.n	8002f66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d903      	bls.n	8002f3a <DMA_CheckFifoParam+0xb6>
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d003      	beq.n	8002f40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f38:	e018      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002f3e:	e015      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00e      	beq.n	8002f6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f50:	e00b      	b.n	8002f6a <DMA_CheckFifoParam+0xe6>
      break;
 8002f52:	bf00      	nop
 8002f54:	e00a      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;
 8002f56:	bf00      	nop
 8002f58:	e008      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;
 8002f5a:	bf00      	nop
 8002f5c:	e006      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;
 8002f5e:	bf00      	nop
 8002f60:	e004      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;
 8002f62:	bf00      	nop
 8002f64:	e002      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;   
 8002f66:	bf00      	nop
 8002f68:	e000      	b.n	8002f6c <DMA_CheckFifoParam+0xe8>
      break;
 8002f6a:	bf00      	nop
    }
  } 
  
  return status; 
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop

08002f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	@ 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	e16b      	b.n	8003270 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f98:	2201      	movs	r2, #1
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fac:	693a      	ldr	r2, [r7, #16]
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	f040 815a 	bne.w	800326a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 0303 	and.w	r3, r3, #3
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d005      	beq.n	8002fce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d130      	bne.n	8003030 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	2203      	movs	r2, #3
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003004:	2201      	movs	r2, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	091b      	lsrs	r3, r3, #4
 800301a:	f003 0201 	and.w	r2, r3, #1
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	2b03      	cmp	r3, #3
 800303a:	d017      	beq.n	800306c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	2203      	movs	r2, #3
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4013      	ands	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d123      	bne.n	80030c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	08da      	lsrs	r2, r3, #3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3208      	adds	r2, #8
 8003080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003084:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	220f      	movs	r2, #15
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	691a      	ldr	r2, [r3, #16]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	08da      	lsrs	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3208      	adds	r2, #8
 80030ba:	69b9      	ldr	r1, [r7, #24]
 80030bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	2203      	movs	r2, #3
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 0203 	and.w	r2, r3, #3
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80b4 	beq.w	800326a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	4b60      	ldr	r3, [pc, #384]	@ (8003288 <HAL_GPIO_Init+0x30c>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310a:	4a5f      	ldr	r2, [pc, #380]	@ (8003288 <HAL_GPIO_Init+0x30c>)
 800310c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003110:	6453      	str	r3, [r2, #68]	@ 0x44
 8003112:	4b5d      	ldr	r3, [pc, #372]	@ (8003288 <HAL_GPIO_Init+0x30c>)
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800311e:	4a5b      	ldr	r2, [pc, #364]	@ (800328c <HAL_GPIO_Init+0x310>)
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	089b      	lsrs	r3, r3, #2
 8003124:	3302      	adds	r3, #2
 8003126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800312a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	220f      	movs	r2, #15
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	43db      	mvns	r3, r3
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	4013      	ands	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a52      	ldr	r2, [pc, #328]	@ (8003290 <HAL_GPIO_Init+0x314>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d02b      	beq.n	80031a2 <HAL_GPIO_Init+0x226>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a51      	ldr	r2, [pc, #324]	@ (8003294 <HAL_GPIO_Init+0x318>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d025      	beq.n	800319e <HAL_GPIO_Init+0x222>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a50      	ldr	r2, [pc, #320]	@ (8003298 <HAL_GPIO_Init+0x31c>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d01f      	beq.n	800319a <HAL_GPIO_Init+0x21e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a4f      	ldr	r2, [pc, #316]	@ (800329c <HAL_GPIO_Init+0x320>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d019      	beq.n	8003196 <HAL_GPIO_Init+0x21a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a4e      	ldr	r2, [pc, #312]	@ (80032a0 <HAL_GPIO_Init+0x324>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d013      	beq.n	8003192 <HAL_GPIO_Init+0x216>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a4d      	ldr	r2, [pc, #308]	@ (80032a4 <HAL_GPIO_Init+0x328>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d00d      	beq.n	800318e <HAL_GPIO_Init+0x212>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a4c      	ldr	r2, [pc, #304]	@ (80032a8 <HAL_GPIO_Init+0x32c>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d007      	beq.n	800318a <HAL_GPIO_Init+0x20e>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a4b      	ldr	r2, [pc, #300]	@ (80032ac <HAL_GPIO_Init+0x330>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d101      	bne.n	8003186 <HAL_GPIO_Init+0x20a>
 8003182:	2307      	movs	r3, #7
 8003184:	e00e      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 8003186:	2308      	movs	r3, #8
 8003188:	e00c      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 800318a:	2306      	movs	r3, #6
 800318c:	e00a      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 800318e:	2305      	movs	r3, #5
 8003190:	e008      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 8003192:	2304      	movs	r3, #4
 8003194:	e006      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 8003196:	2303      	movs	r3, #3
 8003198:	e004      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 800319a:	2302      	movs	r3, #2
 800319c:	e002      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 800319e:	2301      	movs	r3, #1
 80031a0:	e000      	b.n	80031a4 <HAL_GPIO_Init+0x228>
 80031a2:	2300      	movs	r3, #0
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	f002 0203 	and.w	r2, r2, #3
 80031aa:	0092      	lsls	r2, r2, #2
 80031ac:	4093      	lsls	r3, r2
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031b4:	4935      	ldr	r1, [pc, #212]	@ (800328c <HAL_GPIO_Init+0x310>)
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	089b      	lsrs	r3, r3, #2
 80031ba:	3302      	adds	r3, #2
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031c2:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	4013      	ands	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031e6:	4a32      	ldr	r2, [pc, #200]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031ec:	4b30      	ldr	r3, [pc, #192]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003210:	4a27      	ldr	r2, [pc, #156]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003216:	4b26      	ldr	r3, [pc, #152]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800323a:	4a1d      	ldr	r2, [pc, #116]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003240:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003264:	4a12      	ldr	r2, [pc, #72]	@ (80032b0 <HAL_GPIO_Init+0x334>)
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3301      	adds	r3, #1
 800326e:	61fb      	str	r3, [r7, #28]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	2b0f      	cmp	r3, #15
 8003274:	f67f ae90 	bls.w	8002f98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3724      	adds	r7, #36	@ 0x24
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800
 800328c:	40013800 	.word	0x40013800
 8003290:	40020000 	.word	0x40020000
 8003294:	40020400 	.word	0x40020400
 8003298:	40020800 	.word	0x40020800
 800329c:	40020c00 	.word	0x40020c00
 80032a0:	40021000 	.word	0x40021000
 80032a4:	40021400 	.word	0x40021400
 80032a8:	40021800 	.word	0x40021800
 80032ac:	40021c00 	.word	0x40021c00
 80032b0:	40013c00 	.word	0x40013c00

080032b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	807b      	strh	r3, [r7, #2]
 80032c0:	4613      	mov	r3, r2
 80032c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032c4:	787b      	ldrb	r3, [r7, #1]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ca:	887a      	ldrh	r2, [r7, #2]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032d0:	e003      	b.n	80032da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032d2:	887b      	ldrh	r3, [r7, #2]
 80032d4:	041a      	lsls	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	619a      	str	r2, [r3, #24]
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b085      	sub	sp, #20
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	460b      	mov	r3, r1
 80032f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032f8:	887a      	ldrh	r2, [r7, #2]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4013      	ands	r3, r2
 80032fe:	041a      	lsls	r2, r3, #16
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	43d9      	mvns	r1, r3
 8003304:	887b      	ldrh	r3, [r7, #2]
 8003306:	400b      	ands	r3, r1
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	619a      	str	r2, [r3, #24]
}
 800330e:	bf00      	nop
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e12b      	b.n	8003586 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d106      	bne.n	8003348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7fe fe86 	bl	8002054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2224      	movs	r2, #36	@ 0x24
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0201 	bic.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800336e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800337e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003380:	f001 fc4e 	bl	8004c20 <HAL_RCC_GetPCLK1Freq>
 8003384:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a81      	ldr	r2, [pc, #516]	@ (8003590 <HAL_I2C_Init+0x274>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d807      	bhi.n	80033a0 <HAL_I2C_Init+0x84>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a80      	ldr	r2, [pc, #512]	@ (8003594 <HAL_I2C_Init+0x278>)
 8003394:	4293      	cmp	r3, r2
 8003396:	bf94      	ite	ls
 8003398:	2301      	movls	r3, #1
 800339a:	2300      	movhi	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	e006      	b.n	80033ae <HAL_I2C_Init+0x92>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4a7d      	ldr	r2, [pc, #500]	@ (8003598 <HAL_I2C_Init+0x27c>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	bf94      	ite	ls
 80033a8:	2301      	movls	r3, #1
 80033aa:	2300      	movhi	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e0e7      	b.n	8003586 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a78      	ldr	r2, [pc, #480]	@ (800359c <HAL_I2C_Init+0x280>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	0c9b      	lsrs	r3, r3, #18
 80033c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a6a      	ldr	r2, [pc, #424]	@ (8003590 <HAL_I2C_Init+0x274>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d802      	bhi.n	80033f0 <HAL_I2C_Init+0xd4>
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	3301      	adds	r3, #1
 80033ee:	e009      	b.n	8003404 <HAL_I2C_Init+0xe8>
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	4a69      	ldr	r2, [pc, #420]	@ (80035a0 <HAL_I2C_Init+0x284>)
 80033fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003400:	099b      	lsrs	r3, r3, #6
 8003402:	3301      	adds	r3, #1
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	430b      	orrs	r3, r1
 800340a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003416:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	495c      	ldr	r1, [pc, #368]	@ (8003590 <HAL_I2C_Init+0x274>)
 8003420:	428b      	cmp	r3, r1
 8003422:	d819      	bhi.n	8003458 <HAL_I2C_Init+0x13c>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e59      	subs	r1, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003432:	1c59      	adds	r1, r3, #1
 8003434:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003438:	400b      	ands	r3, r1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <HAL_I2C_Init+0x138>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1e59      	subs	r1, r3, #1
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	fbb1 f3f3 	udiv	r3, r1, r3
 800344c:	3301      	adds	r3, #1
 800344e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003452:	e051      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 8003454:	2304      	movs	r3, #4
 8003456:	e04f      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d111      	bne.n	8003484 <HAL_I2C_Init+0x168>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e58      	subs	r0, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6859      	ldr	r1, [r3, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	440b      	add	r3, r1
 800346e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003472:	3301      	adds	r3, #1
 8003474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf0c      	ite	eq
 800347c:	2301      	moveq	r3, #1
 800347e:	2300      	movne	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	e012      	b.n	80034aa <HAL_I2C_Init+0x18e>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1e58      	subs	r0, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	0099      	lsls	r1, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	fbb0 f3f3 	udiv	r3, r0, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf0c      	ite	eq
 80034a4:	2301      	moveq	r3, #1
 80034a6:	2300      	movne	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_I2C_Init+0x196>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e022      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10e      	bne.n	80034d8 <HAL_I2C_Init+0x1bc>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1e58      	subs	r0, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6859      	ldr	r1, [r3, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	440b      	add	r3, r1
 80034c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80034cc:	3301      	adds	r3, #1
 80034ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034d6:	e00f      	b.n	80034f8 <HAL_I2C_Init+0x1dc>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	1e58      	subs	r0, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6859      	ldr	r1, [r3, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	0099      	lsls	r1, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	6809      	ldr	r1, [r1, #0]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003526:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6911      	ldr	r1, [r2, #16]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68d2      	ldr	r2, [r2, #12]
 8003532:	4311      	orrs	r1, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	430b      	orrs	r3, r1
 800353a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	000186a0 	.word	0x000186a0
 8003594:	001e847f 	.word	0x001e847f
 8003598:	003d08ff 	.word	0x003d08ff
 800359c:	431bde83 	.word	0x431bde83
 80035a0:	10624dd3 	.word	0x10624dd3

080035a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	4608      	mov	r0, r1
 80035ae:	4611      	mov	r1, r2
 80035b0:	461a      	mov	r2, r3
 80035b2:	4603      	mov	r3, r0
 80035b4:	817b      	strh	r3, [r7, #10]
 80035b6:	460b      	mov	r3, r1
 80035b8:	813b      	strh	r3, [r7, #8]
 80035ba:	4613      	mov	r3, r2
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035be:	f7fe ffbd 	bl	800253c <HAL_GetTick>
 80035c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	f040 80d9 	bne.w	8003784 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	2319      	movs	r3, #25
 80035d8:	2201      	movs	r2, #1
 80035da:	496d      	ldr	r1, [pc, #436]	@ (8003790 <HAL_I2C_Mem_Write+0x1ec>)
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fc7f 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035e8:	2302      	movs	r3, #2
 80035ea:	e0cc      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_I2C_Mem_Write+0x56>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e0c5      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b01      	cmp	r3, #1
 800360e:	d007      	beq.n	8003620 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800362e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2221      	movs	r2, #33	@ 0x21
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2240      	movs	r2, #64	@ 0x40
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a3a      	ldr	r2, [r7, #32]
 800364a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003650:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4a4d      	ldr	r2, [pc, #308]	@ (8003794 <HAL_I2C_Mem_Write+0x1f0>)
 8003660:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003662:	88f8      	ldrh	r0, [r7, #6]
 8003664:	893a      	ldrh	r2, [r7, #8]
 8003666:	8979      	ldrh	r1, [r7, #10]
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	9301      	str	r3, [sp, #4]
 800366c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	4603      	mov	r3, r0
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 fab6 	bl	8003be4 <I2C_RequestMemoryWrite>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d052      	beq.n	8003724 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e081      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 fd00 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00d      	beq.n	80036ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	2b04      	cmp	r3, #4
 8003698:	d107      	bne.n	80036aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e06b      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	781a      	ldrb	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d11b      	bne.n	8003724 <HAL_I2C_Mem_Write+0x180>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d017      	beq.n	8003724 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	781a      	ldrb	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370e:	3b01      	subs	r3, #1
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1aa      	bne.n	8003682 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fcec 	bl	800410e <I2C_WaitOnBTFFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	2b04      	cmp	r3, #4
 8003742:	d107      	bne.n	8003754 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003752:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e016      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003766:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2220      	movs	r2, #32
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	e000      	b.n	8003786 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
  }
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	00100002 	.word	0x00100002
 8003794:	ffff0000 	.word	0xffff0000

08003798 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b08c      	sub	sp, #48	@ 0x30
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	4608      	mov	r0, r1
 80037a2:	4611      	mov	r1, r2
 80037a4:	461a      	mov	r2, r3
 80037a6:	4603      	mov	r3, r0
 80037a8:	817b      	strh	r3, [r7, #10]
 80037aa:	460b      	mov	r3, r1
 80037ac:	813b      	strh	r3, [r7, #8]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037b2:	f7fe fec3 	bl	800253c <HAL_GetTick>
 80037b6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b20      	cmp	r3, #32
 80037c2:	f040 8208 	bne.w	8003bd6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	2319      	movs	r3, #25
 80037cc:	2201      	movs	r2, #1
 80037ce:	497b      	ldr	r1, [pc, #492]	@ (80039bc <HAL_I2C_Mem_Read+0x224>)
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 fb85 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037dc:	2302      	movs	r3, #2
 80037de:	e1fb      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_I2C_Mem_Read+0x56>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e1f4      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b01      	cmp	r3, #1
 8003802:	d007      	beq.n	8003814 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003822:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2222      	movs	r2, #34	@ 0x22
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2240      	movs	r2, #64	@ 0x40
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003844:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4a5b      	ldr	r2, [pc, #364]	@ (80039c0 <HAL_I2C_Mem_Read+0x228>)
 8003854:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003856:	88f8      	ldrh	r0, [r7, #6]
 8003858:	893a      	ldrh	r2, [r7, #8]
 800385a:	8979      	ldrh	r1, [r7, #10]
 800385c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	4603      	mov	r3, r0
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 fa52 	bl	8003d10 <I2C_RequestMemoryRead>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e1b0      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800387a:	2b00      	cmp	r3, #0
 800387c:	d113      	bne.n	80038a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800387e:	2300      	movs	r3, #0
 8003880:	623b      	str	r3, [r7, #32]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	623b      	str	r3, [r7, #32]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	623b      	str	r3, [r7, #32]
 8003892:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	e184      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d11b      	bne.n	80038e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038be:	2300      	movs	r3, #0
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	61fb      	str	r3, [r7, #28]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	61fb      	str	r3, [r7, #28]
 80038d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	e164      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d11b      	bne.n	8003926 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800390c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	61bb      	str	r3, [r7, #24]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	61bb      	str	r3, [r7, #24]
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	e144      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800393c:	e138      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003942:	2b03      	cmp	r3, #3
 8003944:	f200 80f1 	bhi.w	8003b2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394c:	2b01      	cmp	r3, #1
 800394e:	d123      	bne.n	8003998 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003952:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fc1b 	bl	8004190 <I2C_WaitOnRXNEFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e139      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003996:	e10b      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	2b02      	cmp	r3, #2
 800399e:	d14e      	bne.n	8003a3e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a6:	2200      	movs	r2, #0
 80039a8:	4906      	ldr	r1, [pc, #24]	@ (80039c4 <HAL_I2C_Mem_Read+0x22c>)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 fa98 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e10e      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
 80039ba:	bf00      	nop
 80039bc:	00100002 	.word	0x00100002
 80039c0:	ffff0000 	.word	0xffff0000
 80039c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691a      	ldr	r2, [r3, #16]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a3c:	e0b8      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a44:	2200      	movs	r2, #0
 8003a46:	4966      	ldr	r1, [pc, #408]	@ (8003be0 <HAL_I2C_Mem_Read+0x448>)
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 fa49 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0bf      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a84:	3b01      	subs	r3, #1
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	494f      	ldr	r1, [pc, #316]	@ (8003be0 <HAL_I2C_Mem_Read+0x448>)
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 fa1b 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e091      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ac2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b28:	e042      	b.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 fb2e 	bl	8004190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e04c      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b50:	1c5a      	adds	r2, r3, #1
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	d118      	bne.n	8003bb0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f47f aec2 	bne.w	800393e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e000      	b.n	8003bd8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003bd6:	2302      	movs	r3, #2
  }
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3728      	adds	r7, #40	@ 0x28
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	00010004 	.word	0x00010004

08003be4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af02      	add	r7, sp, #8
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	4608      	mov	r0, r1
 8003bee:	4611      	mov	r1, r2
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	817b      	strh	r3, [r7, #10]
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	813b      	strh	r3, [r7, #8]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	6a3b      	ldr	r3, [r7, #32]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 f960 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00d      	beq.n	8003c42 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c34:	d103      	bne.n	8003c3e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e05f      	b.n	8003d02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c42:	897b      	ldrh	r3, [r7, #10]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	6a3a      	ldr	r2, [r7, #32]
 8003c56:	492d      	ldr	r1, [pc, #180]	@ (8003d0c <I2C_RequestMemoryWrite+0x128>)
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 f998 	bl	8003f8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e04c      	b.n	8003d02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c68:	2300      	movs	r3, #0
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	617b      	str	r3, [r7, #20]
 8003c7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c80:	6a39      	ldr	r1, [r7, #32]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fa02 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00d      	beq.n	8003caa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d107      	bne.n	8003ca6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ca4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e02b      	b.n	8003d02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d105      	bne.n	8003cbc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cb0:	893b      	ldrh	r3, [r7, #8]
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	611a      	str	r2, [r3, #16]
 8003cba:	e021      	b.n	8003d00 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cbc:	893b      	ldrh	r3, [r7, #8]
 8003cbe:	0a1b      	lsrs	r3, r3, #8
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ccc:	6a39      	ldr	r1, [r7, #32]
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 f9dc 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00d      	beq.n	8003cf6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d107      	bne.n	8003cf2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e005      	b.n	8003d02 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cf6:	893b      	ldrh	r3, [r7, #8]
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	00010002 	.word	0x00010002

08003d10 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	4608      	mov	r0, r1
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4603      	mov	r3, r0
 8003d20:	817b      	strh	r3, [r7, #10]
 8003d22:	460b      	mov	r3, r1
 8003d24:	813b      	strh	r3, [r7, #8]
 8003d26:	4613      	mov	r3, r2
 8003d28:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d38:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 f8c2 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00d      	beq.n	8003d7e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d70:	d103      	bne.n	8003d7a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0aa      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d7e:	897b      	ldrh	r3, [r7, #10]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	461a      	mov	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d90:	6a3a      	ldr	r2, [r7, #32]
 8003d92:	4952      	ldr	r1, [pc, #328]	@ (8003edc <I2C_RequestMemoryRead+0x1cc>)
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f000 f8fa 	bl	8003f8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e097      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dbc:	6a39      	ldr	r1, [r7, #32]
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 f964 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d107      	bne.n	8003de2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e076      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003de6:	88fb      	ldrh	r3, [r7, #6]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d105      	bne.n	8003df8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dec:	893b      	ldrh	r3, [r7, #8]
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	611a      	str	r2, [r3, #16]
 8003df6:	e021      	b.n	8003e3c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003df8:	893b      	ldrh	r3, [r7, #8]
 8003dfa:	0a1b      	lsrs	r3, r3, #8
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e08:	6a39      	ldr	r1, [r7, #32]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f93e 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00d      	beq.n	8003e32 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d107      	bne.n	8003e2e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e050      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e32:	893b      	ldrh	r3, [r7, #8]
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3e:	6a39      	ldr	r1, [r7, #32]
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 f923 	bl	800408c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00d      	beq.n	8003e68 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d107      	bne.n	8003e64 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e62:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e035      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e76:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 f82b 	bl	8003ee0 <I2C_WaitOnFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00d      	beq.n	8003eac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e9e:	d103      	bne.n	8003ea8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e013      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003eac:	897b      	ldrh	r3, [r7, #10]
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	f043 0301 	orr.w	r3, r3, #1
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebe:	6a3a      	ldr	r2, [r7, #32]
 8003ec0:	4906      	ldr	r1, [pc, #24]	@ (8003edc <I2C_RequestMemoryRead+0x1cc>)
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 f863 	bl	8003f8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	00010002 	.word	0x00010002

08003ee0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	603b      	str	r3, [r7, #0]
 8003eec:	4613      	mov	r3, r2
 8003eee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ef0:	e025      	b.n	8003f3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef8:	d021      	beq.n	8003f3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003efa:	f7fe fb1f 	bl	800253c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d302      	bcc.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d116      	bne.n	8003f3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f043 0220 	orr.w	r2, r3, #32
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e023      	b.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d10d      	bne.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	43da      	mvns	r2, r3
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	4013      	ands	r3, r2
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	bf0c      	ite	eq
 8003f5a:	2301      	moveq	r3, #1
 8003f5c:	2300      	movne	r3, #0
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	e00c      	b.n	8003f7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	bf0c      	ite	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	2300      	movne	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d0b6      	beq.n	8003ef2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f9c:	e051      	b.n	8004042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fac:	d123      	bne.n	8003ff6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe2:	f043 0204 	orr.w	r2, r3, #4
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e046      	b.n	8004084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffc:	d021      	beq.n	8004042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ffe:	f7fe fa9d 	bl	800253c <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	429a      	cmp	r2, r3
 800400c:	d302      	bcc.n	8004014 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d116      	bne.n	8004042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2220      	movs	r2, #32
 800401e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	f043 0220 	orr.w	r2, r3, #32
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e020      	b.n	8004084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	0c1b      	lsrs	r3, r3, #16
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b01      	cmp	r3, #1
 800404a:	d10c      	bne.n	8004066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	43da      	mvns	r2, r3
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	4013      	ands	r3, r2
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	bf14      	ite	ne
 800405e:	2301      	movne	r3, #1
 8004060:	2300      	moveq	r3, #0
 8004062:	b2db      	uxtb	r3, r3
 8004064:	e00b      	b.n	800407e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	43da      	mvns	r2, r3
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	4013      	ands	r3, r2
 8004072:	b29b      	uxth	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	bf14      	ite	ne
 8004078:	2301      	movne	r3, #1
 800407a:	2300      	moveq	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d18d      	bne.n	8003f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004098:	e02d      	b.n	80040f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 f8ce 	bl	800423c <I2C_IsAcknowledgeFailed>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e02d      	b.n	8004106 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d021      	beq.n	80040f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b2:	f7fe fa43 	bl	800253c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d302      	bcc.n	80040c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d116      	bne.n	80040f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2220      	movs	r2, #32
 80040d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e2:	f043 0220 	orr.w	r2, r3, #32
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e007      	b.n	8004106 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004100:	2b80      	cmp	r3, #128	@ 0x80
 8004102:	d1ca      	bne.n	800409a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800411a:	e02d      	b.n	8004178 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 f88d 	bl	800423c <I2C_IsAcknowledgeFailed>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e02d      	b.n	8004188 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004132:	d021      	beq.n	8004178 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004134:	f7fe fa02 	bl	800253c <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	429a      	cmp	r2, r3
 8004142:	d302      	bcc.n	800414a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d116      	bne.n	8004178 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004164:	f043 0220 	orr.w	r2, r3, #32
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e007      	b.n	8004188 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b04      	cmp	r3, #4
 8004184:	d1ca      	bne.n	800411c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800419c:	e042      	b.n	8004224 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f003 0310 	and.w	r3, r3, #16
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	d119      	bne.n	80041e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f06f 0210 	mvn.w	r2, #16
 80041b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2220      	movs	r2, #32
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e029      	b.n	8004234 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041e0:	f7fe f9ac 	bl	800253c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d302      	bcc.n	80041f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d116      	bne.n	8004224 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	f043 0220 	orr.w	r2, r3, #32
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e007      	b.n	8004234 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422e:	2b40      	cmp	r3, #64	@ 0x40
 8004230:	d1b5      	bne.n	800419e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800424e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004252:	d11b      	bne.n	800428c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800425c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004278:	f043 0204 	orr.w	r2, r3, #4
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e034      	b.n	8004316 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80042b4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f245 5255 	movw	r2, #21845	@ 0x5555
 80042be:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6852      	ldr	r2, [r2, #4]
 80042c8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6892      	ldr	r2, [r2, #8]
 80042d2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80042d4:	f7fe f932 	bl	800253c <HAL_GetTick>
 80042d8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80042da:	e00f      	b.n	80042fc <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80042dc:	f7fe f92e 	bl	800253c <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b31      	cmp	r3, #49	@ 0x31
 80042e8:	d908      	bls.n	80042fc <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f003 0303 	and.w	r3, r3, #3
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e00c      	b.n	8004316 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1e8      	bne.n	80042dc <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004312:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800432e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e267      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b00      	cmp	r3, #0
 800435c:	d075      	beq.n	800444a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800435e:	4b88      	ldr	r3, [pc, #544]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 030c 	and.w	r3, r3, #12
 8004366:	2b04      	cmp	r3, #4
 8004368:	d00c      	beq.n	8004384 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800436a:	4b85      	ldr	r3, [pc, #532]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004372:	2b08      	cmp	r3, #8
 8004374:	d112      	bne.n	800439c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004376:	4b82      	ldr	r3, [pc, #520]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800437e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004382:	d10b      	bne.n	800439c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	4b7e      	ldr	r3, [pc, #504]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d05b      	beq.n	8004448 <HAL_RCC_OscConfig+0x108>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d157      	bne.n	8004448 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e242      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a4:	d106      	bne.n	80043b4 <HAL_RCC_OscConfig+0x74>
 80043a6:	4b76      	ldr	r3, [pc, #472]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a75      	ldr	r2, [pc, #468]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b0:	6013      	str	r3, [r2, #0]
 80043b2:	e01d      	b.n	80043f0 <HAL_RCC_OscConfig+0xb0>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043bc:	d10c      	bne.n	80043d8 <HAL_RCC_OscConfig+0x98>
 80043be:	4b70      	ldr	r3, [pc, #448]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a6f      	ldr	r2, [pc, #444]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043c8:	6013      	str	r3, [r2, #0]
 80043ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a6c      	ldr	r2, [pc, #432]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	e00b      	b.n	80043f0 <HAL_RCC_OscConfig+0xb0>
 80043d8:	4b69      	ldr	r3, [pc, #420]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a68      	ldr	r2, [pc, #416]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	4b66      	ldr	r3, [pc, #408]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a65      	ldr	r2, [pc, #404]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80043ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d013      	beq.n	8004420 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f8:	f7fe f8a0 	bl	800253c <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004400:	f7fe f89c 	bl	800253c <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b64      	cmp	r3, #100	@ 0x64
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e207      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004412:	4b5b      	ldr	r3, [pc, #364]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0xc0>
 800441e:	e014      	b.n	800444a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7fe f88c 	bl	800253c <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004428:	f7fe f888 	bl	800253c <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	@ 0x64
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e1f3      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800443a:	4b51      	ldr	r3, [pc, #324]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1f0      	bne.n	8004428 <HAL_RCC_OscConfig+0xe8>
 8004446:	e000      	b.n	800444a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004448:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d063      	beq.n	800451e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004456:	4b4a      	ldr	r3, [pc, #296]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 030c 	and.w	r3, r3, #12
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004462:	4b47      	ldr	r3, [pc, #284]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800446a:	2b08      	cmp	r3, #8
 800446c:	d11c      	bne.n	80044a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800446e:	4b44      	ldr	r3, [pc, #272]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d116      	bne.n	80044a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800447a:	4b41      	ldr	r3, [pc, #260]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_RCC_OscConfig+0x152>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d001      	beq.n	8004492 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e1c7      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004492:	4b3b      	ldr	r3, [pc, #236]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4937      	ldr	r1, [pc, #220]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044a6:	e03a      	b.n	800451e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d020      	beq.n	80044f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044b0:	4b34      	ldr	r3, [pc, #208]	@ (8004584 <HAL_RCC_OscConfig+0x244>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7fe f841 	bl	800253c <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044be:	f7fe f83d 	bl	800253c <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e1a8      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044dc:	4b28      	ldr	r3, [pc, #160]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	4925      	ldr	r1, [pc, #148]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	600b      	str	r3, [r1, #0]
 80044f0:	e015      	b.n	800451e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044f2:	4b24      	ldr	r3, [pc, #144]	@ (8004584 <HAL_RCC_OscConfig+0x244>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fe f820 	bl	800253c <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004500:	f7fe f81c 	bl	800253c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e187      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004512:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	2b00      	cmp	r3, #0
 8004528:	d036      	beq.n	8004598 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d016      	beq.n	8004560 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004532:	4b15      	ldr	r3, [pc, #84]	@ (8004588 <HAL_RCC_OscConfig+0x248>)
 8004534:	2201      	movs	r2, #1
 8004536:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004538:	f7fe f800 	bl	800253c <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004540:	f7fd fffc 	bl	800253c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e167      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004552:	4b0b      	ldr	r3, [pc, #44]	@ (8004580 <HAL_RCC_OscConfig+0x240>)
 8004554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x200>
 800455e:	e01b      	b.n	8004598 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004560:	4b09      	ldr	r3, [pc, #36]	@ (8004588 <HAL_RCC_OscConfig+0x248>)
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004566:	f7fd ffe9 	bl	800253c <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800456c:	e00e      	b.n	800458c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800456e:	f7fd ffe5 	bl	800253c <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d907      	bls.n	800458c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e150      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
 8004580:	40023800 	.word	0x40023800
 8004584:	42470000 	.word	0x42470000
 8004588:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800458c:	4b88      	ldr	r3, [pc, #544]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800458e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1ea      	bne.n	800456e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8097 	beq.w	80046d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045a6:	2300      	movs	r3, #0
 80045a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045aa:	4b81      	ldr	r3, [pc, #516]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10f      	bne.n	80045d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b6:	2300      	movs	r3, #0
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	4b7d      	ldr	r3, [pc, #500]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	4a7c      	ldr	r2, [pc, #496]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80045c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045c6:	4b7a      	ldr	r3, [pc, #488]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80045c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d2:	2301      	movs	r3, #1
 80045d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d6:	4b77      	ldr	r3, [pc, #476]	@ (80047b4 <HAL_RCC_OscConfig+0x474>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d118      	bne.n	8004614 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045e2:	4b74      	ldr	r3, [pc, #464]	@ (80047b4 <HAL_RCC_OscConfig+0x474>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a73      	ldr	r2, [pc, #460]	@ (80047b4 <HAL_RCC_OscConfig+0x474>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ee:	f7fd ffa5 	bl	800253c <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f4:	e008      	b.n	8004608 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f6:	f7fd ffa1 	bl	800253c <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e10c      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004608:	4b6a      	ldr	r3, [pc, #424]	@ (80047b4 <HAL_RCC_OscConfig+0x474>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f0      	beq.n	80045f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d106      	bne.n	800462a <HAL_RCC_OscConfig+0x2ea>
 800461c:	4b64      	ldr	r3, [pc, #400]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004620:	4a63      	ldr	r2, [pc, #396]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004622:	f043 0301 	orr.w	r3, r3, #1
 8004626:	6713      	str	r3, [r2, #112]	@ 0x70
 8004628:	e01c      	b.n	8004664 <HAL_RCC_OscConfig+0x324>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b05      	cmp	r3, #5
 8004630:	d10c      	bne.n	800464c <HAL_RCC_OscConfig+0x30c>
 8004632:	4b5f      	ldr	r3, [pc, #380]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004636:	4a5e      	ldr	r2, [pc, #376]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004638:	f043 0304 	orr.w	r3, r3, #4
 800463c:	6713      	str	r3, [r2, #112]	@ 0x70
 800463e:	4b5c      	ldr	r3, [pc, #368]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004642:	4a5b      	ldr	r2, [pc, #364]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	6713      	str	r3, [r2, #112]	@ 0x70
 800464a:	e00b      	b.n	8004664 <HAL_RCC_OscConfig+0x324>
 800464c:	4b58      	ldr	r3, [pc, #352]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800464e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004650:	4a57      	ldr	r2, [pc, #348]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004652:	f023 0301 	bic.w	r3, r3, #1
 8004656:	6713      	str	r3, [r2, #112]	@ 0x70
 8004658:	4b55      	ldr	r3, [pc, #340]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800465a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465c:	4a54      	ldr	r2, [pc, #336]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800465e:	f023 0304 	bic.w	r3, r3, #4
 8004662:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d015      	beq.n	8004698 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466c:	f7fd ff66 	bl	800253c <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004672:	e00a      	b.n	800468a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004674:	f7fd ff62 	bl	800253c <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e0cb      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800468a:	4b49      	ldr	r3, [pc, #292]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800468c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0ee      	beq.n	8004674 <HAL_RCC_OscConfig+0x334>
 8004696:	e014      	b.n	80046c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004698:	f7fd ff50 	bl	800253c <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800469e:	e00a      	b.n	80046b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f7fd ff4c 	bl	800253c <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e0b5      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046b6:	4b3e      	ldr	r3, [pc, #248]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80046b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1ee      	bne.n	80046a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046c2:	7dfb      	ldrb	r3, [r7, #23]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d105      	bne.n	80046d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046c8:	4b39      	ldr	r3, [pc, #228]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80046ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046cc:	4a38      	ldr	r2, [pc, #224]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80046ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80a1 	beq.w	8004820 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046de:	4b34      	ldr	r3, [pc, #208]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 030c 	and.w	r3, r3, #12
 80046e6:	2b08      	cmp	r3, #8
 80046e8:	d05c      	beq.n	80047a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d141      	bne.n	8004776 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f2:	4b31      	ldr	r3, [pc, #196]	@ (80047b8 <HAL_RCC_OscConfig+0x478>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f8:	f7fd ff20 	bl	800253c <HAL_GetTick>
 80046fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046fe:	e008      	b.n	8004712 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004700:	f7fd ff1c 	bl	800253c <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e087      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004712:	4b27      	ldr	r3, [pc, #156]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f0      	bne.n	8004700 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	69da      	ldr	r2, [r3, #28]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	431a      	orrs	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	085b      	lsrs	r3, r3, #1
 8004736:	3b01      	subs	r3, #1
 8004738:	041b      	lsls	r3, r3, #16
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004740:	061b      	lsls	r3, r3, #24
 8004742:	491b      	ldr	r1, [pc, #108]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004748:	4b1b      	ldr	r3, [pc, #108]	@ (80047b8 <HAL_RCC_OscConfig+0x478>)
 800474a:	2201      	movs	r2, #1
 800474c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474e:	f7fd fef5 	bl	800253c <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004756:	f7fd fef1 	bl	800253c <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e05c      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004768:	4b11      	ldr	r3, [pc, #68]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x416>
 8004774:	e054      	b.n	8004820 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004776:	4b10      	ldr	r3, [pc, #64]	@ (80047b8 <HAL_RCC_OscConfig+0x478>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fd fede 	bl	800253c <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004784:	f7fd feda 	bl	800253c <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e045      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004796:	4b06      	ldr	r3, [pc, #24]	@ (80047b0 <HAL_RCC_OscConfig+0x470>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x444>
 80047a2:	e03d      	b.n	8004820 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d107      	bne.n	80047bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e038      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
 80047b0:	40023800 	.word	0x40023800
 80047b4:	40007000 	.word	0x40007000
 80047b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047bc:	4b1b      	ldr	r3, [pc, #108]	@ (800482c <HAL_RCC_OscConfig+0x4ec>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d028      	beq.n	800481c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d121      	bne.n	800481c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d11a      	bne.n	800481c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047ec:	4013      	ands	r3, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d111      	bne.n	800481c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004802:	085b      	lsrs	r3, r3, #1
 8004804:	3b01      	subs	r3, #1
 8004806:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d107      	bne.n	800481c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004816:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004818:	429a      	cmp	r2, r3
 800481a:	d001      	beq.n	8004820 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e000      	b.n	8004822 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40023800 	.word	0x40023800

08004830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0cc      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004844:	4b68      	ldr	r3, [pc, #416]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d90c      	bls.n	800486c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004852:	4b65      	ldr	r3, [pc, #404]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800485a:	4b63      	ldr	r3, [pc, #396]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	429a      	cmp	r2, r3
 8004866:	d001      	beq.n	800486c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e0b8      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d020      	beq.n	80048ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	d005      	beq.n	8004890 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004884:	4b59      	ldr	r3, [pc, #356]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	4a58      	ldr	r2, [pc, #352]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 800488a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800488e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800489c:	4b53      	ldr	r3, [pc, #332]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	4a52      	ldr	r2, [pc, #328]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80048a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048a8:	4b50      	ldr	r3, [pc, #320]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	494d      	ldr	r1, [pc, #308]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d044      	beq.n	8004950 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d107      	bne.n	80048de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ce:	4b47      	ldr	r3, [pc, #284]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d119      	bne.n	800490e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e07f      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d003      	beq.n	80048ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ea:	2b03      	cmp	r3, #3
 80048ec:	d107      	bne.n	80048fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ee:	4b3f      	ldr	r3, [pc, #252]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d109      	bne.n	800490e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e06f      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048fe:	4b3b      	ldr	r3, [pc, #236]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e067      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800490e:	4b37      	ldr	r3, [pc, #220]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f023 0203 	bic.w	r2, r3, #3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	4934      	ldr	r1, [pc, #208]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 800491c:	4313      	orrs	r3, r2
 800491e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004920:	f7fd fe0c 	bl	800253c <HAL_GetTick>
 8004924:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004926:	e00a      	b.n	800493e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004928:	f7fd fe08 	bl	800253c <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004936:	4293      	cmp	r3, r2
 8004938:	d901      	bls.n	800493e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e04f      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493e:	4b2b      	ldr	r3, [pc, #172]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 020c 	and.w	r2, r3, #12
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	429a      	cmp	r2, r3
 800494e:	d1eb      	bne.n	8004928 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004950:	4b25      	ldr	r3, [pc, #148]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d20c      	bcs.n	8004978 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495e:	4b22      	ldr	r3, [pc, #136]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004966:	4b20      	ldr	r3, [pc, #128]	@ (80049e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d001      	beq.n	8004978 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e032      	b.n	80049de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b00      	cmp	r3, #0
 8004982:	d008      	beq.n	8004996 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004984:	4b19      	ldr	r3, [pc, #100]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	4916      	ldr	r1, [pc, #88]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	4313      	orrs	r3, r2
 8004994:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d009      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049a2:	4b12      	ldr	r3, [pc, #72]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	490e      	ldr	r1, [pc, #56]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049b6:	f000 f821 	bl	80049fc <HAL_RCC_GetSysClockFreq>
 80049ba:	4602      	mov	r2, r0
 80049bc:	4b0b      	ldr	r3, [pc, #44]	@ (80049ec <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	091b      	lsrs	r3, r3, #4
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	490a      	ldr	r1, [pc, #40]	@ (80049f0 <HAL_RCC_ClockConfig+0x1c0>)
 80049c8:	5ccb      	ldrb	r3, [r1, r3]
 80049ca:	fa22 f303 	lsr.w	r3, r2, r3
 80049ce:	4a09      	ldr	r2, [pc, #36]	@ (80049f4 <HAL_RCC_ClockConfig+0x1c4>)
 80049d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049d2:	4b09      	ldr	r3, [pc, #36]	@ (80049f8 <HAL_RCC_ClockConfig+0x1c8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7fd fd6c 	bl	80024b4 <HAL_InitTick>

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	40023c00 	.word	0x40023c00
 80049ec:	40023800 	.word	0x40023800
 80049f0:	0800d450 	.word	0x0800d450
 80049f4:	20000000 	.word	0x20000000
 80049f8:	20000004 	.word	0x20000004

080049fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a00:	b094      	sub	sp, #80	@ 0x50
 8004a02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a08:	2300      	movs	r3, #0
 8004a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a14:	4b79      	ldr	r3, [pc, #484]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 030c 	and.w	r3, r3, #12
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d00d      	beq.n	8004a3c <HAL_RCC_GetSysClockFreq+0x40>
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	f200 80e1 	bhi.w	8004be8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0x34>
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d003      	beq.n	8004a36 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a2e:	e0db      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a30:	4b73      	ldr	r3, [pc, #460]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a32:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004a34:	e0db      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a36:	4b73      	ldr	r3, [pc, #460]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a3a:	e0d8      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a3c:	4b6f      	ldr	r3, [pc, #444]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a44:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a46:	4b6d      	ldr	r3, [pc, #436]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d063      	beq.n	8004b1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a52:	4b6a      	ldr	r3, [pc, #424]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	099b      	lsrs	r3, r3, #6
 8004a58:	2200      	movs	r2, #0
 8004a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a66:	2300      	movs	r3, #0
 8004a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a6e:	4622      	mov	r2, r4
 8004a70:	462b      	mov	r3, r5
 8004a72:	f04f 0000 	mov.w	r0, #0
 8004a76:	f04f 0100 	mov.w	r1, #0
 8004a7a:	0159      	lsls	r1, r3, #5
 8004a7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a80:	0150      	lsls	r0, r2, #5
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	4621      	mov	r1, r4
 8004a88:	1a51      	subs	r1, r2, r1
 8004a8a:	6139      	str	r1, [r7, #16]
 8004a8c:	4629      	mov	r1, r5
 8004a8e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004aa0:	4659      	mov	r1, fp
 8004aa2:	018b      	lsls	r3, r1, #6
 8004aa4:	4651      	mov	r1, sl
 8004aa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aaa:	4651      	mov	r1, sl
 8004aac:	018a      	lsls	r2, r1, #6
 8004aae:	4651      	mov	r1, sl
 8004ab0:	ebb2 0801 	subs.w	r8, r2, r1
 8004ab4:	4659      	mov	r1, fp
 8004ab6:	eb63 0901 	sbc.w	r9, r3, r1
 8004aba:	f04f 0200 	mov.w	r2, #0
 8004abe:	f04f 0300 	mov.w	r3, #0
 8004ac2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ac6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004aca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ace:	4690      	mov	r8, r2
 8004ad0:	4699      	mov	r9, r3
 8004ad2:	4623      	mov	r3, r4
 8004ad4:	eb18 0303 	adds.w	r3, r8, r3
 8004ad8:	60bb      	str	r3, [r7, #8]
 8004ada:	462b      	mov	r3, r5
 8004adc:	eb49 0303 	adc.w	r3, r9, r3
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	f04f 0200 	mov.w	r2, #0
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004aee:	4629      	mov	r1, r5
 8004af0:	024b      	lsls	r3, r1, #9
 8004af2:	4621      	mov	r1, r4
 8004af4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004af8:	4621      	mov	r1, r4
 8004afa:	024a      	lsls	r2, r1, #9
 8004afc:	4610      	mov	r0, r2
 8004afe:	4619      	mov	r1, r3
 8004b00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b02:	2200      	movs	r2, #0
 8004b04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b0c:	f7fc f84c 	bl	8000ba8 <__aeabi_uldivmod>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4613      	mov	r3, r2
 8004b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b18:	e058      	b.n	8004bcc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b1a:	4b38      	ldr	r3, [pc, #224]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	099b      	lsrs	r3, r3, #6
 8004b20:	2200      	movs	r2, #0
 8004b22:	4618      	mov	r0, r3
 8004b24:	4611      	mov	r1, r2
 8004b26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b2a:	623b      	str	r3, [r7, #32]
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b34:	4642      	mov	r2, r8
 8004b36:	464b      	mov	r3, r9
 8004b38:	f04f 0000 	mov.w	r0, #0
 8004b3c:	f04f 0100 	mov.w	r1, #0
 8004b40:	0159      	lsls	r1, r3, #5
 8004b42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b46:	0150      	lsls	r0, r2, #5
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4641      	mov	r1, r8
 8004b4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b52:	4649      	mov	r1, r9
 8004b54:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b6c:	ebb2 040a 	subs.w	r4, r2, sl
 8004b70:	eb63 050b 	sbc.w	r5, r3, fp
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	00eb      	lsls	r3, r5, #3
 8004b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b82:	00e2      	lsls	r2, r4, #3
 8004b84:	4614      	mov	r4, r2
 8004b86:	461d      	mov	r5, r3
 8004b88:	4643      	mov	r3, r8
 8004b8a:	18e3      	adds	r3, r4, r3
 8004b8c:	603b      	str	r3, [r7, #0]
 8004b8e:	464b      	mov	r3, r9
 8004b90:	eb45 0303 	adc.w	r3, r5, r3
 8004b94:	607b      	str	r3, [r7, #4]
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ba2:	4629      	mov	r1, r5
 8004ba4:	028b      	lsls	r3, r1, #10
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bac:	4621      	mov	r1, r4
 8004bae:	028a      	lsls	r2, r1, #10
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	61bb      	str	r3, [r7, #24]
 8004bba:	61fa      	str	r2, [r7, #28]
 8004bbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bc0:	f7fb fff2 	bl	8000ba8 <__aeabi_uldivmod>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4613      	mov	r3, r2
 8004bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x200>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	0c1b      	lsrs	r3, r3, #16
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004bdc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004be6:	e002      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004be8:	4b05      	ldr	r3, [pc, #20]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3750      	adds	r7, #80	@ 0x50
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40023800 	.word	0x40023800
 8004c00:	00f42400 	.word	0x00f42400
 8004c04:	007a1200 	.word	0x007a1200

08004c08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c0c:	4b03      	ldr	r3, [pc, #12]	@ (8004c1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	20000000 	.word	0x20000000

08004c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c24:	f7ff fff0 	bl	8004c08 <HAL_RCC_GetHCLKFreq>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	4b05      	ldr	r3, [pc, #20]	@ (8004c40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	0a9b      	lsrs	r3, r3, #10
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	4903      	ldr	r1, [pc, #12]	@ (8004c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c36:	5ccb      	ldrb	r3, [r1, r3]
 8004c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	40023800 	.word	0x40023800
 8004c44:	0800d460 	.word	0x0800d460

08004c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c4c:	f7ff ffdc 	bl	8004c08 <HAL_RCC_GetHCLKFreq>
 8004c50:	4602      	mov	r2, r0
 8004c52:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	0b5b      	lsrs	r3, r3, #13
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	4903      	ldr	r1, [pc, #12]	@ (8004c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c5e:	5ccb      	ldrb	r3, [r1, r3]
 8004c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	0800d460 	.word	0x0800d460

08004c70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e03f      	b.n	8004d02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d106      	bne.n	8004c9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fd fa24 	bl	80020e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2224      	movs	r2, #36	@ 0x24
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 ff57 	bl	8005b68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	691a      	ldr	r2, [r3, #16]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	695a      	ldr	r2, [r3, #20]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68da      	ldr	r2, [r3, #12]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ce8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08c      	sub	sp, #48	@ 0x30
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	4613      	mov	r3, r2
 8004d18:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	d165      	bne.n	8004df2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <HAL_UART_Transmit_DMA+0x26>
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e05e      	b.n	8004df4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_UART_Transmit_DMA+0x38>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e057      	b.n	8004df4 <HAL_UART_Transmit_DMA+0xe8>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	88fa      	ldrh	r2, [r7, #6]
 8004d56:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	88fa      	ldrh	r2, [r7, #6]
 8004d5c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2221      	movs	r2, #33	@ 0x21
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d70:	4a22      	ldr	r2, [pc, #136]	@ (8004dfc <HAL_UART_Transmit_DMA+0xf0>)
 8004d72:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d78:	4a21      	ldr	r2, [pc, #132]	@ (8004e00 <HAL_UART_Transmit_DMA+0xf4>)
 8004d7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d80:	4a20      	ldr	r2, [pc, #128]	@ (8004e04 <HAL_UART_Transmit_DMA+0xf8>)
 8004d82:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d88:	2200      	movs	r2, #0
 8004d8a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004d8c:	f107 0308 	add.w	r3, r7, #8
 8004d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d98:	6819      	ldr	r1, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3304      	adds	r3, #4
 8004da0:	461a      	mov	r2, r3
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	f7fd fd96 	bl	80028d4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004db0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	3314      	adds	r3, #20
 8004dc0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	e853 3f00 	ldrex	r3, [r3]
 8004dc8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3314      	adds	r3, #20
 8004dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dda:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ddc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dde:	6a39      	ldr	r1, [r7, #32]
 8004de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de2:	e841 2300 	strex	r3, r2, [r1]
 8004de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1e5      	bne.n	8004dba <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e000      	b.n	8004df4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004df2:	2302      	movs	r3, #2
  }
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3730      	adds	r7, #48	@ 0x30
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	08005401 	.word	0x08005401
 8004e00:	0800549b 	.word	0x0800549b
 8004e04:	08005613 	.word	0x08005613

08004e08 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	4613      	mov	r3, r2
 8004e14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d11d      	bne.n	8004e5e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d002      	beq.n	8004e2e <HAL_UART_Receive_DMA+0x26>
 8004e28:	88fb      	ldrh	r3, [r7, #6]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e016      	b.n	8004e60 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_UART_Receive_DMA+0x38>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e00f      	b.n	8004e60 <HAL_UART_Receive_DMA+0x58>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	461a      	mov	r2, r3
 8004e52:	68b9      	ldr	r1, [r7, #8]
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fc27 	bl	80056a8 <UART_Start_Receive_DMA>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	e000      	b.n	8004e60 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004e5e:	2302      	movs	r3, #2
  }
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b0ba      	sub	sp, #232	@ 0xe8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004ea6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10f      	bne.n	8004ece <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d009      	beq.n	8004ece <HAL_UART_IRQHandler+0x66>
 8004eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fd93 	bl	80059f2 <UART_Receive_IT>
      return;
 8004ecc:	e256      	b.n	800537c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ece:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 80de 	beq.w	8005094 <HAL_UART_IRQHandler+0x22c>
 8004ed8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ee8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80d1 	beq.w	8005094 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00b      	beq.n	8004f16 <HAL_UART_IRQHandler+0xae>
 8004efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f043 0201 	orr.w	r2, r3, #1
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f1a:	f003 0304 	and.w	r3, r3, #4
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00b      	beq.n	8004f3a <HAL_UART_IRQHandler+0xd2>
 8004f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d005      	beq.n	8004f3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	f043 0202 	orr.w	r2, r3, #2
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00b      	beq.n	8004f5e <HAL_UART_IRQHandler+0xf6>
 8004f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d005      	beq.n	8004f5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f56:	f043 0204 	orr.w	r2, r3, #4
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d011      	beq.n	8004f8e <HAL_UART_IRQHandler+0x126>
 8004f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f6e:	f003 0320 	and.w	r3, r3, #32
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d105      	bne.n	8004f82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	f043 0208 	orr.w	r2, r3, #8
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 81ed 	beq.w	8005372 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_UART_IRQHandler+0x14e>
 8004fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fa8:	f003 0320 	and.w	r3, r3, #32
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 fd1e 	bl	80059f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc0:	2b40      	cmp	r3, #64	@ 0x40
 8004fc2:	bf0c      	ite	eq
 8004fc4:	2301      	moveq	r3, #1
 8004fc6:	2300      	movne	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	f003 0308 	and.w	r3, r3, #8
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d103      	bne.n	8004fe2 <HAL_UART_IRQHandler+0x17a>
 8004fda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d04f      	beq.n	8005082 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fc26 	bl	8005834 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff2:	2b40      	cmp	r3, #64	@ 0x40
 8004ff4:	d141      	bne.n	800507a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3314      	adds	r3, #20
 8004ffc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005000:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005004:	e853 3f00 	ldrex	r3, [r3]
 8005008:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800500c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005014:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3314      	adds	r3, #20
 800501e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005022:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005026:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800502e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800503a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1d9      	bne.n	8004ff6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005046:	2b00      	cmp	r3, #0
 8005048:	d013      	beq.n	8005072 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504e:	4a7d      	ldr	r2, [pc, #500]	@ (8005244 <HAL_UART_IRQHandler+0x3dc>)
 8005050:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	4618      	mov	r0, r3
 8005058:	f7fd fd04 	bl	8002a64 <HAL_DMA_Abort_IT>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d016      	beq.n	8005090 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800506c:	4610      	mov	r0, r2
 800506e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005070:	e00e      	b.n	8005090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f990 	bl	8005398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005078:	e00a      	b.n	8005090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f98c 	bl	8005398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005080:	e006      	b.n	8005090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f988 	bl	8005398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800508e:	e170      	b.n	8005372 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005090:	bf00      	nop
    return;
 8005092:	e16e      	b.n	8005372 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005098:	2b01      	cmp	r3, #1
 800509a:	f040 814a 	bne.w	8005332 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800509e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050a2:	f003 0310 	and.w	r3, r3, #16
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 8143 	beq.w	8005332 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050b0:	f003 0310 	and.w	r3, r3, #16
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 813c 	beq.w	8005332 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ba:	2300      	movs	r3, #0
 80050bc:	60bb      	str	r3, [r7, #8]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	60bb      	str	r3, [r7, #8]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	60bb      	str	r3, [r7, #8]
 80050ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050da:	2b40      	cmp	r3, #64	@ 0x40
 80050dc:	f040 80b4 	bne.w	8005248 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8140 	beq.w	8005376 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050fe:	429a      	cmp	r2, r3
 8005100:	f080 8139 	bcs.w	8005376 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800510a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005116:	f000 8088 	beq.w	800522a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	330c      	adds	r3, #12
 8005120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005128:	e853 3f00 	ldrex	r3, [r3]
 800512c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005130:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005138:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	330c      	adds	r3, #12
 8005142:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005146:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800514a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005152:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005156:	e841 2300 	strex	r3, r2, [r1]
 800515a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800515e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1d9      	bne.n	800511a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	3314      	adds	r3, #20
 800516c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005176:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005178:	f023 0301 	bic.w	r3, r3, #1
 800517c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3314      	adds	r3, #20
 8005186:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800518a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800518e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005192:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005196:	e841 2300 	strex	r3, r2, [r1]
 800519a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800519c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1e1      	bne.n	8005166 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	3314      	adds	r3, #20
 80051a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80051b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3314      	adds	r3, #20
 80051c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80051c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80051c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80051cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80051d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e3      	bne.n	80051a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	330c      	adds	r3, #12
 80051ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051f2:	e853 3f00 	ldrex	r3, [r3]
 80051f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80051f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051fa:	f023 0310 	bic.w	r3, r3, #16
 80051fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	330c      	adds	r3, #12
 8005208:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800520c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800520e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005210:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005212:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005214:	e841 2300 	strex	r3, r2, [r1]
 8005218:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800521a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1e3      	bne.n	80051e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005224:	4618      	mov	r0, r3
 8005226:	f7fd fbad 	bl	8002984 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005232:	b29b      	uxth	r3, r3
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	b29b      	uxth	r3, r3
 8005238:	4619      	mov	r1, r3
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f8b6 	bl	80053ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005240:	e099      	b.n	8005376 <HAL_UART_IRQHandler+0x50e>
 8005242:	bf00      	nop
 8005244:	080058fb 	.word	0x080058fb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005250:	b29b      	uxth	r3, r3
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 808b 	beq.w	800537a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005264:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 8086 	beq.w	800537a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005278:	e853 3f00 	ldrex	r3, [r3]
 800527c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800527e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005280:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005284:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	330c      	adds	r3, #12
 800528e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005292:	647a      	str	r2, [r7, #68]	@ 0x44
 8005294:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005296:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005298:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800529a:	e841 2300 	strex	r3, r2, [r1]
 800529e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e3      	bne.n	800526e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	3314      	adds	r3, #20
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b0:	e853 3f00 	ldrex	r3, [r3]
 80052b4:	623b      	str	r3, [r7, #32]
   return(result);
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	f023 0301 	bic.w	r3, r3, #1
 80052bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3314      	adds	r3, #20
 80052c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80052ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80052cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052d2:	e841 2300 	strex	r3, r2, [r1]
 80052d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1e3      	bne.n	80052a6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	e853 3f00 	ldrex	r3, [r3]
 80052fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f023 0310 	bic.w	r3, r3, #16
 8005302:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	330c      	adds	r3, #12
 800530c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005310:	61fa      	str	r2, [r7, #28]
 8005312:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005314:	69b9      	ldr	r1, [r7, #24]
 8005316:	69fa      	ldr	r2, [r7, #28]
 8005318:	e841 2300 	strex	r3, r2, [r1]
 800531c:	617b      	str	r3, [r7, #20]
   return(result);
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e3      	bne.n	80052ec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005324:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005328:	4619      	mov	r1, r3
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f83e 	bl	80053ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005330:	e023      	b.n	800537a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <HAL_UART_IRQHandler+0x4ea>
 800533e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 fae9 	bl	8005922 <UART_Transmit_IT>
    return;
 8005350:	e014      	b.n	800537c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00e      	beq.n	800537c <HAL_UART_IRQHandler+0x514>
 800535e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	d008      	beq.n	800537c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fb29 	bl	80059c2 <UART_EndTransmit_IT>
    return;
 8005370:	e004      	b.n	800537c <HAL_UART_IRQHandler+0x514>
    return;
 8005372:	bf00      	nop
 8005374:	e002      	b.n	800537c <HAL_UART_IRQHandler+0x514>
      return;
 8005376:	bf00      	nop
 8005378:	e000      	b.n	800537c <HAL_UART_IRQHandler+0x514>
      return;
 800537a:	bf00      	nop
  }
}
 800537c:	37e8      	adds	r7, #232	@ 0xe8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop

08005384 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	60fb      	str	r3, [r7, #12]
 80053d0:	2300      	movs	r3, #0
 80053d2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	4313      	orrs	r3, r2
 80053f2:	b2db      	uxtb	r3, r3
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b090      	sub	sp, #64	@ 0x40
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005418:	2b00      	cmp	r3, #0
 800541a:	d137      	bne.n	800548c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800541c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800541e:	2200      	movs	r2, #0
 8005420:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3314      	adds	r3, #20
 8005428:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	e853 3f00 	ldrex	r3, [r3]
 8005430:	623b      	str	r3, [r7, #32]
   return(result);
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005438:	63bb      	str	r3, [r7, #56]	@ 0x38
 800543a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	3314      	adds	r3, #20
 8005440:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005442:	633a      	str	r2, [r7, #48]	@ 0x30
 8005444:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005446:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800544a:	e841 2300 	strex	r3, r2, [r1]
 800544e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1e5      	bne.n	8005422 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	330c      	adds	r3, #12
 800545c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	60fb      	str	r3, [r7, #12]
   return(result);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800546c:	637b      	str	r3, [r7, #52]	@ 0x34
 800546e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	330c      	adds	r3, #12
 8005474:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005476:	61fa      	str	r2, [r7, #28]
 8005478:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547a:	69b9      	ldr	r1, [r7, #24]
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	e841 2300 	strex	r3, r2, [r1]
 8005482:	617b      	str	r3, [r7, #20]
   return(result);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1e5      	bne.n	8005456 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800548a:	e002      	b.n	8005492 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800548c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800548e:	f7fc ff9d 	bl	80023cc <HAL_UART_TxCpltCallback>
}
 8005492:	bf00      	nop
 8005494:	3740      	adds	r7, #64	@ 0x40
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ff6b 	bl	8005384 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b09c      	sub	sp, #112	@ 0x70
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d172      	bne.n	80055b8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80054d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054d4:	2200      	movs	r2, #0
 80054d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	330c      	adds	r3, #12
 80054de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054e2:	e853 3f00 	ldrex	r3, [r3]
 80054e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	330c      	adds	r3, #12
 80054f6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80054fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005506:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e5      	bne.n	80054d8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	3314      	adds	r3, #20
 8005512:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005516:	e853 3f00 	ldrex	r3, [r3]
 800551a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800551c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800551e:	f023 0301 	bic.w	r3, r3, #1
 8005522:	667b      	str	r3, [r7, #100]	@ 0x64
 8005524:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	3314      	adds	r3, #20
 800552a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800552c:	647a      	str	r2, [r7, #68]	@ 0x44
 800552e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005530:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005532:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005534:	e841 2300 	strex	r3, r2, [r1]
 8005538:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800553a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1e5      	bne.n	800550c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	3314      	adds	r3, #20
 8005546:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554a:	e853 3f00 	ldrex	r3, [r3]
 800554e:	623b      	str	r3, [r7, #32]
   return(result);
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005556:	663b      	str	r3, [r7, #96]	@ 0x60
 8005558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	3314      	adds	r3, #20
 800555e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005560:	633a      	str	r2, [r7, #48]	@ 0x30
 8005562:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005568:	e841 2300 	strex	r3, r2, [r1]
 800556c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800556e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1e5      	bne.n	8005540 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800557c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800557e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005580:	2b01      	cmp	r3, #1
 8005582:	d119      	bne.n	80055b8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	60fb      	str	r3, [r7, #12]
   return(result);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 0310 	bic.w	r3, r3, #16
 800559a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800559c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055a4:	61fa      	str	r2, [r7, #28]
 80055a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	69b9      	ldr	r1, [r7, #24]
 80055aa:	69fa      	ldr	r2, [r7, #28]
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	617b      	str	r3, [r7, #20]
   return(result);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e5      	bne.n	8005584 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d106      	bne.n	80055ce <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055c4:	4619      	mov	r1, r3
 80055c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055c8:	f7ff fef0 	bl	80053ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055cc:	e002      	b.n	80055d4 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80055ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055d0:	f7fc fea6 	bl	8002320 <HAL_UART_RxCpltCallback>
}
 80055d4:	bf00      	nop
 80055d6:	3770      	adds	r7, #112	@ 0x70
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d108      	bne.n	8005604 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055f6:	085b      	lsrs	r3, r3, #1
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	4619      	mov	r1, r3
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f7ff fed5 	bl	80053ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005602:	e002      	b.n	800560a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f7fc fea1 	bl	800234c <HAL_UART_RxHalfCpltCallback>
}
 800560a:	bf00      	nop
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b084      	sub	sp, #16
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800561a:	2300      	movs	r3, #0
 800561c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005622:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562e:	2b80      	cmp	r3, #128	@ 0x80
 8005630:	bf0c      	ite	eq
 8005632:	2301      	moveq	r3, #1
 8005634:	2300      	movne	r3, #0
 8005636:	b2db      	uxtb	r3, r3
 8005638:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b21      	cmp	r3, #33	@ 0x21
 8005644:	d108      	bne.n	8005658 <UART_DMAError+0x46>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	2200      	movs	r2, #0
 8005650:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005652:	68b8      	ldr	r0, [r7, #8]
 8005654:	f000 f8c6 	bl	80057e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005662:	2b40      	cmp	r3, #64	@ 0x40
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	b2db      	uxtb	r3, r3
 800566c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b22      	cmp	r3, #34	@ 0x22
 8005678:	d108      	bne.n	800568c <UART_DMAError+0x7a>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d005      	beq.n	800568c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2200      	movs	r2, #0
 8005684:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005686:	68b8      	ldr	r0, [r7, #8]
 8005688:	f000 f8d4 	bl	8005834 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005690:	f043 0210 	orr.w	r2, r3, #16
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005698:	68b8      	ldr	r0, [r7, #8]
 800569a:	f7ff fe7d 	bl	8005398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800569e:	bf00      	nop
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
	...

080056a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b098      	sub	sp, #96	@ 0x60
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	4613      	mov	r3, r2
 80056b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	88fa      	ldrh	r2, [r7, #6]
 80056c0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2222      	movs	r2, #34	@ 0x22
 80056cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	4a40      	ldr	r2, [pc, #256]	@ (80057d8 <UART_Start_Receive_DMA+0x130>)
 80056d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056dc:	4a3f      	ldr	r2, [pc, #252]	@ (80057dc <UART_Start_Receive_DMA+0x134>)
 80056de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e4:	4a3e      	ldr	r2, [pc, #248]	@ (80057e0 <UART_Start_Receive_DMA+0x138>)
 80056e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ec:	2200      	movs	r2, #0
 80056ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80056f0:	f107 0308 	add.w	r3, r7, #8
 80056f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3304      	adds	r3, #4
 8005700:	4619      	mov	r1, r3
 8005702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	88fb      	ldrh	r3, [r7, #6]
 8005708:	f7fd f8e4 	bl	80028d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800570c:	2300      	movs	r3, #0
 800570e:	613b      	str	r3, [r7, #16]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	613b      	str	r3, [r7, #16]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d019      	beq.n	8005766 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	330c      	adds	r3, #12
 8005738:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800573c:	e853 3f00 	ldrex	r3, [r3]
 8005740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005748:	65bb      	str	r3, [r7, #88]	@ 0x58
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	330c      	adds	r3, #12
 8005750:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005752:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005754:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005758:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1e5      	bne.n	8005732 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3314      	adds	r3, #20
 800576c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	f043 0301 	orr.w	r3, r3, #1
 800577c:	657b      	str	r3, [r7, #84]	@ 0x54
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3314      	adds	r3, #20
 8005784:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005786:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005788:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800578c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800578e:	e841 2300 	strex	r3, r2, [r1]
 8005792:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1e5      	bne.n	8005766 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	3314      	adds	r3, #20
 80057a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	e853 3f00 	ldrex	r3, [r3]
 80057a8:	617b      	str	r3, [r7, #20]
   return(result);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3314      	adds	r3, #20
 80057b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80057ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80057bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	6a39      	ldr	r1, [r7, #32]
 80057c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e5      	bne.n	800579a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3760      	adds	r7, #96	@ 0x60
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	080054b7 	.word	0x080054b7
 80057dc:	080055dd 	.word	0x080055dd
 80057e0:	08005613 	.word	0x08005613

080057e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b089      	sub	sp, #36	@ 0x24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	330c      	adds	r3, #12
 80057f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005802:	61fb      	str	r3, [r7, #28]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	330c      	adds	r3, #12
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	61ba      	str	r2, [r7, #24]
 800580e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005810:	6979      	ldr	r1, [r7, #20]
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	e841 2300 	strex	r3, r2, [r1]
 8005818:	613b      	str	r3, [r7, #16]
   return(result);
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1e5      	bne.n	80057ec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8005828:	bf00      	nop
 800582a:	3724      	adds	r7, #36	@ 0x24
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005834:	b480      	push	{r7}
 8005836:	b095      	sub	sp, #84	@ 0x54
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	330c      	adds	r3, #12
 8005842:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005846:	e853 3f00 	ldrex	r3, [r3]
 800584a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800584c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	330c      	adds	r3, #12
 800585a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800585c:	643a      	str	r2, [r7, #64]	@ 0x40
 800585e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005860:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005862:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005864:	e841 2300 	strex	r3, r2, [r1]
 8005868:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800586a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1e5      	bne.n	800583c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	3314      	adds	r3, #20
 8005876:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	e853 3f00 	ldrex	r3, [r3]
 800587e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	f023 0301 	bic.w	r3, r3, #1
 8005886:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3314      	adds	r3, #20
 800588e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005890:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005892:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005894:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005896:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005898:	e841 2300 	strex	r3, r2, [r1]
 800589c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1e5      	bne.n	8005870 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d119      	bne.n	80058e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f023 0310 	bic.w	r3, r3, #16
 80058c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	330c      	adds	r3, #12
 80058ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058cc:	61ba      	str	r2, [r7, #24]
 80058ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d0:	6979      	ldr	r1, [r7, #20]
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	e841 2300 	strex	r3, r2, [r1]
 80058d8:	613b      	str	r3, [r7, #16]
   return(result);
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e5      	bne.n	80058ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2220      	movs	r2, #32
 80058e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058ee:	bf00      	nop
 80058f0:	3754      	adds	r7, #84	@ 0x54
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b084      	sub	sp, #16
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005906:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f7ff fd3f 	bl	8005398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800591a:	bf00      	nop
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005922:	b480      	push	{r7}
 8005924:	b085      	sub	sp, #20
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b21      	cmp	r3, #33	@ 0x21
 8005934:	d13e      	bne.n	80059b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800593e:	d114      	bne.n	800596a <UART_Transmit_IT+0x48>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d110      	bne.n	800596a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a1b      	ldr	r3, [r3, #32]
 800594c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800595c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	621a      	str	r2, [r3, #32]
 8005968:	e008      	b.n	800597c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	1c59      	adds	r1, r3, #1
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6211      	str	r1, [r2, #32]
 8005974:	781a      	ldrb	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29b      	uxth	r3, r3
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	4619      	mov	r1, r3
 800598a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10f      	bne.n	80059b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800599e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	e000      	b.n	80059b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059b4:	2302      	movs	r3, #2
  }
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fc fcf2 	bl	80023cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3708      	adds	r7, #8
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b08c      	sub	sp, #48	@ 0x30
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b22      	cmp	r3, #34	@ 0x22
 8005a04:	f040 80ab 	bne.w	8005b5e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a10:	d117      	bne.n	8005a42 <UART_Receive_IT+0x50>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d113      	bne.n	8005a42 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3a:	1c9a      	adds	r2, r3, #2
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a40:	e026      	b.n	8005a90 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a54:	d007      	beq.n	8005a66 <UART_Receive_IT+0x74>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10a      	bne.n	8005a74 <UART_Receive_IT+0x82>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d106      	bne.n	8005a74 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a70:	701a      	strb	r2, [r3, #0]
 8005a72:	e008      	b.n	8005a86 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a84:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d15a      	bne.n	8005b5a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0220 	bic.w	r2, r2, #32
 8005ab2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68da      	ldr	r2, [r3, #12]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ac2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0201 	bic.w	r2, r2, #1
 8005ad2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d135      	bne.n	8005b50 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	613b      	str	r3, [r7, #16]
   return(result);
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f023 0310 	bic.w	r3, r3, #16
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b0a:	623a      	str	r2, [r7, #32]
 8005b0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0e:	69f9      	ldr	r1, [r7, #28]
 8005b10:	6a3a      	ldr	r2, [r7, #32]
 8005b12:	e841 2300 	strex	r3, r2, [r1]
 8005b16:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1e5      	bne.n	8005aea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0310 	and.w	r3, r3, #16
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d10a      	bne.n	8005b42 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b46:	4619      	mov	r1, r3
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff fc2f 	bl	80053ac <HAL_UARTEx_RxEventCallback>
 8005b4e:	e002      	b.n	8005b56 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f7fc fbe5 	bl	8002320 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	e002      	b.n	8005b60 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	e000      	b.n	8005b60 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005b5e:	2302      	movs	r3, #2
  }
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3730      	adds	r7, #48	@ 0x30
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b6c:	b0c0      	sub	sp, #256	@ 0x100
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b84:	68d9      	ldr	r1, [r3, #12]
 8005b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	ea40 0301 	orr.w	r3, r0, r1
 8005b90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bac:	69db      	ldr	r3, [r3, #28]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bc0:	f021 010c 	bic.w	r1, r1, #12
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bce:	430b      	orrs	r3, r1
 8005bd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be2:	6999      	ldr	r1, [r3, #24]
 8005be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	ea40 0301 	orr.w	r3, r0, r1
 8005bee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	4b8f      	ldr	r3, [pc, #572]	@ (8005e34 <UART_SetConfig+0x2cc>)
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d005      	beq.n	8005c08 <UART_SetConfig+0xa0>
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	4b8d      	ldr	r3, [pc, #564]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d104      	bne.n	8005c12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c08:	f7ff f81e 	bl	8004c48 <HAL_RCC_GetPCLK2Freq>
 8005c0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c10:	e003      	b.n	8005c1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c12:	f7ff f805 	bl	8004c20 <HAL_RCC_GetPCLK1Freq>
 8005c16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c24:	f040 810c 	bne.w	8005e40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c3a:	4622      	mov	r2, r4
 8005c3c:	462b      	mov	r3, r5
 8005c3e:	1891      	adds	r1, r2, r2
 8005c40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c42:	415b      	adcs	r3, r3
 8005c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	eb12 0801 	adds.w	r8, r2, r1
 8005c50:	4629      	mov	r1, r5
 8005c52:	eb43 0901 	adc.w	r9, r3, r1
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c6a:	4690      	mov	r8, r2
 8005c6c:	4699      	mov	r9, r3
 8005c6e:	4623      	mov	r3, r4
 8005c70:	eb18 0303 	adds.w	r3, r8, r3
 8005c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c78:	462b      	mov	r3, r5
 8005c7a:	eb49 0303 	adc.w	r3, r9, r3
 8005c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c96:	460b      	mov	r3, r1
 8005c98:	18db      	adds	r3, r3, r3
 8005c9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	eb42 0303 	adc.w	r3, r2, r3
 8005ca2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ca4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ca8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005cac:	f7fa ff7c 	bl	8000ba8 <__aeabi_uldivmod>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4b61      	ldr	r3, [pc, #388]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005cb6:	fba3 2302 	umull	r2, r3, r3, r2
 8005cba:	095b      	lsrs	r3, r3, #5
 8005cbc:	011c      	lsls	r4, r3, #4
 8005cbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ccc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	464b      	mov	r3, r9
 8005cd4:	1891      	adds	r1, r2, r2
 8005cd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cd8:	415b      	adcs	r3, r3
 8005cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ce0:	4641      	mov	r1, r8
 8005ce2:	eb12 0a01 	adds.w	sl, r2, r1
 8005ce6:	4649      	mov	r1, r9
 8005ce8:	eb43 0b01 	adc.w	fp, r3, r1
 8005cec:	f04f 0200 	mov.w	r2, #0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d00:	4692      	mov	sl, r2
 8005d02:	469b      	mov	fp, r3
 8005d04:	4643      	mov	r3, r8
 8005d06:	eb1a 0303 	adds.w	r3, sl, r3
 8005d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d0e:	464b      	mov	r3, r9
 8005d10:	eb4b 0303 	adc.w	r3, fp, r3
 8005d14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	18db      	adds	r3, r3, r3
 8005d30:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d32:	4613      	mov	r3, r2
 8005d34:	eb42 0303 	adc.w	r3, r2, r3
 8005d38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d42:	f7fa ff31 	bl	8000ba8 <__aeabi_uldivmod>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4611      	mov	r1, r2
 8005d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8005d52:	095b      	lsrs	r3, r3, #5
 8005d54:	2264      	movs	r2, #100	@ 0x64
 8005d56:	fb02 f303 	mul.w	r3, r2, r3
 8005d5a:	1acb      	subs	r3, r1, r3
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d62:	4b36      	ldr	r3, [pc, #216]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005d64:	fba3 2302 	umull	r2, r3, r3, r2
 8005d68:	095b      	lsrs	r3, r3, #5
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d70:	441c      	add	r4, r3
 8005d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d76:	2200      	movs	r2, #0
 8005d78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d84:	4642      	mov	r2, r8
 8005d86:	464b      	mov	r3, r9
 8005d88:	1891      	adds	r1, r2, r2
 8005d8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d8c:	415b      	adcs	r3, r3
 8005d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d94:	4641      	mov	r1, r8
 8005d96:	1851      	adds	r1, r2, r1
 8005d98:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d9a:	4649      	mov	r1, r9
 8005d9c:	414b      	adcs	r3, r1
 8005d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005da0:	f04f 0200 	mov.w	r2, #0
 8005da4:	f04f 0300 	mov.w	r3, #0
 8005da8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005dac:	4659      	mov	r1, fp
 8005dae:	00cb      	lsls	r3, r1, #3
 8005db0:	4651      	mov	r1, sl
 8005db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005db6:	4651      	mov	r1, sl
 8005db8:	00ca      	lsls	r2, r1, #3
 8005dba:	4610      	mov	r0, r2
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4642      	mov	r2, r8
 8005dc2:	189b      	adds	r3, r3, r2
 8005dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dc8:	464b      	mov	r3, r9
 8005dca:	460a      	mov	r2, r1
 8005dcc:	eb42 0303 	adc.w	r3, r2, r3
 8005dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005de0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005de4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005de8:	460b      	mov	r3, r1
 8005dea:	18db      	adds	r3, r3, r3
 8005dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dee:	4613      	mov	r3, r2
 8005df0:	eb42 0303 	adc.w	r3, r2, r3
 8005df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005df6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dfe:	f7fa fed3 	bl	8000ba8 <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4b0d      	ldr	r3, [pc, #52]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005e08:	fba3 1302 	umull	r1, r3, r3, r2
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	2164      	movs	r1, #100	@ 0x64
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	3332      	adds	r3, #50	@ 0x32
 8005e1a:	4a08      	ldr	r2, [pc, #32]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	f003 0207 	and.w	r2, r3, #7
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4422      	add	r2, r4
 8005e2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e30:	e106      	b.n	8006040 <UART_SetConfig+0x4d8>
 8005e32:	bf00      	nop
 8005e34:	40011000 	.word	0x40011000
 8005e38:	40011400 	.word	0x40011400
 8005e3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e44:	2200      	movs	r2, #0
 8005e46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e52:	4642      	mov	r2, r8
 8005e54:	464b      	mov	r3, r9
 8005e56:	1891      	adds	r1, r2, r2
 8005e58:	6239      	str	r1, [r7, #32]
 8005e5a:	415b      	adcs	r3, r3
 8005e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e62:	4641      	mov	r1, r8
 8005e64:	1854      	adds	r4, r2, r1
 8005e66:	4649      	mov	r1, r9
 8005e68:	eb43 0501 	adc.w	r5, r3, r1
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	00eb      	lsls	r3, r5, #3
 8005e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e7a:	00e2      	lsls	r2, r4, #3
 8005e7c:	4614      	mov	r4, r2
 8005e7e:	461d      	mov	r5, r3
 8005e80:	4643      	mov	r3, r8
 8005e82:	18e3      	adds	r3, r4, r3
 8005e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e88:	464b      	mov	r3, r9
 8005e8a:	eb45 0303 	adc.w	r3, r5, r3
 8005e8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ea2:	f04f 0200 	mov.w	r2, #0
 8005ea6:	f04f 0300 	mov.w	r3, #0
 8005eaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005eae:	4629      	mov	r1, r5
 8005eb0:	008b      	lsls	r3, r1, #2
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eb8:	4621      	mov	r1, r4
 8005eba:	008a      	lsls	r2, r1, #2
 8005ebc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ec0:	f7fa fe72 	bl	8000ba8 <__aeabi_uldivmod>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4b60      	ldr	r3, [pc, #384]	@ (800604c <UART_SetConfig+0x4e4>)
 8005eca:	fba3 2302 	umull	r2, r3, r3, r2
 8005ece:	095b      	lsrs	r3, r3, #5
 8005ed0:	011c      	lsls	r4, r3, #4
 8005ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005edc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ee0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	1891      	adds	r1, r2, r2
 8005eea:	61b9      	str	r1, [r7, #24]
 8005eec:	415b      	adcs	r3, r3
 8005eee:	61fb      	str	r3, [r7, #28]
 8005ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ef4:	4641      	mov	r1, r8
 8005ef6:	1851      	adds	r1, r2, r1
 8005ef8:	6139      	str	r1, [r7, #16]
 8005efa:	4649      	mov	r1, r9
 8005efc:	414b      	adcs	r3, r1
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f0c:	4659      	mov	r1, fp
 8005f0e:	00cb      	lsls	r3, r1, #3
 8005f10:	4651      	mov	r1, sl
 8005f12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f16:	4651      	mov	r1, sl
 8005f18:	00ca      	lsls	r2, r1, #3
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	4603      	mov	r3, r0
 8005f20:	4642      	mov	r2, r8
 8005f22:	189b      	adds	r3, r3, r2
 8005f24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f28:	464b      	mov	r3, r9
 8005f2a:	460a      	mov	r2, r1
 8005f2c:	eb42 0303 	adc.w	r3, r2, r3
 8005f30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f40:	f04f 0200 	mov.w	r2, #0
 8005f44:	f04f 0300 	mov.w	r3, #0
 8005f48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f4c:	4649      	mov	r1, r9
 8005f4e:	008b      	lsls	r3, r1, #2
 8005f50:	4641      	mov	r1, r8
 8005f52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f56:	4641      	mov	r1, r8
 8005f58:	008a      	lsls	r2, r1, #2
 8005f5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f5e:	f7fa fe23 	bl	8000ba8 <__aeabi_uldivmod>
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	4611      	mov	r1, r2
 8005f68:	4b38      	ldr	r3, [pc, #224]	@ (800604c <UART_SetConfig+0x4e4>)
 8005f6a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	2264      	movs	r2, #100	@ 0x64
 8005f72:	fb02 f303 	mul.w	r3, r2, r3
 8005f76:	1acb      	subs	r3, r1, r3
 8005f78:	011b      	lsls	r3, r3, #4
 8005f7a:	3332      	adds	r3, #50	@ 0x32
 8005f7c:	4a33      	ldr	r2, [pc, #204]	@ (800604c <UART_SetConfig+0x4e4>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f88:	441c      	add	r4, r3
 8005f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f8e:	2200      	movs	r2, #0
 8005f90:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f92:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f98:	4642      	mov	r2, r8
 8005f9a:	464b      	mov	r3, r9
 8005f9c:	1891      	adds	r1, r2, r2
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	415b      	adcs	r3, r3
 8005fa2:	60fb      	str	r3, [r7, #12]
 8005fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fa8:	4641      	mov	r1, r8
 8005faa:	1851      	adds	r1, r2, r1
 8005fac:	6039      	str	r1, [r7, #0]
 8005fae:	4649      	mov	r1, r9
 8005fb0:	414b      	adcs	r3, r1
 8005fb2:	607b      	str	r3, [r7, #4]
 8005fb4:	f04f 0200 	mov.w	r2, #0
 8005fb8:	f04f 0300 	mov.w	r3, #0
 8005fbc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fc0:	4659      	mov	r1, fp
 8005fc2:	00cb      	lsls	r3, r1, #3
 8005fc4:	4651      	mov	r1, sl
 8005fc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fca:	4651      	mov	r1, sl
 8005fcc:	00ca      	lsls	r2, r1, #3
 8005fce:	4610      	mov	r0, r2
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4642      	mov	r2, r8
 8005fd6:	189b      	adds	r3, r3, r2
 8005fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fda:	464b      	mov	r3, r9
 8005fdc:	460a      	mov	r2, r1
 8005fde:	eb42 0303 	adc.w	r3, r2, r3
 8005fe2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fee:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	008b      	lsls	r3, r1, #2
 8006000:	4641      	mov	r1, r8
 8006002:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006006:	4641      	mov	r1, r8
 8006008:	008a      	lsls	r2, r1, #2
 800600a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800600e:	f7fa fdcb 	bl	8000ba8 <__aeabi_uldivmod>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4b0d      	ldr	r3, [pc, #52]	@ (800604c <UART_SetConfig+0x4e4>)
 8006018:	fba3 1302 	umull	r1, r3, r3, r2
 800601c:	095b      	lsrs	r3, r3, #5
 800601e:	2164      	movs	r1, #100	@ 0x64
 8006020:	fb01 f303 	mul.w	r3, r1, r3
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	011b      	lsls	r3, r3, #4
 8006028:	3332      	adds	r3, #50	@ 0x32
 800602a:	4a08      	ldr	r2, [pc, #32]	@ (800604c <UART_SetConfig+0x4e4>)
 800602c:	fba2 2303 	umull	r2, r3, r2, r3
 8006030:	095b      	lsrs	r3, r3, #5
 8006032:	f003 020f 	and.w	r2, r3, #15
 8006036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4422      	add	r2, r4
 800603e:	609a      	str	r2, [r3, #8]
}
 8006040:	bf00      	nop
 8006042:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006046:	46bd      	mov	sp, r7
 8006048:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800604c:	51eb851f 	.word	0x51eb851f

08006050 <__NVIC_SetPriority>:
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	4603      	mov	r3, r0
 8006058:	6039      	str	r1, [r7, #0]
 800605a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800605c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006060:	2b00      	cmp	r3, #0
 8006062:	db0a      	blt.n	800607a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	b2da      	uxtb	r2, r3
 8006068:	490c      	ldr	r1, [pc, #48]	@ (800609c <__NVIC_SetPriority+0x4c>)
 800606a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800606e:	0112      	lsls	r2, r2, #4
 8006070:	b2d2      	uxtb	r2, r2
 8006072:	440b      	add	r3, r1
 8006074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006078:	e00a      	b.n	8006090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	b2da      	uxtb	r2, r3
 800607e:	4908      	ldr	r1, [pc, #32]	@ (80060a0 <__NVIC_SetPriority+0x50>)
 8006080:	79fb      	ldrb	r3, [r7, #7]
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	3b04      	subs	r3, #4
 8006088:	0112      	lsls	r2, r2, #4
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	440b      	add	r3, r1
 800608e:	761a      	strb	r2, [r3, #24]
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	e000e100 	.word	0xe000e100
 80060a0:	e000ed00 	.word	0xe000ed00

080060a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80060a8:	2100      	movs	r1, #0
 80060aa:	f06f 0004 	mvn.w	r0, #4
 80060ae:	f7ff ffcf 	bl	8006050 <__NVIC_SetPriority>
#endif
}
 80060b2:	bf00      	nop
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060be:	f3ef 8305 	mrs	r3, IPSR
 80060c2:	603b      	str	r3, [r7, #0]
  return(result);
 80060c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d003      	beq.n	80060d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80060ca:	f06f 0305 	mvn.w	r3, #5
 80060ce:	607b      	str	r3, [r7, #4]
 80060d0:	e00c      	b.n	80060ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80060d2:	4b0a      	ldr	r3, [pc, #40]	@ (80060fc <osKernelInitialize+0x44>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d105      	bne.n	80060e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80060da:	4b08      	ldr	r3, [pc, #32]	@ (80060fc <osKernelInitialize+0x44>)
 80060dc:	2201      	movs	r2, #1
 80060de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	607b      	str	r3, [r7, #4]
 80060e4:	e002      	b.n	80060ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80060e6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060ec:	687b      	ldr	r3, [r7, #4]
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	20002020 	.word	0x20002020

08006100 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006106:	f3ef 8305 	mrs	r3, IPSR
 800610a:	603b      	str	r3, [r7, #0]
  return(result);
 800610c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800610e:	2b00      	cmp	r3, #0
 8006110:	d003      	beq.n	800611a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006112:	f06f 0305 	mvn.w	r3, #5
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	e010      	b.n	800613c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800611a:	4b0b      	ldr	r3, [pc, #44]	@ (8006148 <osKernelStart+0x48>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d109      	bne.n	8006136 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006122:	f7ff ffbf 	bl	80060a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006126:	4b08      	ldr	r3, [pc, #32]	@ (8006148 <osKernelStart+0x48>)
 8006128:	2202      	movs	r2, #2
 800612a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800612c:	f002 f980 	bl	8008430 <vTaskStartScheduler>
      stat = osOK;
 8006130:	2300      	movs	r3, #0
 8006132:	607b      	str	r3, [r7, #4]
 8006134:	e002      	b.n	800613c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006136:	f04f 33ff 	mov.w	r3, #4294967295
 800613a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800613c:	687b      	ldr	r3, [r7, #4]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20002020 	.word	0x20002020

0800614c <osKernelGetTickFreq>:
  }

  return (ticks);
}

uint32_t osKernelGetTickFreq (void) {
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 8006150:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
}
 8006154:	4618      	mov	r0, r3
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800615e:	b580      	push	{r7, lr}
 8006160:	b08e      	sub	sp, #56	@ 0x38
 8006162:	af04      	add	r7, sp, #16
 8006164:	60f8      	str	r0, [r7, #12]
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800616a:	2300      	movs	r3, #0
 800616c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800616e:	f3ef 8305 	mrs	r3, IPSR
 8006172:	617b      	str	r3, [r7, #20]
  return(result);
 8006174:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006176:	2b00      	cmp	r3, #0
 8006178:	d17e      	bne.n	8006278 <osThreadNew+0x11a>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d07b      	beq.n	8006278 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006180:	2380      	movs	r3, #128	@ 0x80
 8006182:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006184:	2318      	movs	r3, #24
 8006186:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006188:	2300      	movs	r3, #0
 800618a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800618c:	f04f 33ff 	mov.w	r3, #4294967295
 8006190:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d045      	beq.n	8006224 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d002      	beq.n	80061a6 <osThreadNew+0x48>
        name = attr->name;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d002      	beq.n	80061b4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d008      	beq.n	80061cc <osThreadNew+0x6e>
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	2b38      	cmp	r3, #56	@ 0x38
 80061be:	d805      	bhi.n	80061cc <osThreadNew+0x6e>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <osThreadNew+0x72>
        return (NULL);
 80061cc:	2300      	movs	r3, #0
 80061ce:	e054      	b.n	800627a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	089b      	lsrs	r3, r3, #2
 80061de:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00e      	beq.n	8006206 <osThreadNew+0xa8>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	2b5b      	cmp	r3, #91	@ 0x5b
 80061ee:	d90a      	bls.n	8006206 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d006      	beq.n	8006206 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <osThreadNew+0xa8>
        mem = 1;
 8006200:	2301      	movs	r3, #1
 8006202:	61bb      	str	r3, [r7, #24]
 8006204:	e010      	b.n	8006228 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10c      	bne.n	8006228 <osThreadNew+0xca>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d108      	bne.n	8006228 <osThreadNew+0xca>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d104      	bne.n	8006228 <osThreadNew+0xca>
          mem = 0;
 800621e:	2300      	movs	r3, #0
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	e001      	b.n	8006228 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006224:	2300      	movs	r3, #0
 8006226:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d110      	bne.n	8006250 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006236:	9202      	str	r2, [sp, #8]
 8006238:	9301      	str	r3, [sp, #4]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	6a3a      	ldr	r2, [r7, #32]
 8006242:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f001 fecd 	bl	8007fe4 <xTaskCreateStatic>
 800624a:	4603      	mov	r3, r0
 800624c:	613b      	str	r3, [r7, #16]
 800624e:	e013      	b.n	8006278 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d110      	bne.n	8006278 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	b29a      	uxth	r2, r3
 800625a:	f107 0310 	add.w	r3, r7, #16
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f001 ff1b 	bl	80080a4 <xTaskCreate>
 800626e:	4603      	mov	r3, r0
 8006270:	2b01      	cmp	r3, #1
 8006272:	d001      	beq.n	8006278 <osThreadNew+0x11a>
            hTask = NULL;
 8006274:	2300      	movs	r3, #0
 8006276:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006278:	693b      	ldr	r3, [r7, #16]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3728      	adds	r7, #40	@ 0x28
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8006282:	b580      	push	{r7, lr}
 8006284:	b084      	sub	sp, #16
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f003 fbb2 	bl	80099f4 <pvTimerGetTimerID>
 8006290:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d005      	beq.n	80062a4 <TimerCallback+0x22>
    callb->func (callb->arg);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	6852      	ldr	r2, [r2, #4]
 80062a0:	4610      	mov	r0, r2
 80062a2:	4798      	blx	r3
  }
}
 80062a4:	bf00      	nop
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b08c      	sub	sp, #48	@ 0x30
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	607a      	str	r2, [r7, #4]
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	460b      	mov	r3, r1
 80062ba:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80062bc:	2300      	movs	r3, #0
 80062be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062c0:	f3ef 8305 	mrs	r3, IPSR
 80062c4:	613b      	str	r3, [r7, #16]
  return(result);
 80062c6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d163      	bne.n	8006394 <osTimerNew+0xe8>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d060      	beq.n	8006394 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80062d2:	2008      	movs	r0, #8
 80062d4:	f003 fe22 	bl	8009f1c <pvPortMalloc>
 80062d8:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d059      	beq.n	8006394 <osTimerNew+0xe8>
      callb->func = func;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80062ec:	7afb      	ldrb	r3, [r7, #11]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d102      	bne.n	80062f8 <osTimerNew+0x4c>
        reload = pdFALSE;
 80062f2:	2300      	movs	r3, #0
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	e001      	b.n	80062fc <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80062f8:	2301      	movs	r3, #1
 80062fa:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80062fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006300:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8006302:	2300      	movs	r3, #0
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01c      	beq.n	8006346 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d002      	beq.n	800631a <osTimerNew+0x6e>
          name = attr->name;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d006      	beq.n	8006330 <osTimerNew+0x84>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	2b2b      	cmp	r3, #43	@ 0x2b
 8006328:	d902      	bls.n	8006330 <osTimerNew+0x84>
          mem = 1;
 800632a:	2301      	movs	r3, #1
 800632c:	61bb      	str	r3, [r7, #24]
 800632e:	e00c      	b.n	800634a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d108      	bne.n	800634a <osTimerNew+0x9e>
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d104      	bne.n	800634a <osTimerNew+0x9e>
            mem = 0;
 8006340:	2300      	movs	r3, #0
 8006342:	61bb      	str	r3, [r7, #24]
 8006344:	e001      	b.n	800634a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8006346:	2300      	movs	r3, #0
 8006348:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d10c      	bne.n	800636a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	9301      	str	r3, [sp, #4]
 8006356:	4b12      	ldr	r3, [pc, #72]	@ (80063a0 <osTimerNew+0xf4>)
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	69fa      	ldr	r2, [r7, #28]
 800635e:	2101      	movs	r1, #1
 8006360:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006362:	f002 ffba 	bl	80092da <xTimerCreateStatic>
 8006366:	6238      	str	r0, [r7, #32]
 8006368:	e00b      	b.n	8006382 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d108      	bne.n	8006382 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8006370:	4b0b      	ldr	r3, [pc, #44]	@ (80063a0 <osTimerNew+0xf4>)
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	69fa      	ldr	r2, [r7, #28]
 8006378:	2101      	movs	r1, #1
 800637a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800637c:	f002 ff8c 	bl	8009298 <xTimerCreate>
 8006380:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d105      	bne.n	8006394 <osTimerNew+0xe8>
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d002      	beq.n	8006394 <osTimerNew+0xe8>
        vPortFree (callb);
 800638e:	6978      	ldr	r0, [r7, #20]
 8006390:	f003 fe92 	bl	800a0b8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8006394:	6a3b      	ldr	r3, [r7, #32]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3728      	adds	r7, #40	@ 0x28
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	08006283 	.word	0x08006283

080063a4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b088      	sub	sp, #32
 80063a8:	af02      	add	r7, sp, #8
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063b2:	f3ef 8305 	mrs	r3, IPSR
 80063b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80063b8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <osTimerStart+0x22>
    stat = osErrorISR;
 80063be:	f06f 0305 	mvn.w	r3, #5
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	e017      	b.n	80063f6 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d103      	bne.n	80063d4 <osTimerStart+0x30>
    stat = osErrorParameter;
 80063cc:	f06f 0303 	mvn.w	r3, #3
 80063d0:	617b      	str	r3, [r7, #20]
 80063d2:	e010      	b.n	80063f6 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80063d4:	2300      	movs	r3, #0
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	2300      	movs	r3, #0
 80063da:	683a      	ldr	r2, [r7, #0]
 80063dc:	2104      	movs	r1, #4
 80063de:	6938      	ldr	r0, [r7, #16]
 80063e0:	f002 fff8 	bl	80093d4 <xTimerGenericCommand>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d102      	bne.n	80063f0 <osTimerStart+0x4c>
      stat = osOK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	617b      	str	r3, [r7, #20]
 80063ee:	e002      	b.n	80063f6 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80063f0:	f06f 0302 	mvn.w	r3, #2
 80063f4:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80063f6:	697b      	ldr	r3, [r7, #20]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3718      	adds	r7, #24
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006400:	b580      	push	{r7, lr}
 8006402:	b086      	sub	sp, #24
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006408:	2300      	movs	r3, #0
 800640a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800640c:	f3ef 8305 	mrs	r3, IPSR
 8006410:	60fb      	str	r3, [r7, #12]
  return(result);
 8006412:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006414:	2b00      	cmp	r3, #0
 8006416:	d12d      	bne.n	8006474 <osEventFlagsNew+0x74>
    mem = -1;
 8006418:	f04f 33ff 	mov.w	r3, #4294967295
 800641c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d015      	beq.n	8006450 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d006      	beq.n	800643a <osEventFlagsNew+0x3a>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	2b1f      	cmp	r3, #31
 8006432:	d902      	bls.n	800643a <osEventFlagsNew+0x3a>
        mem = 1;
 8006434:	2301      	movs	r3, #1
 8006436:	613b      	str	r3, [r7, #16]
 8006438:	e00c      	b.n	8006454 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d108      	bne.n	8006454 <osEventFlagsNew+0x54>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d104      	bne.n	8006454 <osEventFlagsNew+0x54>
          mem = 0;
 800644a:	2300      	movs	r3, #0
 800644c:	613b      	str	r3, [r7, #16]
 800644e:	e001      	b.n	8006454 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d106      	bne.n	8006468 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fa3a 	bl	80068d8 <xEventGroupCreateStatic>
 8006464:	6178      	str	r0, [r7, #20]
 8006466:	e005      	b.n	8006474 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d102      	bne.n	8006474 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800646e:	f000 fa6c 	bl	800694a <xEventGroupCreate>
 8006472:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006474:	697b      	ldr	r3, [r7, #20]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <osEventFlagsSet+0x1c>
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800649a:	d303      	bcc.n	80064a4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800649c:	f06f 0303 	mvn.w	r3, #3
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	e028      	b.n	80064f6 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064a4:	f3ef 8305 	mrs	r3, IPSR
 80064a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80064aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01d      	beq.n	80064ec <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80064b4:	f107 0308 	add.w	r3, r7, #8
 80064b8:	461a      	mov	r2, r3
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	6938      	ldr	r0, [r7, #16]
 80064be:	f000 fc6b 	bl	8006d98 <xEventGroupSetBitsFromISR>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d103      	bne.n	80064d0 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 80064c8:	f06f 0302 	mvn.w	r3, #2
 80064cc:	617b      	str	r3, [r7, #20]
 80064ce:	e012      	b.n	80064f6 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00d      	beq.n	80064f6 <osEventFlagsSet+0x76>
 80064da:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <osEventFlagsSet+0x80>)
 80064dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	f3bf 8f6f 	isb	sy
 80064ea:	e004      	b.n	80064f6 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80064ec:	6839      	ldr	r1, [r7, #0]
 80064ee:	6938      	ldr	r0, [r7, #16]
 80064f0:	f000 fb8a 	bl	8006c08 <xEventGroupSetBits>
 80064f4:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80064f6:	697b      	ldr	r3, [r7, #20]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3718      	adds	r7, #24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	e000ed04 	.word	0xe000ed04

08006504 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d003      	beq.n	8006520 <osEventFlagsClear+0x1c>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800651e:	d303      	bcc.n	8006528 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006520:	f06f 0303 	mvn.w	r3, #3
 8006524:	617b      	str	r3, [r7, #20]
 8006526:	e019      	b.n	800655c <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006528:	f3ef 8305 	mrs	r3, IPSR
 800652c:	60fb      	str	r3, [r7, #12]
  return(result);
 800652e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00e      	beq.n	8006552 <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006534:	6938      	ldr	r0, [r7, #16]
 8006536:	f000 fb43 	bl	8006bc0 <xEventGroupGetBitsFromISR>
 800653a:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 800653c:	6839      	ldr	r1, [r7, #0]
 800653e:	6938      	ldr	r0, [r7, #16]
 8006540:	f000 fb2a 	bl	8006b98 <xEventGroupClearBitsFromISR>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d108      	bne.n	800655c <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 800654a:	f06f 0302 	mvn.w	r3, #2
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	e004      	b.n	800655c <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8006552:	6839      	ldr	r1, [r7, #0]
 8006554:	6938      	ldr	r0, [r7, #16]
 8006556:	f000 fae5 	bl	8006b24 <xEventGroupClearBits>
 800655a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800655c:	697b      	ldr	r3, [r7, #20]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006566:	b580      	push	{r7, lr}
 8006568:	b08c      	sub	sp, #48	@ 0x30
 800656a:	af02      	add	r7, sp, #8
 800656c:	60f8      	str	r0, [r7, #12]
 800656e:	60b9      	str	r1, [r7, #8]
 8006570:	607a      	str	r2, [r7, #4]
 8006572:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <osEventFlagsWait+0x20>
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006584:	d303      	bcc.n	800658e <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8006586:	f06f 0303 	mvn.w	r3, #3
 800658a:	61fb      	str	r3, [r7, #28]
 800658c:	e04b      	b.n	8006626 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800658e:	f3ef 8305 	mrs	r3, IPSR
 8006592:	617b      	str	r3, [r7, #20]
  return(result);
 8006594:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800659a:	f06f 0305 	mvn.w	r3, #5
 800659e:	61fb      	str	r3, [r7, #28]
 80065a0:	e041      	b.n	8006626 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f003 0301 	and.w	r3, r3, #1
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 80065ac:	2301      	movs	r3, #1
 80065ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80065b0:	e001      	b.n	80065b6 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80065b2:	2300      	movs	r3, #0
 80065b4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80065c0:	2300      	movs	r3, #0
 80065c2:	623b      	str	r3, [r7, #32]
 80065c4:	e001      	b.n	80065ca <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80065c6:	2301      	movs	r3, #1
 80065c8:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	6a3a      	ldr	r2, [r7, #32]
 80065d2:	68b9      	ldr	r1, [r7, #8]
 80065d4:	69b8      	ldr	r0, [r7, #24]
 80065d6:	f000 f9d3 	bl	8006980 <xEventGroupWaitBits>
 80065da:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f003 0301 	and.w	r3, r3, #1
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d010      	beq.n	8006608 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	4013      	ands	r3, r2
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d019      	beq.n	8006626 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80065f8:	f06f 0301 	mvn.w	r3, #1
 80065fc:	61fb      	str	r3, [r7, #28]
 80065fe:	e012      	b.n	8006626 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006600:	f06f 0302 	mvn.w	r3, #2
 8006604:	61fb      	str	r3, [r7, #28]
 8006606:	e00e      	b.n	8006626 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	4013      	ands	r3, r2
 800660e:	2b00      	cmp	r3, #0
 8006610:	d109      	bne.n	8006626 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8006618:	f06f 0301 	mvn.w	r3, #1
 800661c:	61fb      	str	r3, [r7, #28]
 800661e:	e002      	b.n	8006626 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006620:	f06f 0302 	mvn.w	r3, #2
 8006624:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006626:	69fb      	ldr	r3, [r7, #28]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3728      	adds	r7, #40	@ 0x28
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006630:	b580      	push	{r7, lr}
 8006632:	b08a      	sub	sp, #40	@ 0x28
 8006634:	af02      	add	r7, sp, #8
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800663c:	2300      	movs	r3, #0
 800663e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006640:	f3ef 8305 	mrs	r3, IPSR
 8006644:	613b      	str	r3, [r7, #16]
  return(result);
 8006646:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006648:	2b00      	cmp	r3, #0
 800664a:	d175      	bne.n	8006738 <osSemaphoreNew+0x108>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d072      	beq.n	8006738 <osSemaphoreNew+0x108>
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	429a      	cmp	r2, r3
 8006658:	d86e      	bhi.n	8006738 <osSemaphoreNew+0x108>
    mem = -1;
 800665a:	f04f 33ff 	mov.w	r3, #4294967295
 800665e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d015      	beq.n	8006692 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d006      	beq.n	800667c <osSemaphoreNew+0x4c>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	2b4f      	cmp	r3, #79	@ 0x4f
 8006674:	d902      	bls.n	800667c <osSemaphoreNew+0x4c>
        mem = 1;
 8006676:	2301      	movs	r3, #1
 8006678:	61bb      	str	r3, [r7, #24]
 800667a:	e00c      	b.n	8006696 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d108      	bne.n	8006696 <osSemaphoreNew+0x66>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d104      	bne.n	8006696 <osSemaphoreNew+0x66>
          mem = 0;
 800668c:	2300      	movs	r3, #0
 800668e:	61bb      	str	r3, [r7, #24]
 8006690:	e001      	b.n	8006696 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006692:	2300      	movs	r3, #0
 8006694:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669c:	d04c      	beq.n	8006738 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d128      	bne.n	80066f6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d10a      	bne.n	80066c0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	2203      	movs	r2, #3
 80066b0:	9200      	str	r2, [sp, #0]
 80066b2:	2200      	movs	r2, #0
 80066b4:	2100      	movs	r1, #0
 80066b6:	2001      	movs	r0, #1
 80066b8:	f000 fca0 	bl	8006ffc <xQueueGenericCreateStatic>
 80066bc:	61f8      	str	r0, [r7, #28]
 80066be:	e005      	b.n	80066cc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80066c0:	2203      	movs	r2, #3
 80066c2:	2100      	movs	r1, #0
 80066c4:	2001      	movs	r0, #1
 80066c6:	f000 fd16 	bl	80070f6 <xQueueGenericCreate>
 80066ca:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d022      	beq.n	8006718 <osSemaphoreNew+0xe8>
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d01f      	beq.n	8006718 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80066d8:	2300      	movs	r3, #0
 80066da:	2200      	movs	r2, #0
 80066dc:	2100      	movs	r1, #0
 80066de:	69f8      	ldr	r0, [r7, #28]
 80066e0:	f000 fe08 	bl	80072f4 <xQueueGenericSend>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d016      	beq.n	8006718 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80066ea:	69f8      	ldr	r0, [r7, #28]
 80066ec:	f001 faa6 	bl	8007c3c <vQueueDelete>
            hSemaphore = NULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	61fb      	str	r3, [r7, #28]
 80066f4:	e010      	b.n	8006718 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d108      	bne.n	800670e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	461a      	mov	r2, r3
 8006702:	68b9      	ldr	r1, [r7, #8]
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 fd86 	bl	8007216 <xQueueCreateCountingSemaphoreStatic>
 800670a:	61f8      	str	r0, [r7, #28]
 800670c:	e004      	b.n	8006718 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 fdb9 	bl	8007288 <xQueueCreateCountingSemaphore>
 8006716:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00c      	beq.n	8006738 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <osSemaphoreNew+0xfc>
          name = attr->name;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	617b      	str	r3, [r7, #20]
 800672a:	e001      	b.n	8006730 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800672c:	2300      	movs	r3, #0
 800672e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006730:	6979      	ldr	r1, [r7, #20]
 8006732:	69f8      	ldr	r0, [r7, #28]
 8006734:	f001 fbce 	bl	8007ed4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006738:	69fb      	ldr	r3, [r7, #28]
}
 800673a:	4618      	mov	r0, r3
 800673c:	3720      	adds	r7, #32
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
	...

08006744 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006752:	2300      	movs	r3, #0
 8006754:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d103      	bne.n	8006764 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800675c:	f06f 0303 	mvn.w	r3, #3
 8006760:	617b      	str	r3, [r7, #20]
 8006762:	e039      	b.n	80067d8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006764:	f3ef 8305 	mrs	r3, IPSR
 8006768:	60fb      	str	r3, [r7, #12]
  return(result);
 800676a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800676c:	2b00      	cmp	r3, #0
 800676e:	d022      	beq.n	80067b6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d003      	beq.n	800677e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006776:	f06f 0303 	mvn.w	r3, #3
 800677a:	617b      	str	r3, [r7, #20]
 800677c:	e02c      	b.n	80067d8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800677e:	2300      	movs	r3, #0
 8006780:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006782:	f107 0308 	add.w	r3, r7, #8
 8006786:	461a      	mov	r2, r3
 8006788:	2100      	movs	r1, #0
 800678a:	6938      	ldr	r0, [r7, #16]
 800678c:	f001 f9d4 	bl	8007b38 <xQueueReceiveFromISR>
 8006790:	4603      	mov	r3, r0
 8006792:	2b01      	cmp	r3, #1
 8006794:	d003      	beq.n	800679e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006796:	f06f 0302 	mvn.w	r3, #2
 800679a:	617b      	str	r3, [r7, #20]
 800679c:	e01c      	b.n	80067d8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d019      	beq.n	80067d8 <osSemaphoreAcquire+0x94>
 80067a4:	4b0f      	ldr	r3, [pc, #60]	@ (80067e4 <osSemaphoreAcquire+0xa0>)
 80067a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	e010      	b.n	80067d8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80067b6:	6839      	ldr	r1, [r7, #0]
 80067b8:	6938      	ldr	r0, [r7, #16]
 80067ba:	f001 f8ad 	bl	8007918 <xQueueSemaphoreTake>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d009      	beq.n	80067d8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80067ca:	f06f 0301 	mvn.w	r3, #1
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	e002      	b.n	80067d8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80067d2:	f06f 0302 	mvn.w	r3, #2
 80067d6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80067d8:	697b      	ldr	r3, [r7, #20]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3718      	adds	r7, #24
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	e000ed04 	.word	0xe000ed04

080067e8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b086      	sub	sp, #24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80067f4:	2300      	movs	r3, #0
 80067f6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d103      	bne.n	8006806 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80067fe:	f06f 0303 	mvn.w	r3, #3
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e02c      	b.n	8006860 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006806:	f3ef 8305 	mrs	r3, IPSR
 800680a:	60fb      	str	r3, [r7, #12]
  return(result);
 800680c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01a      	beq.n	8006848 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006812:	2300      	movs	r3, #0
 8006814:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006816:	f107 0308 	add.w	r3, r7, #8
 800681a:	4619      	mov	r1, r3
 800681c:	6938      	ldr	r0, [r7, #16]
 800681e:	f000 ff09 	bl	8007634 <xQueueGiveFromISR>
 8006822:	4603      	mov	r3, r0
 8006824:	2b01      	cmp	r3, #1
 8006826:	d003      	beq.n	8006830 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006828:	f06f 0302 	mvn.w	r3, #2
 800682c:	617b      	str	r3, [r7, #20]
 800682e:	e017      	b.n	8006860 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d014      	beq.n	8006860 <osSemaphoreRelease+0x78>
 8006836:	4b0d      	ldr	r3, [pc, #52]	@ (800686c <osSemaphoreRelease+0x84>)
 8006838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800683c:	601a      	str	r2, [r3, #0]
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	e00b      	b.n	8006860 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006848:	2300      	movs	r3, #0
 800684a:	2200      	movs	r2, #0
 800684c:	2100      	movs	r1, #0
 800684e:	6938      	ldr	r0, [r7, #16]
 8006850:	f000 fd50 	bl	80072f4 <xQueueGenericSend>
 8006854:	4603      	mov	r3, r0
 8006856:	2b01      	cmp	r3, #1
 8006858:	d002      	beq.n	8006860 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800685a:	f06f 0302 	mvn.w	r3, #2
 800685e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006860:	697b      	ldr	r3, [r7, #20]
}
 8006862:	4618      	mov	r0, r3
 8006864:	3718      	adds	r7, #24
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	e000ed04 	.word	0xe000ed04

08006870 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4a07      	ldr	r2, [pc, #28]	@ (800689c <vApplicationGetIdleTaskMemory+0x2c>)
 8006880:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	4a06      	ldr	r2, [pc, #24]	@ (80068a0 <vApplicationGetIdleTaskMemory+0x30>)
 8006886:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2280      	movs	r2, #128	@ 0x80
 800688c:	601a      	str	r2, [r3, #0]
}
 800688e:	bf00      	nop
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	20002024 	.word	0x20002024
 80068a0:	20002080 	.word	0x20002080

080068a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	4a07      	ldr	r2, [pc, #28]	@ (80068d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80068b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	4a06      	ldr	r2, [pc, #24]	@ (80068d4 <vApplicationGetTimerTaskMemory+0x30>)
 80068ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068c2:	601a      	str	r2, [r3, #0]
}
 80068c4:	bf00      	nop
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	20002280 	.word	0x20002280
 80068d4:	200022dc 	.word	0x200022dc

080068d8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10b      	bne.n	80068fe <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80068e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ea:	f383 8811 	msr	BASEPRI, r3
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f3bf 8f4f 	dsb	sy
 80068f6:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068f8:	bf00      	nop
 80068fa:	bf00      	nop
 80068fc:	e7fd      	b.n	80068fa <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80068fe:	2320      	movs	r3, #32
 8006900:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2b20      	cmp	r3, #32
 8006906:	d00b      	beq.n	8006920 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8006908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	60fb      	str	r3, [r7, #12]
}
 800691a:	bf00      	nop
 800691c:	bf00      	nop
 800691e:	e7fd      	b.n	800691c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00a      	beq.n	8006940 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2200      	movs	r2, #0
 800692e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	3304      	adds	r3, #4
 8006934:	4618      	mov	r0, r3
 8006936:	f000 fa43 	bl	8006dc0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2201      	movs	r2, #1
 800693e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006940:	697b      	ldr	r3, [r7, #20]
	}
 8006942:	4618      	mov	r0, r3
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800694a:	b580      	push	{r7, lr}
 800694c:	b082      	sub	sp, #8
 800694e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006950:	2020      	movs	r0, #32
 8006952:	f003 fae3 	bl	8009f1c <pvPortMalloc>
 8006956:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00a      	beq.n	8006974 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3304      	adds	r3, #4
 8006968:	4618      	mov	r0, r3
 800696a:	f000 fa29 	bl	8006dc0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006974:	687b      	ldr	r3, [r7, #4]
	}
 8006976:	4618      	mov	r0, r3
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
	...

08006980 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b090      	sub	sp, #64	@ 0x40
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
 800698c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8006992:	2300      	movs	r3, #0
 8006994:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006996:	2300      	movs	r3, #0
 8006998:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d10b      	bne.n	80069b8 <xEventGroupWaitBits+0x38>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	623b      	str	r3, [r7, #32]
}
 80069b2:	bf00      	nop
 80069b4:	bf00      	nop
 80069b6:	e7fd      	b.n	80069b4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069be:	d30b      	bcc.n	80069d8 <xEventGroupWaitBits+0x58>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	61fb      	str	r3, [r7, #28]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10b      	bne.n	80069f6 <xEventGroupWaitBits+0x76>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	61bb      	str	r3, [r7, #24]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069f6:	f002 fa0b 	bl	8008e10 <xTaskGetSchedulerState>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d102      	bne.n	8006a06 <xEventGroupWaitBits+0x86>
 8006a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <xEventGroupWaitBits+0x8a>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <xEventGroupWaitBits+0x8c>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10b      	bne.n	8006a28 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	617b      	str	r3, [r7, #20]
}
 8006a22:	bf00      	nop
 8006a24:	bf00      	nop
 8006a26:	e7fd      	b.n	8006a24 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006a28:	f001 fd6a 	bl	8008500 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	68b9      	ldr	r1, [r7, #8]
 8006a36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a38:	f000 f98c 	bl	8006d54 <prvTestWaitCondition>
 8006a3c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8006a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00e      	beq.n	8006a62 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d028      	beq.n	8006aa4 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	401a      	ands	r2, r3
 8006a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	e020      	b.n	8006aa4 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d104      	bne.n	8006a72 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a70:	e018      	b.n	8006aa4 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a88:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a90:	1d18      	adds	r0, r3, #4
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a96:	4313      	orrs	r3, r2
 8006a98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	f001 ff2a 	bl	80088f4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006aa4:	f001 fd3a 	bl	800851c <xTaskResumeAll>
 8006aa8:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8006aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d031      	beq.n	8006b14 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d107      	bne.n	8006ac6 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8006ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8006b20 <xEventGroupWaitBits+0x1a0>)
 8006ab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006ac6:	f002 fb1d 	bl	8009104 <uxTaskResetEventItemValue>
 8006aca:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d11a      	bne.n	8006b0c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006ad6:	f003 f8ff 	bl	8009cd8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	68b9      	ldr	r1, [r7, #8]
 8006ae4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006ae6:	f000 f935 	bl	8006d54 <prvTestWaitCondition>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d009      	beq.n	8006b04 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d006      	beq.n	8006b04 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	43db      	mvns	r3, r3
 8006afe:	401a      	ands	r2, r3
 8006b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b02:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006b04:	2301      	movs	r3, #1
 8006b06:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006b08:	f003 f918 	bl	8009d3c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b0e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3740      	adds	r7, #64	@ 0x40
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	e000ed04 	.word	0xe000ed04

08006b24 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10b      	bne.n	8006b50 <xEventGroupClearBits+0x2c>
	__asm volatile
 8006b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3c:	f383 8811 	msr	BASEPRI, r3
 8006b40:	f3bf 8f6f 	isb	sy
 8006b44:	f3bf 8f4f 	dsb	sy
 8006b48:	60fb      	str	r3, [r7, #12]
}
 8006b4a:	bf00      	nop
 8006b4c:	bf00      	nop
 8006b4e:	e7fd      	b.n	8006b4c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b56:	d30b      	bcc.n	8006b70 <xEventGroupClearBits+0x4c>
	__asm volatile
 8006b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5c:	f383 8811 	msr	BASEPRI, r3
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	f3bf 8f4f 	dsb	sy
 8006b68:	60bb      	str	r3, [r7, #8]
}
 8006b6a:	bf00      	nop
 8006b6c:	bf00      	nop
 8006b6e:	e7fd      	b.n	8006b6c <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8006b70:	f003 f8b2 	bl	8009cd8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	43db      	mvns	r3, r3
 8006b82:	401a      	ands	r2, r3
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006b88:	f003 f8d8 	bl	8009d3c <vPortExitCritical>

	return uxReturn;
 8006b8c:	693b      	ldr	r3, [r7, #16]
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
	...

08006b98 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	6879      	ldr	r1, [r7, #4]
 8006ba8:	4804      	ldr	r0, [pc, #16]	@ (8006bbc <xEventGroupClearBitsFromISR+0x24>)
 8006baa:	f002 ff45 	bl	8009a38 <xTimerPendFunctionCallFromISR>
 8006bae:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
	}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	08006d3b 	.word	0x08006d3b

08006bc0 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b089      	sub	sp, #36	@ 0x24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006bcc:	f3ef 8211 	mrs	r2, BASEPRI
 8006bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	60fa      	str	r2, [r7, #12]
 8006be2:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006be4:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006be6:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	617b      	str	r3, [r7, #20]
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006bf8:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8006bfa:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3724      	adds	r7, #36	@ 0x24
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08e      	sub	sp, #56	@ 0x38
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006c12:	2300      	movs	r3, #0
 8006c14:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d10b      	bne.n	8006c3c <xEventGroupSetBits+0x34>
	__asm volatile
 8006c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c28:	f383 8811 	msr	BASEPRI, r3
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	613b      	str	r3, [r7, #16]
}
 8006c36:	bf00      	nop
 8006c38:	bf00      	nop
 8006c3a:	e7fd      	b.n	8006c38 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c42:	d30b      	bcc.n	8006c5c <xEventGroupSetBits+0x54>
	__asm volatile
 8006c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c48:	f383 8811 	msr	BASEPRI, r3
 8006c4c:	f3bf 8f6f 	isb	sy
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	60fb      	str	r3, [r7, #12]
}
 8006c56:	bf00      	nop
 8006c58:	bf00      	nop
 8006c5a:	e7fd      	b.n	8006c58 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5e:	3304      	adds	r3, #4
 8006c60:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c64:	3308      	adds	r3, #8
 8006c66:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006c68:	f001 fc4a 	bl	8008500 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006c7e:	e03c      	b.n	8006cfa <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006c96:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006c9e:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d108      	bne.n	8006cbc <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00b      	beq.n	8006cce <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cba:	e008      	b.n	8006cce <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d101      	bne.n	8006cce <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d010      	beq.n	8006cf6 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d003      	beq.n	8006ce6 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006cee:	4619      	mov	r1, r3
 8006cf0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006cf2:	f001 fecd 	bl	8008a90 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006cfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cfc:	6a3b      	ldr	r3, [r7, #32]
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d1be      	bne.n	8006c80 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d08:	43db      	mvns	r3, r3
 8006d0a:	401a      	ands	r2, r3
 8006d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d0e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006d10:	f001 fc04 	bl	800851c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	681b      	ldr	r3, [r3, #0]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3738      	adds	r7, #56	@ 0x38
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff ff6b 	bl	8006c08 <xEventGroupSetBits>
}
 8006d32:	bf00      	nop
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}

08006d3a <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b082      	sub	sp, #8
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d44:	6839      	ldr	r1, [r7, #0]
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f7ff feec 	bl	8006b24 <xEventGroupClearBits>
}
 8006d4c:	bf00      	nop
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006d60:	2300      	movs	r3, #0
 8006d62:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d107      	bne.n	8006d7a <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4013      	ands	r3, r2
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00a      	beq.n	8006d8a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006d74:	2301      	movs	r3, #1
 8006d76:	617b      	str	r3, [r7, #20]
 8006d78:	e007      	b.n	8006d8a <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	4013      	ands	r3, r2
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d101      	bne.n	8006d8a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006d86:	2301      	movs	r3, #1
 8006d88:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006d8a:	697b      	ldr	r3, [r7, #20]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	371c      	adds	r7, #28
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	68f9      	ldr	r1, [r7, #12]
 8006daa:	4804      	ldr	r0, [pc, #16]	@ (8006dbc <xEventGroupSetBitsFromISR+0x24>)
 8006dac:	f002 fe44 	bl	8009a38 <xTimerPendFunctionCallFromISR>
 8006db0:	6178      	str	r0, [r7, #20]

		return xReturn;
 8006db2:	697b      	ldr	r3, [r7, #20]
	}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3718      	adds	r7, #24
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	08006d21 	.word	0x08006d21

08006dc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f103 0208 	add.w	r2, r3, #8
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f103 0208 	add.w	r2, r3, #8
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f103 0208 	add.w	r2, r3, #8
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e0e:	bf00      	nop
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	601a      	str	r2, [r3, #0]
}
 8006e56:	bf00      	nop
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr

08006e62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e62:	b480      	push	{r7}
 8006e64:	b085      	sub	sp, #20
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
 8006e6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e78:	d103      	bne.n	8006e82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	60fb      	str	r3, [r7, #12]
 8006e80:	e00c      	b.n	8006e9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	3308      	adds	r3, #8
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	e002      	b.n	8006e90 <vListInsert+0x2e>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	60fb      	str	r3, [r7, #12]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d2f6      	bcs.n	8006e8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	685a      	ldr	r2, [r3, #4]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	683a      	ldr	r2, [r7, #0]
 8006eb6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	601a      	str	r2, [r3, #0]
}
 8006ec8:	bf00      	nop
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	6892      	ldr	r2, [r2, #8]
 8006eea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6852      	ldr	r2, [r2, #4]
 8006ef4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d103      	bne.n	8006f08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	1e5a      	subs	r2, r3, #1
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3714      	adds	r7, #20
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10b      	bne.n	8006f54 <xQueueGenericReset+0x2c>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f40:	f383 8811 	msr	BASEPRI, r3
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	60bb      	str	r3, [r7, #8]
}
 8006f4e:	bf00      	nop
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f54:	f002 fec0 	bl	8009cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f60:	68f9      	ldr	r1, [r7, #12]
 8006f62:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f64:	fb01 f303 	mul.w	r3, r1, r3
 8006f68:	441a      	add	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f84:	3b01      	subs	r3, #1
 8006f86:	68f9      	ldr	r1, [r7, #12]
 8006f88:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f8a:	fb01 f303 	mul.w	r3, r1, r3
 8006f8e:	441a      	add	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	22ff      	movs	r2, #255	@ 0xff
 8006f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	22ff      	movs	r2, #255	@ 0xff
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d114      	bne.n	8006fd4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d01a      	beq.n	8006fe8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	3310      	adds	r3, #16
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f001 fd06 	bl	80089c8 <xTaskRemoveFromEventList>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d012      	beq.n	8006fe8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <xQueueGenericReset+0xd0>)
 8006fc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fc8:	601a      	str	r2, [r3, #0]
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	e009      	b.n	8006fe8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	3310      	adds	r3, #16
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff fef1 	bl	8006dc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3324      	adds	r3, #36	@ 0x24
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7ff feec 	bl	8006dc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fe8:	f002 fea8 	bl	8009d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fec:	2301      	movs	r3, #1
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	e000ed04 	.word	0xe000ed04

08006ffc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b08e      	sub	sp, #56	@ 0x38
 8007000:	af02      	add	r7, sp, #8
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
 8007008:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10b      	bne.n	8007028 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d10b      	bne.n	8007046 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007040:	bf00      	nop
 8007042:	bf00      	nop
 8007044:	e7fd      	b.n	8007042 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <xQueueGenericCreateStatic+0x56>
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <xQueueGenericCreateStatic+0x5a>
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <xQueueGenericCreateStatic+0x5c>
 8007056:	2300      	movs	r3, #0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10b      	bne.n	8007074 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800705c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007060:	f383 8811 	msr	BASEPRI, r3
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	623b      	str	r3, [r7, #32]
}
 800706e:	bf00      	nop
 8007070:	bf00      	nop
 8007072:	e7fd      	b.n	8007070 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d102      	bne.n	8007080 <xQueueGenericCreateStatic+0x84>
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <xQueueGenericCreateStatic+0x88>
 8007080:	2301      	movs	r3, #1
 8007082:	e000      	b.n	8007086 <xQueueGenericCreateStatic+0x8a>
 8007084:	2300      	movs	r3, #0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10b      	bne.n	80070a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800708a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708e:	f383 8811 	msr	BASEPRI, r3
 8007092:	f3bf 8f6f 	isb	sy
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	61fb      	str	r3, [r7, #28]
}
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	e7fd      	b.n	800709e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070a2:	2350      	movs	r3, #80	@ 0x50
 80070a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2b50      	cmp	r3, #80	@ 0x50
 80070aa:	d00b      	beq.n	80070c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80070ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b0:	f383 8811 	msr	BASEPRI, r3
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	f3bf 8f4f 	dsb	sy
 80070bc:	61bb      	str	r3, [r7, #24]
}
 80070be:	bf00      	nop
 80070c0:	bf00      	nop
 80070c2:	e7fd      	b.n	80070c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80070ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00d      	beq.n	80070ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80070d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80070d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80070dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	4613      	mov	r3, r2
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	68b9      	ldr	r1, [r7, #8]
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 f840 	bl	800716c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80070ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3730      	adds	r7, #48	@ 0x30
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b08a      	sub	sp, #40	@ 0x28
 80070fa:	af02      	add	r7, sp, #8
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	4613      	mov	r3, r2
 8007102:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10b      	bne.n	8007122 <xQueueGenericCreate+0x2c>
	__asm volatile
 800710a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710e:	f383 8811 	msr	BASEPRI, r3
 8007112:	f3bf 8f6f 	isb	sy
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	613b      	str	r3, [r7, #16]
}
 800711c:	bf00      	nop
 800711e:	bf00      	nop
 8007120:	e7fd      	b.n	800711e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	fb02 f303 	mul.w	r3, r2, r3
 800712a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3350      	adds	r3, #80	@ 0x50
 8007130:	4618      	mov	r0, r3
 8007132:	f002 fef3 	bl	8009f1c <pvPortMalloc>
 8007136:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d011      	beq.n	8007162 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	3350      	adds	r3, #80	@ 0x50
 8007146:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007150:	79fa      	ldrb	r2, [r7, #7]
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	4613      	mov	r3, r2
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	68b9      	ldr	r1, [r7, #8]
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f000 f805 	bl	800716c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007162:	69bb      	ldr	r3, [r7, #24]
	}
 8007164:	4618      	mov	r0, r3
 8007166:	3720      	adds	r7, #32
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d103      	bne.n	8007188 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	69ba      	ldr	r2, [r7, #24]
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	e002      	b.n	800718e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800719a:	2101      	movs	r1, #1
 800719c:	69b8      	ldr	r0, [r7, #24]
 800719e:	f7ff fec3 	bl	8006f28 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	78fa      	ldrb	r2, [r7, #3]
 80071a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80071aa:	bf00      	nop
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}

080071b2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80071b2:	b580      	push	{r7, lr}
 80071b4:	b082      	sub	sp, #8
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00e      	beq.n	80071de <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80071d2:	2300      	movs	r3, #0
 80071d4:	2200      	movs	r2, #0
 80071d6:	2100      	movs	r1, #0
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 f88b 	bl	80072f4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80071de:	bf00      	nop
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b086      	sub	sp, #24
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	4603      	mov	r3, r0
 80071ee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80071f0:	2301      	movs	r3, #1
 80071f2:	617b      	str	r3, [r7, #20]
 80071f4:	2300      	movs	r3, #0
 80071f6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80071f8:	79fb      	ldrb	r3, [r7, #7]
 80071fa:	461a      	mov	r2, r3
 80071fc:	6939      	ldr	r1, [r7, #16]
 80071fe:	6978      	ldr	r0, [r7, #20]
 8007200:	f7ff ff79 	bl	80070f6 <xQueueGenericCreate>
 8007204:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f7ff ffd3 	bl	80071b2 <prvInitialiseMutex>

		return xNewQueue;
 800720c:	68fb      	ldr	r3, [r7, #12]
	}
 800720e:	4618      	mov	r0, r3
 8007210:	3718      	adds	r7, #24
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007216:	b580      	push	{r7, lr}
 8007218:	b08a      	sub	sp, #40	@ 0x28
 800721a:	af02      	add	r7, sp, #8
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10b      	bne.n	8007240 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722c:	f383 8811 	msr	BASEPRI, r3
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	61bb      	str	r3, [r7, #24]
}
 800723a:	bf00      	nop
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	429a      	cmp	r2, r3
 8007246:	d90b      	bls.n	8007260 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	617b      	str	r3, [r7, #20]
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007260:	2302      	movs	r3, #2
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	2100      	movs	r1, #0
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f7ff fec6 	bl	8006ffc <xQueueGenericCreateStatic>
 8007270:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800727e:	69fb      	ldr	r3, [r7, #28]
	}
 8007280:	4618      	mov	r0, r3
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10b      	bne.n	80072b0 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	613b      	str	r3, [r7, #16]
}
 80072aa:	bf00      	nop
 80072ac:	bf00      	nop
 80072ae:	e7fd      	b.n	80072ac <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072b0:	683a      	ldr	r2, [r7, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d90b      	bls.n	80072d0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	60fb      	str	r3, [r7, #12]
}
 80072ca:	bf00      	nop
 80072cc:	bf00      	nop
 80072ce:	e7fd      	b.n	80072cc <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80072d0:	2202      	movs	r2, #2
 80072d2:	2100      	movs	r1, #0
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7ff ff0e 	bl	80070f6 <xQueueGenericCreate>
 80072da:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d002      	beq.n	80072e8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80072e8:	697b      	ldr	r3, [r7, #20]
	}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3718      	adds	r7, #24
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
	...

080072f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08e      	sub	sp, #56	@ 0x38
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
 8007300:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007302:	2300      	movs	r3, #0
 8007304:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800730a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10b      	bne.n	8007328 <xQueueGenericSend+0x34>
	__asm volatile
 8007310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007314:	f383 8811 	msr	BASEPRI, r3
 8007318:	f3bf 8f6f 	isb	sy
 800731c:	f3bf 8f4f 	dsb	sy
 8007320:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007322:	bf00      	nop
 8007324:	bf00      	nop
 8007326:	e7fd      	b.n	8007324 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d103      	bne.n	8007336 <xQueueGenericSend+0x42>
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007332:	2b00      	cmp	r3, #0
 8007334:	d101      	bne.n	800733a <xQueueGenericSend+0x46>
 8007336:	2301      	movs	r3, #1
 8007338:	e000      	b.n	800733c <xQueueGenericSend+0x48>
 800733a:	2300      	movs	r3, #0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10b      	bne.n	8007358 <xQueueGenericSend+0x64>
	__asm volatile
 8007340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007344:	f383 8811 	msr	BASEPRI, r3
 8007348:	f3bf 8f6f 	isb	sy
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007352:	bf00      	nop
 8007354:	bf00      	nop
 8007356:	e7fd      	b.n	8007354 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b02      	cmp	r3, #2
 800735c:	d103      	bne.n	8007366 <xQueueGenericSend+0x72>
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007362:	2b01      	cmp	r3, #1
 8007364:	d101      	bne.n	800736a <xQueueGenericSend+0x76>
 8007366:	2301      	movs	r3, #1
 8007368:	e000      	b.n	800736c <xQueueGenericSend+0x78>
 800736a:	2300      	movs	r3, #0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10b      	bne.n	8007388 <xQueueGenericSend+0x94>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	623b      	str	r3, [r7, #32]
}
 8007382:	bf00      	nop
 8007384:	bf00      	nop
 8007386:	e7fd      	b.n	8007384 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007388:	f001 fd42 	bl	8008e10 <xTaskGetSchedulerState>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <xQueueGenericSend+0xa4>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d101      	bne.n	800739c <xQueueGenericSend+0xa8>
 8007398:	2301      	movs	r3, #1
 800739a:	e000      	b.n	800739e <xQueueGenericSend+0xaa>
 800739c:	2300      	movs	r3, #0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10b      	bne.n	80073ba <xQueueGenericSend+0xc6>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	61fb      	str	r3, [r7, #28]
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop
 80073b8:	e7fd      	b.n	80073b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ba:	f002 fc8d 	bl	8009cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d302      	bcc.n	80073d0 <xQueueGenericSend+0xdc>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d129      	bne.n	8007424 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073d6:	f000 fc6d 	bl	8007cb4 <prvCopyDataToQueue>
 80073da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d010      	beq.n	8007406 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e6:	3324      	adds	r3, #36	@ 0x24
 80073e8:	4618      	mov	r0, r3
 80073ea:	f001 faed 	bl	80089c8 <xTaskRemoveFromEventList>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d013      	beq.n	800741c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80073f4:	4b3f      	ldr	r3, [pc, #252]	@ (80074f4 <xQueueGenericSend+0x200>)
 80073f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	e00a      	b.n	800741c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007408:	2b00      	cmp	r3, #0
 800740a:	d007      	beq.n	800741c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800740c:	4b39      	ldr	r3, [pc, #228]	@ (80074f4 <xQueueGenericSend+0x200>)
 800740e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007412:	601a      	str	r2, [r3, #0]
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800741c:	f002 fc8e 	bl	8009d3c <vPortExitCritical>
				return pdPASS;
 8007420:	2301      	movs	r3, #1
 8007422:	e063      	b.n	80074ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d103      	bne.n	8007432 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800742a:	f002 fc87 	bl	8009d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800742e:	2300      	movs	r3, #0
 8007430:	e05c      	b.n	80074ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007434:	2b00      	cmp	r3, #0
 8007436:	d106      	bne.n	8007446 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007438:	f107 0314 	add.w	r3, r7, #20
 800743c:	4618      	mov	r0, r3
 800743e:	f001 fb8b 	bl	8008b58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007442:	2301      	movs	r3, #1
 8007444:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007446:	f002 fc79 	bl	8009d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800744a:	f001 f859 	bl	8008500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800744e:	f002 fc43 	bl	8009cd8 <vPortEnterCritical>
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007458:	b25b      	sxtb	r3, r3
 800745a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745e:	d103      	bne.n	8007468 <xQueueGenericSend+0x174>
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800746e:	b25b      	sxtb	r3, r3
 8007470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007474:	d103      	bne.n	800747e <xQueueGenericSend+0x18a>
 8007476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007478:	2200      	movs	r2, #0
 800747a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800747e:	f002 fc5d 	bl	8009d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007482:	1d3a      	adds	r2, r7, #4
 8007484:	f107 0314 	add.w	r3, r7, #20
 8007488:	4611      	mov	r1, r2
 800748a:	4618      	mov	r0, r3
 800748c:	f001 fb7a 	bl	8008b84 <xTaskCheckForTimeOut>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d124      	bne.n	80074e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007496:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007498:	f000 fd04 	bl	8007ea4 <prvIsQueueFull>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d018      	beq.n	80074d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a4:	3310      	adds	r3, #16
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	4611      	mov	r1, r2
 80074aa:	4618      	mov	r0, r3
 80074ac:	f001 f9fc 	bl	80088a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074b2:	f000 fc8f 	bl	8007dd4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074b6:	f001 f831 	bl	800851c <xTaskResumeAll>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f47f af7c 	bne.w	80073ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074c2:	4b0c      	ldr	r3, [pc, #48]	@ (80074f4 <xQueueGenericSend+0x200>)
 80074c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	e772      	b.n	80073ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074d6:	f000 fc7d 	bl	8007dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074da:	f001 f81f 	bl	800851c <xTaskResumeAll>
 80074de:	e76c      	b.n	80073ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074e2:	f000 fc77 	bl	8007dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074e6:	f001 f819 	bl	800851c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80074ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3738      	adds	r7, #56	@ 0x38
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	e000ed04 	.word	0xe000ed04

080074f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b090      	sub	sp, #64	@ 0x40
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
 8007504:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800750a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10b      	bne.n	8007528 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007514:	f383 8811 	msr	BASEPRI, r3
 8007518:	f3bf 8f6f 	isb	sy
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007522:	bf00      	nop
 8007524:	bf00      	nop
 8007526:	e7fd      	b.n	8007524 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d103      	bne.n	8007536 <xQueueGenericSendFromISR+0x3e>
 800752e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <xQueueGenericSendFromISR+0x42>
 8007536:	2301      	movs	r3, #1
 8007538:	e000      	b.n	800753c <xQueueGenericSendFromISR+0x44>
 800753a:	2300      	movs	r3, #0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10b      	bne.n	8007558 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007544:	f383 8811 	msr	BASEPRI, r3
 8007548:	f3bf 8f6f 	isb	sy
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007552:	bf00      	nop
 8007554:	bf00      	nop
 8007556:	e7fd      	b.n	8007554 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2b02      	cmp	r3, #2
 800755c:	d103      	bne.n	8007566 <xQueueGenericSendFromISR+0x6e>
 800755e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <xQueueGenericSendFromISR+0x72>
 8007566:	2301      	movs	r3, #1
 8007568:	e000      	b.n	800756c <xQueueGenericSendFromISR+0x74>
 800756a:	2300      	movs	r3, #0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10b      	bne.n	8007588 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	623b      	str	r3, [r7, #32]
}
 8007582:	bf00      	nop
 8007584:	bf00      	nop
 8007586:	e7fd      	b.n	8007584 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007588:	f002 fc86 	bl	8009e98 <vPortValidateInterruptPriority>
	__asm volatile
 800758c:	f3ef 8211 	mrs	r2, BASEPRI
 8007590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	61fa      	str	r2, [r7, #28]
 80075a2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80075a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d302      	bcc.n	80075ba <xQueueGenericSendFromISR+0xc2>
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d12f      	bne.n	800761a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075ca:	683a      	ldr	r2, [r7, #0]
 80075cc:	68b9      	ldr	r1, [r7, #8]
 80075ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075d0:	f000 fb70 	bl	8007cb4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80075d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075dc:	d112      	bne.n	8007604 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d016      	beq.n	8007614 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	3324      	adds	r3, #36	@ 0x24
 80075ea:	4618      	mov	r0, r3
 80075ec:	f001 f9ec 	bl	80089c8 <xTaskRemoveFromEventList>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00e      	beq.n	8007614 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00b      	beq.n	8007614 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	e007      	b.n	8007614 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007604:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007608:	3301      	adds	r3, #1
 800760a:	b2db      	uxtb	r3, r3
 800760c:	b25a      	sxtb	r2, r3
 800760e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007610:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007614:	2301      	movs	r3, #1
 8007616:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007618:	e001      	b.n	800761e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800761a:	2300      	movs	r3, #0
 800761c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800761e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007620:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f383 8811 	msr	BASEPRI, r3
}
 8007628:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800762a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800762c:	4618      	mov	r0, r3
 800762e:	3740      	adds	r7, #64	@ 0x40
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08e      	sub	sp, #56	@ 0x38
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10b      	bne.n	8007660 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764c:	f383 8811 	msr	BASEPRI, r3
 8007650:	f3bf 8f6f 	isb	sy
 8007654:	f3bf 8f4f 	dsb	sy
 8007658:	623b      	str	r3, [r7, #32]
}
 800765a:	bf00      	nop
 800765c:	bf00      	nop
 800765e:	e7fd      	b.n	800765c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00b      	beq.n	8007680 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766c:	f383 8811 	msr	BASEPRI, r3
 8007670:	f3bf 8f6f 	isb	sy
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	61fb      	str	r3, [r7, #28]
}
 800767a:	bf00      	nop
 800767c:	bf00      	nop
 800767e:	e7fd      	b.n	800767c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d103      	bne.n	8007690 <xQueueGiveFromISR+0x5c>
 8007688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <xQueueGiveFromISR+0x60>
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <xQueueGiveFromISR+0x62>
 8007694:	2300      	movs	r3, #0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10b      	bne.n	80076b2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	61bb      	str	r3, [r7, #24]
}
 80076ac:	bf00      	nop
 80076ae:	bf00      	nop
 80076b0:	e7fd      	b.n	80076ae <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80076b2:	f002 fbf1 	bl	8009e98 <vPortValidateInterruptPriority>
	__asm volatile
 80076b6:	f3ef 8211 	mrs	r2, BASEPRI
 80076ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	617a      	str	r2, [r7, #20]
 80076cc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80076ce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80076d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80076d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076de:	429a      	cmp	r2, r3
 80076e0:	d22b      	bcs.n	800773a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ee:	1c5a      	adds	r2, r3, #1
 80076f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80076f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80076f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076fc:	d112      	bne.n	8007724 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007702:	2b00      	cmp	r3, #0
 8007704:	d016      	beq.n	8007734 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	3324      	adds	r3, #36	@ 0x24
 800770a:	4618      	mov	r0, r3
 800770c:	f001 f95c 	bl	80089c8 <xTaskRemoveFromEventList>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00e      	beq.n	8007734 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00b      	beq.n	8007734 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2201      	movs	r2, #1
 8007720:	601a      	str	r2, [r3, #0]
 8007722:	e007      	b.n	8007734 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007724:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007728:	3301      	adds	r3, #1
 800772a:	b2db      	uxtb	r3, r3
 800772c:	b25a      	sxtb	r2, r3
 800772e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007734:	2301      	movs	r3, #1
 8007736:	637b      	str	r3, [r7, #52]	@ 0x34
 8007738:	e001      	b.n	800773e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800773a:	2300      	movs	r3, #0
 800773c:	637b      	str	r3, [r7, #52]	@ 0x34
 800773e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007740:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f383 8811 	msr	BASEPRI, r3
}
 8007748:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800774a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800774c:	4618      	mov	r0, r3
 800774e:	3738      	adds	r7, #56	@ 0x38
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b08c      	sub	sp, #48	@ 0x30
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007760:	2300      	movs	r3, #0
 8007762:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10b      	bne.n	8007786 <xQueueReceive+0x32>
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	623b      	str	r3, [r7, #32]
}
 8007780:	bf00      	nop
 8007782:	bf00      	nop
 8007784:	e7fd      	b.n	8007782 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d103      	bne.n	8007794 <xQueueReceive+0x40>
 800778c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007790:	2b00      	cmp	r3, #0
 8007792:	d101      	bne.n	8007798 <xQueueReceive+0x44>
 8007794:	2301      	movs	r3, #1
 8007796:	e000      	b.n	800779a <xQueueReceive+0x46>
 8007798:	2300      	movs	r3, #0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d10b      	bne.n	80077b6 <xQueueReceive+0x62>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	61fb      	str	r3, [r7, #28]
}
 80077b0:	bf00      	nop
 80077b2:	bf00      	nop
 80077b4:	e7fd      	b.n	80077b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077b6:	f001 fb2b 	bl	8008e10 <xTaskGetSchedulerState>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d102      	bne.n	80077c6 <xQueueReceive+0x72>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d101      	bne.n	80077ca <xQueueReceive+0x76>
 80077c6:	2301      	movs	r3, #1
 80077c8:	e000      	b.n	80077cc <xQueueReceive+0x78>
 80077ca:	2300      	movs	r3, #0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10b      	bne.n	80077e8 <xQueueReceive+0x94>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	61bb      	str	r3, [r7, #24]
}
 80077e2:	bf00      	nop
 80077e4:	bf00      	nop
 80077e6:	e7fd      	b.n	80077e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077e8:	f002 fa76 	bl	8009cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d01f      	beq.n	8007838 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077fc:	f000 fac4 	bl	8007d88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	1e5a      	subs	r2, r3, #1
 8007804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007806:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00f      	beq.n	8007830 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	3310      	adds	r3, #16
 8007814:	4618      	mov	r0, r3
 8007816:	f001 f8d7 	bl	80089c8 <xTaskRemoveFromEventList>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d007      	beq.n	8007830 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007820:	4b3c      	ldr	r3, [pc, #240]	@ (8007914 <xQueueReceive+0x1c0>)
 8007822:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007830:	f002 fa84 	bl	8009d3c <vPortExitCritical>
				return pdPASS;
 8007834:	2301      	movs	r3, #1
 8007836:	e069      	b.n	800790c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d103      	bne.n	8007846 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800783e:	f002 fa7d 	bl	8009d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007842:	2300      	movs	r3, #0
 8007844:	e062      	b.n	800790c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007848:	2b00      	cmp	r3, #0
 800784a:	d106      	bne.n	800785a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800784c:	f107 0310 	add.w	r3, r7, #16
 8007850:	4618      	mov	r0, r3
 8007852:	f001 f981 	bl	8008b58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007856:	2301      	movs	r3, #1
 8007858:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800785a:	f002 fa6f 	bl	8009d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800785e:	f000 fe4f 	bl	8008500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007862:	f002 fa39 	bl	8009cd8 <vPortEnterCritical>
 8007866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007868:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800786c:	b25b      	sxtb	r3, r3
 800786e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007872:	d103      	bne.n	800787c <xQueueReceive+0x128>
 8007874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800787c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007882:	b25b      	sxtb	r3, r3
 8007884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007888:	d103      	bne.n	8007892 <xQueueReceive+0x13e>
 800788a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007892:	f002 fa53 	bl	8009d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007896:	1d3a      	adds	r2, r7, #4
 8007898:	f107 0310 	add.w	r3, r7, #16
 800789c:	4611      	mov	r1, r2
 800789e:	4618      	mov	r0, r3
 80078a0:	f001 f970 	bl	8008b84 <xTaskCheckForTimeOut>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d123      	bne.n	80078f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078ac:	f000 fae4 	bl	8007e78 <prvIsQueueEmpty>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d017      	beq.n	80078e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b8:	3324      	adds	r3, #36	@ 0x24
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	4611      	mov	r1, r2
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 fff2 	bl	80088a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078c6:	f000 fa85 	bl	8007dd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078ca:	f000 fe27 	bl	800851c <xTaskResumeAll>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d189      	bne.n	80077e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80078d4:	4b0f      	ldr	r3, [pc, #60]	@ (8007914 <xQueueReceive+0x1c0>)
 80078d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	f3bf 8f4f 	dsb	sy
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	e780      	b.n	80077e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80078e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078e8:	f000 fa74 	bl	8007dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078ec:	f000 fe16 	bl	800851c <xTaskResumeAll>
 80078f0:	e77a      	b.n	80077e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80078f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078f4:	f000 fa6e 	bl	8007dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078f8:	f000 fe10 	bl	800851c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078fe:	f000 fabb 	bl	8007e78 <prvIsQueueEmpty>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	f43f af6f 	beq.w	80077e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800790a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800790c:	4618      	mov	r0, r3
 800790e:	3730      	adds	r7, #48	@ 0x30
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}
 8007914:	e000ed04 	.word	0xe000ed04

08007918 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b08e      	sub	sp, #56	@ 0x38
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007922:	2300      	movs	r3, #0
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800792a:	2300      	movs	r3, #0
 800792c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800792e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007930:	2b00      	cmp	r3, #0
 8007932:	d10b      	bne.n	800794c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007938:	f383 8811 	msr	BASEPRI, r3
 800793c:	f3bf 8f6f 	isb	sy
 8007940:	f3bf 8f4f 	dsb	sy
 8007944:	623b      	str	r3, [r7, #32]
}
 8007946:	bf00      	nop
 8007948:	bf00      	nop
 800794a:	e7fd      	b.n	8007948 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800794c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00b      	beq.n	800796c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007958:	f383 8811 	msr	BASEPRI, r3
 800795c:	f3bf 8f6f 	isb	sy
 8007960:	f3bf 8f4f 	dsb	sy
 8007964:	61fb      	str	r3, [r7, #28]
}
 8007966:	bf00      	nop
 8007968:	bf00      	nop
 800796a:	e7fd      	b.n	8007968 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800796c:	f001 fa50 	bl	8008e10 <xTaskGetSchedulerState>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d102      	bne.n	800797c <xQueueSemaphoreTake+0x64>
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <xQueueSemaphoreTake+0x68>
 800797c:	2301      	movs	r3, #1
 800797e:	e000      	b.n	8007982 <xQueueSemaphoreTake+0x6a>
 8007980:	2300      	movs	r3, #0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10b      	bne.n	800799e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	61bb      	str	r3, [r7, #24]
}
 8007998:	bf00      	nop
 800799a:	bf00      	nop
 800799c:	e7fd      	b.n	800799a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800799e:	f002 f99b 	bl	8009cd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80079a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80079a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d024      	beq.n	80079f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80079ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b0:	1e5a      	subs	r2, r3, #1
 80079b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d104      	bne.n	80079c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80079be:	f001 fbb9 	bl	8009134 <pvTaskIncrementMutexHeldCount>
 80079c2:	4602      	mov	r2, r0
 80079c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00f      	beq.n	80079f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d2:	3310      	adds	r3, #16
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 fff7 	bl	80089c8 <xTaskRemoveFromEventList>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d007      	beq.n	80079f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80079e0:	4b54      	ldr	r3, [pc, #336]	@ (8007b34 <xQueueSemaphoreTake+0x21c>)
 80079e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079e6:	601a      	str	r2, [r3, #0]
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80079f0:	f002 f9a4 	bl	8009d3c <vPortExitCritical>
				return pdPASS;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e098      	b.n	8007b2a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d112      	bne.n	8007a24 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80079fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00b      	beq.n	8007a1c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	617b      	str	r3, [r7, #20]
}
 8007a16:	bf00      	nop
 8007a18:	bf00      	nop
 8007a1a:	e7fd      	b.n	8007a18 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a1c:	f002 f98e 	bl	8009d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a20:	2300      	movs	r3, #0
 8007a22:	e082      	b.n	8007b2a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d106      	bne.n	8007a38 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a2a:	f107 030c 	add.w	r3, r7, #12
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f001 f892 	bl	8008b58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a34:	2301      	movs	r3, #1
 8007a36:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a38:	f002 f980 	bl	8009d3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a3c:	f000 fd60 	bl	8008500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a40:	f002 f94a 	bl	8009cd8 <vPortEnterCritical>
 8007a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a4a:	b25b      	sxtb	r3, r3
 8007a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a50:	d103      	bne.n	8007a5a <xQueueSemaphoreTake+0x142>
 8007a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a60:	b25b      	sxtb	r3, r3
 8007a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a66:	d103      	bne.n	8007a70 <xQueueSemaphoreTake+0x158>
 8007a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a70:	f002 f964 	bl	8009d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a74:	463a      	mov	r2, r7
 8007a76:	f107 030c 	add.w	r3, r7, #12
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f001 f881 	bl	8008b84 <xTaskCheckForTimeOut>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d132      	bne.n	8007aee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a8a:	f000 f9f5 	bl	8007e78 <prvIsQueueEmpty>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d026      	beq.n	8007ae2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d109      	bne.n	8007ab0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007a9c:	f002 f91c 	bl	8009cd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f001 f9d1 	bl	8008e4c <xTaskPriorityInherit>
 8007aaa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007aac:	f002 f946 	bl	8009d3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab2:	3324      	adds	r3, #36	@ 0x24
 8007ab4:	683a      	ldr	r2, [r7, #0]
 8007ab6:	4611      	mov	r1, r2
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fef5 	bl	80088a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007abe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ac0:	f000 f988 	bl	8007dd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ac4:	f000 fd2a 	bl	800851c <xTaskResumeAll>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f47f af67 	bne.w	800799e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007ad0:	4b18      	ldr	r3, [pc, #96]	@ (8007b34 <xQueueSemaphoreTake+0x21c>)
 8007ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	f3bf 8f4f 	dsb	sy
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	e75d      	b.n	800799e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007ae2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ae4:	f000 f976 	bl	8007dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ae8:	f000 fd18 	bl	800851c <xTaskResumeAll>
 8007aec:	e757      	b.n	800799e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007aee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007af0:	f000 f970 	bl	8007dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007af4:	f000 fd12 	bl	800851c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007af8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007afa:	f000 f9bd 	bl	8007e78 <prvIsQueueEmpty>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f43f af4c 	beq.w	800799e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00d      	beq.n	8007b28 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b0c:	f002 f8e4 	bl	8009cd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b12:	f000 f8b7 	bl	8007c84 <prvGetDisinheritPriorityAfterTimeout>
 8007b16:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f001 fa6c 	bl	8008ffc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b24:	f002 f90a 	bl	8009d3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b28:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3738      	adds	r7, #56	@ 0x38
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	e000ed04 	.word	0xe000ed04

08007b38 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b08e      	sub	sp, #56	@ 0x38
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10b      	bne.n	8007b66 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	623b      	str	r3, [r7, #32]
}
 8007b60:	bf00      	nop
 8007b62:	bf00      	nop
 8007b64:	e7fd      	b.n	8007b62 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d103      	bne.n	8007b74 <xQueueReceiveFromISR+0x3c>
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <xQueueReceiveFromISR+0x40>
 8007b74:	2301      	movs	r3, #1
 8007b76:	e000      	b.n	8007b7a <xQueueReceiveFromISR+0x42>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10b      	bne.n	8007b96 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	61fb      	str	r3, [r7, #28]
}
 8007b90:	bf00      	nop
 8007b92:	bf00      	nop
 8007b94:	e7fd      	b.n	8007b92 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b96:	f002 f97f 	bl	8009e98 <vPortValidateInterruptPriority>
	__asm volatile
 8007b9a:	f3ef 8211 	mrs	r2, BASEPRI
 8007b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	61ba      	str	r2, [r7, #24]
 8007bb0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007bb2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d02f      	beq.n	8007c22 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007bcc:	68b9      	ldr	r1, [r7, #8]
 8007bce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bd0:	f000 f8da 	bl	8007d88 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd6:	1e5a      	subs	r2, r3, #1
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bda:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007bdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be4:	d112      	bne.n	8007c0c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d016      	beq.n	8007c1c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	3310      	adds	r3, #16
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 fee8 	bl	80089c8 <xTaskRemoveFromEventList>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00e      	beq.n	8007c1c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00b      	beq.n	8007c1c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	e007      	b.n	8007c1c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c10:	3301      	adds	r3, #1
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	b25a      	sxtb	r2, r3
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c20:	e001      	b.n	8007c26 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007c22:	2300      	movs	r3, #0
 8007c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c28:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	f383 8811 	msr	BASEPRI, r3
}
 8007c30:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3738      	adds	r7, #56	@ 0x38
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10b      	bne.n	8007c66 <vQueueDelete+0x2a>
	__asm volatile
 8007c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c52:	f383 8811 	msr	BASEPRI, r3
 8007c56:	f3bf 8f6f 	isb	sy
 8007c5a:	f3bf 8f4f 	dsb	sy
 8007c5e:	60bb      	str	r3, [r7, #8]
}
 8007c60:	bf00      	nop
 8007c62:	bf00      	nop
 8007c64:	e7fd      	b.n	8007c62 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 f95e 	bl	8007f28 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d102      	bne.n	8007c7c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f002 fa1e 	bl	800a0b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d006      	beq.n	8007ca2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	e001      	b.n	8007ca6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
	}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d10d      	bne.n	8007cee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d14d      	bne.n	8007d76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f001 f91c 	bl	8008f1c <xTaskPriorityDisinherit>
 8007ce4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	609a      	str	r2, [r3, #8]
 8007cec:	e043      	b.n	8007d76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d119      	bne.n	8007d28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6858      	ldr	r0, [r3, #4]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	f003 f8f1 	bl	800aee6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0c:	441a      	add	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d32b      	bcc.n	8007d76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	605a      	str	r2, [r3, #4]
 8007d26:	e026      	b.n	8007d76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68d8      	ldr	r0, [r3, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d30:	461a      	mov	r2, r3
 8007d32:	68b9      	ldr	r1, [r7, #8]
 8007d34:	f003 f8d7 	bl	800aee6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	68da      	ldr	r2, [r3, #12]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d40:	425b      	negs	r3, r3
 8007d42:	441a      	add	r2, r3
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	68da      	ldr	r2, [r3, #12]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d207      	bcs.n	8007d64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	689a      	ldr	r2, [r3, #8]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d5c:	425b      	negs	r3, r3
 8007d5e:	441a      	add	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d105      	bne.n	8007d76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	3b01      	subs	r3, #1
 8007d74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	1c5a      	adds	r2, r3, #1
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007d7e:	697b      	ldr	r3, [r7, #20]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3718      	adds	r7, #24
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d018      	beq.n	8007dcc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	68da      	ldr	r2, [r3, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da2:	441a      	add	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	68da      	ldr	r2, [r3, #12]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d303      	bcc.n	8007dbc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	68d9      	ldr	r1, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	6838      	ldr	r0, [r7, #0]
 8007dc8:	f003 f88d 	bl	800aee6 <memcpy>
	}
}
 8007dcc:	bf00      	nop
 8007dce:	3708      	adds	r7, #8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007ddc:	f001 ff7c 	bl	8009cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007de6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007de8:	e011      	b.n	8007e0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d012      	beq.n	8007e18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	3324      	adds	r3, #36	@ 0x24
 8007df6:	4618      	mov	r0, r3
 8007df8:	f000 fde6 	bl	80089c8 <xTaskRemoveFromEventList>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e02:	f000 ff23 	bl	8008c4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dce9      	bgt.n	8007dea <prvUnlockQueue+0x16>
 8007e16:	e000      	b.n	8007e1a <prvUnlockQueue+0x46>
					break;
 8007e18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	22ff      	movs	r2, #255	@ 0xff
 8007e1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e22:	f001 ff8b 	bl	8009d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e26:	f001 ff57 	bl	8009cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e32:	e011      	b.n	8007e58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d012      	beq.n	8007e62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	3310      	adds	r3, #16
 8007e40:	4618      	mov	r0, r3
 8007e42:	f000 fdc1 	bl	80089c8 <xTaskRemoveFromEventList>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e4c:	f000 fefe 	bl	8008c4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e50:	7bbb      	ldrb	r3, [r7, #14]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	dce9      	bgt.n	8007e34 <prvUnlockQueue+0x60>
 8007e60:	e000      	b.n	8007e64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	22ff      	movs	r2, #255	@ 0xff
 8007e68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007e6c:	f001 ff66 	bl	8009d3c <vPortExitCritical>
}
 8007e70:	bf00      	nop
 8007e72:	3710      	adds	r7, #16
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e80:	f001 ff2a 	bl	8009cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d102      	bne.n	8007e92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	60fb      	str	r3, [r7, #12]
 8007e90:	e001      	b.n	8007e96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e96:	f001 ff51 	bl	8009d3c <vPortExitCritical>

	return xReturn;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007eac:	f001 ff14 	bl	8009cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d102      	bne.n	8007ec2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	60fb      	str	r3, [r7, #12]
 8007ec0:	e001      	b.n	8007ec6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ec6:	f001 ff39 	bl	8009d3c <vPortExitCritical>

	return xReturn;
 8007eca:	68fb      	ldr	r3, [r7, #12]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3710      	adds	r7, #16
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	e014      	b.n	8007f0e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007ee4:	4a0f      	ldr	r2, [pc, #60]	@ (8007f24 <vQueueAddToRegistry+0x50>)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10b      	bne.n	8007f08 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ef0:	490c      	ldr	r1, [pc, #48]	@ (8007f24 <vQueueAddToRegistry+0x50>)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	683a      	ldr	r2, [r7, #0]
 8007ef6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007efa:	4a0a      	ldr	r2, [pc, #40]	@ (8007f24 <vQueueAddToRegistry+0x50>)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	4413      	add	r3, r2
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007f06:	e006      	b.n	8007f16 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2b07      	cmp	r3, #7
 8007f12:	d9e7      	bls.n	8007ee4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop
 8007f18:	3714      	adds	r7, #20
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr
 8007f22:	bf00      	nop
 8007f24:	200026dc 	.word	0x200026dc

08007f28 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f30:	2300      	movs	r3, #0
 8007f32:	60fb      	str	r3, [r7, #12]
 8007f34:	e016      	b.n	8007f64 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007f36:	4a10      	ldr	r2, [pc, #64]	@ (8007f78 <vQueueUnregisterQueue+0x50>)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	00db      	lsls	r3, r3, #3
 8007f3c:	4413      	add	r3, r2
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d10b      	bne.n	8007f5e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007f46:	4a0c      	ldr	r2, [pc, #48]	@ (8007f78 <vQueueUnregisterQueue+0x50>)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007f50:	4a09      	ldr	r2, [pc, #36]	@ (8007f78 <vQueueUnregisterQueue+0x50>)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	00db      	lsls	r3, r3, #3
 8007f56:	4413      	add	r3, r2
 8007f58:	2200      	movs	r2, #0
 8007f5a:	605a      	str	r2, [r3, #4]
				break;
 8007f5c:	e006      	b.n	8007f6c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	3301      	adds	r3, #1
 8007f62:	60fb      	str	r3, [r7, #12]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2b07      	cmp	r3, #7
 8007f68:	d9e5      	bls.n	8007f36 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007f6a:	bf00      	nop
 8007f6c:	bf00      	nop
 8007f6e:	3714      	adds	r7, #20
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	200026dc 	.word	0x200026dc

08007f7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007f8c:	f001 fea4 	bl	8009cd8 <vPortEnterCritical>
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f96:	b25b      	sxtb	r3, r3
 8007f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f9c:	d103      	bne.n	8007fa6 <vQueueWaitForMessageRestricted+0x2a>
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fac:	b25b      	sxtb	r3, r3
 8007fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fb2:	d103      	bne.n	8007fbc <vQueueWaitForMessageRestricted+0x40>
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fbc:	f001 febe 	bl	8009d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d106      	bne.n	8007fd6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	3324      	adds	r3, #36	@ 0x24
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	68b9      	ldr	r1, [r7, #8]
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f000 fccd 	bl	8008970 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007fd6:	6978      	ldr	r0, [r7, #20]
 8007fd8:	f7ff fefc 	bl	8007dd4 <prvUnlockQueue>
	}
 8007fdc:	bf00      	nop
 8007fde:	3718      	adds	r7, #24
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08e      	sub	sp, #56	@ 0x38
 8007fe8:	af04      	add	r7, sp, #16
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
 8007ff0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10b      	bne.n	8008010 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffc:	f383 8811 	msr	BASEPRI, r3
 8008000:	f3bf 8f6f 	isb	sy
 8008004:	f3bf 8f4f 	dsb	sy
 8008008:	623b      	str	r3, [r7, #32]
}
 800800a:	bf00      	nop
 800800c:	bf00      	nop
 800800e:	e7fd      	b.n	800800c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10b      	bne.n	800802e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801a:	f383 8811 	msr	BASEPRI, r3
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f3bf 8f4f 	dsb	sy
 8008026:	61fb      	str	r3, [r7, #28]
}
 8008028:	bf00      	nop
 800802a:	bf00      	nop
 800802c:	e7fd      	b.n	800802a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800802e:	235c      	movs	r3, #92	@ 0x5c
 8008030:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	2b5c      	cmp	r3, #92	@ 0x5c
 8008036:	d00b      	beq.n	8008050 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803c:	f383 8811 	msr	BASEPRI, r3
 8008040:	f3bf 8f6f 	isb	sy
 8008044:	f3bf 8f4f 	dsb	sy
 8008048:	61bb      	str	r3, [r7, #24]
}
 800804a:	bf00      	nop
 800804c:	bf00      	nop
 800804e:	e7fd      	b.n	800804c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008050:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008054:	2b00      	cmp	r3, #0
 8008056:	d01e      	beq.n	8008096 <xTaskCreateStatic+0xb2>
 8008058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800805a:	2b00      	cmp	r3, #0
 800805c:	d01b      	beq.n	8008096 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800805e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008060:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008064:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008066:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806a:	2202      	movs	r2, #2
 800806c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008070:	2300      	movs	r3, #0
 8008072:	9303      	str	r3, [sp, #12]
 8008074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008076:	9302      	str	r3, [sp, #8]
 8008078:	f107 0314 	add.w	r3, r7, #20
 800807c:	9301      	str	r3, [sp, #4]
 800807e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f000 f850 	bl	800812e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800808e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008090:	f000 f8de 	bl	8008250 <prvAddNewTaskToReadyList>
 8008094:	e001      	b.n	800809a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800809a:	697b      	ldr	r3, [r7, #20]
	}
 800809c:	4618      	mov	r0, r3
 800809e:	3728      	adds	r7, #40	@ 0x28
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08c      	sub	sp, #48	@ 0x30
 80080a8:	af04      	add	r7, sp, #16
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	603b      	str	r3, [r7, #0]
 80080b0:	4613      	mov	r3, r2
 80080b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080b4:	88fb      	ldrh	r3, [r7, #6]
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4618      	mov	r0, r3
 80080ba:	f001 ff2f 	bl	8009f1c <pvPortMalloc>
 80080be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00e      	beq.n	80080e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80080c6:	205c      	movs	r0, #92	@ 0x5c
 80080c8:	f001 ff28 	bl	8009f1c <pvPortMalloc>
 80080cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d003      	beq.n	80080dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80080da:	e005      	b.n	80080e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80080dc:	6978      	ldr	r0, [r7, #20]
 80080de:	f001 ffeb 	bl	800a0b8 <vPortFree>
 80080e2:	e001      	b.n	80080e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80080e4:	2300      	movs	r3, #0
 80080e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d017      	beq.n	800811e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080f6:	88fa      	ldrh	r2, [r7, #6]
 80080f8:	2300      	movs	r3, #0
 80080fa:	9303      	str	r3, [sp, #12]
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	9302      	str	r3, [sp, #8]
 8008100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008102:	9301      	str	r3, [sp, #4]
 8008104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	68b9      	ldr	r1, [r7, #8]
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f000 f80e 	bl	800812e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008112:	69f8      	ldr	r0, [r7, #28]
 8008114:	f000 f89c 	bl	8008250 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008118:	2301      	movs	r3, #1
 800811a:	61bb      	str	r3, [r7, #24]
 800811c:	e002      	b.n	8008124 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800811e:	f04f 33ff 	mov.w	r3, #4294967295
 8008122:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008124:	69bb      	ldr	r3, [r7, #24]
	}
 8008126:	4618      	mov	r0, r3
 8008128:	3720      	adds	r7, #32
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b088      	sub	sp, #32
 8008132:	af00      	add	r7, sp, #0
 8008134:	60f8      	str	r0, [r7, #12]
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	607a      	str	r2, [r7, #4]
 800813a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	461a      	mov	r2, r3
 8008146:	21a5      	movs	r1, #165	@ 0xa5
 8008148:	f002 fe53 	bl	800adf2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008156:	3b01      	subs	r3, #1
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	f023 0307 	bic.w	r3, r3, #7
 8008164:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	f003 0307 	and.w	r3, r3, #7
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00b      	beq.n	8008188 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	617b      	str	r3, [r7, #20]
}
 8008182:	bf00      	nop
 8008184:	bf00      	nop
 8008186:	e7fd      	b.n	8008184 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d01f      	beq.n	80081ce <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800818e:	2300      	movs	r3, #0
 8008190:	61fb      	str	r3, [r7, #28]
 8008192:	e012      	b.n	80081ba <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	69fb      	ldr	r3, [r7, #28]
 8008198:	4413      	add	r3, r2
 800819a:	7819      	ldrb	r1, [r3, #0]
 800819c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	4413      	add	r3, r2
 80081a2:	3334      	adds	r3, #52	@ 0x34
 80081a4:	460a      	mov	r2, r1
 80081a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80081a8:	68ba      	ldr	r2, [r7, #8]
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	4413      	add	r3, r2
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d006      	beq.n	80081c2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	3301      	adds	r3, #1
 80081b8:	61fb      	str	r3, [r7, #28]
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	2b0f      	cmp	r3, #15
 80081be:	d9e9      	bls.n	8008194 <prvInitialiseNewTask+0x66>
 80081c0:	e000      	b.n	80081c4 <prvInitialiseNewTask+0x96>
			{
				break;
 80081c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80081c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081cc:	e003      	b.n	80081d6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	2b37      	cmp	r3, #55	@ 0x37
 80081da:	d901      	bls.n	80081e0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80081dc:	2337      	movs	r3, #55	@ 0x37
 80081de:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081ea:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80081ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ee:	2200      	movs	r2, #0
 80081f0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80081f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f4:	3304      	adds	r3, #4
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7fe fe02 	bl	8006e00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	3318      	adds	r3, #24
 8008200:	4618      	mov	r0, r3
 8008202:	f7fe fdfd 	bl	8006e00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800820a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800820c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008214:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008218:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800821a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800821c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821e:	2200      	movs	r2, #0
 8008220:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	68f9      	ldr	r1, [r7, #12]
 800822e:	69b8      	ldr	r0, [r7, #24]
 8008230:	f001 fc22 	bl	8009a78 <pxPortInitialiseStack>
 8008234:	4602      	mov	r2, r0
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800823a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823c:	2b00      	cmp	r3, #0
 800823e:	d002      	beq.n	8008246 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008242:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008244:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008246:	bf00      	nop
 8008248:	3720      	adds	r7, #32
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
	...

08008250 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b082      	sub	sp, #8
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008258:	f001 fd3e 	bl	8009cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800825c:	4b2d      	ldr	r3, [pc, #180]	@ (8008314 <prvAddNewTaskToReadyList+0xc4>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3301      	adds	r3, #1
 8008262:	4a2c      	ldr	r2, [pc, #176]	@ (8008314 <prvAddNewTaskToReadyList+0xc4>)
 8008264:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008266:	4b2c      	ldr	r3, [pc, #176]	@ (8008318 <prvAddNewTaskToReadyList+0xc8>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d109      	bne.n	8008282 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800826e:	4a2a      	ldr	r2, [pc, #168]	@ (8008318 <prvAddNewTaskToReadyList+0xc8>)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008274:	4b27      	ldr	r3, [pc, #156]	@ (8008314 <prvAddNewTaskToReadyList+0xc4>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2b01      	cmp	r3, #1
 800827a:	d110      	bne.n	800829e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800827c:	f000 fd0a 	bl	8008c94 <prvInitialiseTaskLists>
 8008280:	e00d      	b.n	800829e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008282:	4b26      	ldr	r3, [pc, #152]	@ (800831c <prvAddNewTaskToReadyList+0xcc>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d109      	bne.n	800829e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800828a:	4b23      	ldr	r3, [pc, #140]	@ (8008318 <prvAddNewTaskToReadyList+0xc8>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008294:	429a      	cmp	r2, r3
 8008296:	d802      	bhi.n	800829e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008298:	4a1f      	ldr	r2, [pc, #124]	@ (8008318 <prvAddNewTaskToReadyList+0xc8>)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800829e:	4b20      	ldr	r3, [pc, #128]	@ (8008320 <prvAddNewTaskToReadyList+0xd0>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3301      	adds	r3, #1
 80082a4:	4a1e      	ldr	r2, [pc, #120]	@ (8008320 <prvAddNewTaskToReadyList+0xd0>)
 80082a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80082a8:	4b1d      	ldr	r3, [pc, #116]	@ (8008320 <prvAddNewTaskToReadyList+0xd0>)
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082b4:	4b1b      	ldr	r3, [pc, #108]	@ (8008324 <prvAddNewTaskToReadyList+0xd4>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d903      	bls.n	80082c4 <prvAddNewTaskToReadyList+0x74>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c0:	4a18      	ldr	r2, [pc, #96]	@ (8008324 <prvAddNewTaskToReadyList+0xd4>)
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c8:	4613      	mov	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	4413      	add	r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4a15      	ldr	r2, [pc, #84]	@ (8008328 <prvAddNewTaskToReadyList+0xd8>)
 80082d2:	441a      	add	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3304      	adds	r3, #4
 80082d8:	4619      	mov	r1, r3
 80082da:	4610      	mov	r0, r2
 80082dc:	f7fe fd9d 	bl	8006e1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80082e0:	f001 fd2c 	bl	8009d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80082e4:	4b0d      	ldr	r3, [pc, #52]	@ (800831c <prvAddNewTaskToReadyList+0xcc>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00e      	beq.n	800830a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80082ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008318 <prvAddNewTaskToReadyList+0xc8>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d207      	bcs.n	800830a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80082fa:	4b0c      	ldr	r3, [pc, #48]	@ (800832c <prvAddNewTaskToReadyList+0xdc>)
 80082fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800830a:	bf00      	nop
 800830c:	3708      	adds	r7, #8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	20002bf0 	.word	0x20002bf0
 8008318:	2000271c 	.word	0x2000271c
 800831c:	20002bfc 	.word	0x20002bfc
 8008320:	20002c0c 	.word	0x20002c0c
 8008324:	20002bf8 	.word	0x20002bf8
 8008328:	20002720 	.word	0x20002720
 800832c:	e000ed04 	.word	0xe000ed04

08008330 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008330:	b580      	push	{r7, lr}
 8008332:	b08a      	sub	sp, #40	@ 0x28
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800833a:	2300      	movs	r3, #0
 800833c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d10b      	bne.n	800835c <vTaskDelayUntil+0x2c>
	__asm volatile
 8008344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	617b      	str	r3, [r7, #20]
}
 8008356:	bf00      	nop
 8008358:	bf00      	nop
 800835a:	e7fd      	b.n	8008358 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10b      	bne.n	800837a <vTaskDelayUntil+0x4a>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008366:	f383 8811 	msr	BASEPRI, r3
 800836a:	f3bf 8f6f 	isb	sy
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	613b      	str	r3, [r7, #16]
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
 8008378:	e7fd      	b.n	8008376 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800837a:	4b2a      	ldr	r3, [pc, #168]	@ (8008424 <vTaskDelayUntil+0xf4>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00b      	beq.n	800839a <vTaskDelayUntil+0x6a>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	60fb      	str	r3, [r7, #12]
}
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	e7fd      	b.n	8008396 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800839a:	f000 f8b1 	bl	8008500 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800839e:	4b22      	ldr	r3, [pc, #136]	@ (8008428 <vTaskDelayUntil+0xf8>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	683a      	ldr	r2, [r7, #0]
 80083aa:	4413      	add	r3, r2
 80083ac:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	6a3a      	ldr	r2, [r7, #32]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d20b      	bcs.n	80083d0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	69fa      	ldr	r2, [r7, #28]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d211      	bcs.n	80083e6 <vTaskDelayUntil+0xb6>
 80083c2:	69fa      	ldr	r2, [r7, #28]
 80083c4:	6a3b      	ldr	r3, [r7, #32]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d90d      	bls.n	80083e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80083ca:	2301      	movs	r3, #1
 80083cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ce:	e00a      	b.n	80083e6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69fa      	ldr	r2, [r7, #28]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d303      	bcc.n	80083e2 <vTaskDelayUntil+0xb2>
 80083da:	69fa      	ldr	r2, [r7, #28]
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d901      	bls.n	80083e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80083e2:	2301      	movs	r3, #1
 80083e4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	69fa      	ldr	r2, [r7, #28]
 80083ea:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80083ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d006      	beq.n	8008400 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80083f2:	69fa      	ldr	r2, [r7, #28]
 80083f4:	6a3b      	ldr	r3, [r7, #32]
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	2100      	movs	r1, #0
 80083fa:	4618      	mov	r0, r3
 80083fc:	f000 feae 	bl	800915c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008400:	f000 f88c 	bl	800851c <xTaskResumeAll>
 8008404:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d107      	bne.n	800841c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800840c:	4b07      	ldr	r3, [pc, #28]	@ (800842c <vTaskDelayUntil+0xfc>)
 800840e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008412:	601a      	str	r2, [r3, #0]
 8008414:	f3bf 8f4f 	dsb	sy
 8008418:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800841c:	bf00      	nop
 800841e:	3728      	adds	r7, #40	@ 0x28
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	20002c18 	.word	0x20002c18
 8008428:	20002bf4 	.word	0x20002bf4
 800842c:	e000ed04 	.word	0xe000ed04

08008430 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08a      	sub	sp, #40	@ 0x28
 8008434:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008436:	2300      	movs	r3, #0
 8008438:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800843a:	2300      	movs	r3, #0
 800843c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800843e:	463a      	mov	r2, r7
 8008440:	1d39      	adds	r1, r7, #4
 8008442:	f107 0308 	add.w	r3, r7, #8
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fa12 	bl	8006870 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800844c:	6839      	ldr	r1, [r7, #0]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	68ba      	ldr	r2, [r7, #8]
 8008452:	9202      	str	r2, [sp, #8]
 8008454:	9301      	str	r3, [sp, #4]
 8008456:	2300      	movs	r3, #0
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	2300      	movs	r3, #0
 800845c:	460a      	mov	r2, r1
 800845e:	4922      	ldr	r1, [pc, #136]	@ (80084e8 <vTaskStartScheduler+0xb8>)
 8008460:	4822      	ldr	r0, [pc, #136]	@ (80084ec <vTaskStartScheduler+0xbc>)
 8008462:	f7ff fdbf 	bl	8007fe4 <xTaskCreateStatic>
 8008466:	4603      	mov	r3, r0
 8008468:	4a21      	ldr	r2, [pc, #132]	@ (80084f0 <vTaskStartScheduler+0xc0>)
 800846a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800846c:	4b20      	ldr	r3, [pc, #128]	@ (80084f0 <vTaskStartScheduler+0xc0>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008474:	2301      	movs	r3, #1
 8008476:	617b      	str	r3, [r7, #20]
 8008478:	e001      	b.n	800847e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800847a:	2300      	movs	r3, #0
 800847c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b01      	cmp	r3, #1
 8008482:	d102      	bne.n	800848a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008484:	f000 febe 	bl	8009204 <xTimerCreateTimerTask>
 8008488:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d116      	bne.n	80084be <vTaskStartScheduler+0x8e>
	__asm volatile
 8008490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008494:	f383 8811 	msr	BASEPRI, r3
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	613b      	str	r3, [r7, #16]
}
 80084a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80084a4:	4b13      	ldr	r3, [pc, #76]	@ (80084f4 <vTaskStartScheduler+0xc4>)
 80084a6:	f04f 32ff 	mov.w	r2, #4294967295
 80084aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80084ac:	4b12      	ldr	r3, [pc, #72]	@ (80084f8 <vTaskStartScheduler+0xc8>)
 80084ae:	2201      	movs	r2, #1
 80084b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084b2:	4b12      	ldr	r3, [pc, #72]	@ (80084fc <vTaskStartScheduler+0xcc>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80084b8:	f001 fb6a 	bl	8009b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80084bc:	e00f      	b.n	80084de <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c4:	d10b      	bne.n	80084de <vTaskStartScheduler+0xae>
	__asm volatile
 80084c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ca:	f383 8811 	msr	BASEPRI, r3
 80084ce:	f3bf 8f6f 	isb	sy
 80084d2:	f3bf 8f4f 	dsb	sy
 80084d6:	60fb      	str	r3, [r7, #12]
}
 80084d8:	bf00      	nop
 80084da:	bf00      	nop
 80084dc:	e7fd      	b.n	80084da <vTaskStartScheduler+0xaa>
}
 80084de:	bf00      	nop
 80084e0:	3718      	adds	r7, #24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	0800d3f0 	.word	0x0800d3f0
 80084ec:	08008c65 	.word	0x08008c65
 80084f0:	20002c14 	.word	0x20002c14
 80084f4:	20002c10 	.word	0x20002c10
 80084f8:	20002bfc 	.word	0x20002bfc
 80084fc:	20002bf4 	.word	0x20002bf4

08008500 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008500:	b480      	push	{r7}
 8008502:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008504:	4b04      	ldr	r3, [pc, #16]	@ (8008518 <vTaskSuspendAll+0x18>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3301      	adds	r3, #1
 800850a:	4a03      	ldr	r2, [pc, #12]	@ (8008518 <vTaskSuspendAll+0x18>)
 800850c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800850e:	bf00      	nop
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr
 8008518:	20002c18 	.word	0x20002c18

0800851c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008522:	2300      	movs	r3, #0
 8008524:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008526:	2300      	movs	r3, #0
 8008528:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800852a:	4b42      	ldr	r3, [pc, #264]	@ (8008634 <xTaskResumeAll+0x118>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10b      	bne.n	800854a <xTaskResumeAll+0x2e>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	603b      	str	r3, [r7, #0]
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop
 8008548:	e7fd      	b.n	8008546 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800854a:	f001 fbc5 	bl	8009cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800854e:	4b39      	ldr	r3, [pc, #228]	@ (8008634 <xTaskResumeAll+0x118>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3b01      	subs	r3, #1
 8008554:	4a37      	ldr	r2, [pc, #220]	@ (8008634 <xTaskResumeAll+0x118>)
 8008556:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008558:	4b36      	ldr	r3, [pc, #216]	@ (8008634 <xTaskResumeAll+0x118>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d162      	bne.n	8008626 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008560:	4b35      	ldr	r3, [pc, #212]	@ (8008638 <xTaskResumeAll+0x11c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d05e      	beq.n	8008626 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008568:	e02f      	b.n	80085ca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856a:	4b34      	ldr	r3, [pc, #208]	@ (800863c <xTaskResumeAll+0x120>)
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	3318      	adds	r3, #24
 8008576:	4618      	mov	r0, r3
 8008578:	f7fe fcac 	bl	8006ed4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	3304      	adds	r3, #4
 8008580:	4618      	mov	r0, r3
 8008582:	f7fe fca7 	bl	8006ed4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858a:	4b2d      	ldr	r3, [pc, #180]	@ (8008640 <xTaskResumeAll+0x124>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	429a      	cmp	r2, r3
 8008590:	d903      	bls.n	800859a <xTaskResumeAll+0x7e>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008596:	4a2a      	ldr	r2, [pc, #168]	@ (8008640 <xTaskResumeAll+0x124>)
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800859e:	4613      	mov	r3, r2
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	4413      	add	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4a27      	ldr	r2, [pc, #156]	@ (8008644 <xTaskResumeAll+0x128>)
 80085a8:	441a      	add	r2, r3
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3304      	adds	r3, #4
 80085ae:	4619      	mov	r1, r3
 80085b0:	4610      	mov	r0, r2
 80085b2:	f7fe fc32 	bl	8006e1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ba:	4b23      	ldr	r3, [pc, #140]	@ (8008648 <xTaskResumeAll+0x12c>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d302      	bcc.n	80085ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80085c4:	4b21      	ldr	r3, [pc, #132]	@ (800864c <xTaskResumeAll+0x130>)
 80085c6:	2201      	movs	r2, #1
 80085c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085ca:	4b1c      	ldr	r3, [pc, #112]	@ (800863c <xTaskResumeAll+0x120>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1cb      	bne.n	800856a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d001      	beq.n	80085dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80085d8:	f000 fbfa 	bl	8008dd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80085dc:	4b1c      	ldr	r3, [pc, #112]	@ (8008650 <xTaskResumeAll+0x134>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d010      	beq.n	800860a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80085e8:	f000 f846 	bl	8008678 <xTaskIncrementTick>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d002      	beq.n	80085f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80085f2:	4b16      	ldr	r3, [pc, #88]	@ (800864c <xTaskResumeAll+0x130>)
 80085f4:	2201      	movs	r2, #1
 80085f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	3b01      	subs	r3, #1
 80085fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1f1      	bne.n	80085e8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008604:	4b12      	ldr	r3, [pc, #72]	@ (8008650 <xTaskResumeAll+0x134>)
 8008606:	2200      	movs	r2, #0
 8008608:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800860a:	4b10      	ldr	r3, [pc, #64]	@ (800864c <xTaskResumeAll+0x130>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d009      	beq.n	8008626 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008612:	2301      	movs	r3, #1
 8008614:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008616:	4b0f      	ldr	r3, [pc, #60]	@ (8008654 <xTaskResumeAll+0x138>)
 8008618:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800861c:	601a      	str	r2, [r3, #0]
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008626:	f001 fb89 	bl	8009d3c <vPortExitCritical>

	return xAlreadyYielded;
 800862a:	68bb      	ldr	r3, [r7, #8]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3710      	adds	r7, #16
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}
 8008634:	20002c18 	.word	0x20002c18
 8008638:	20002bf0 	.word	0x20002bf0
 800863c:	20002bb0 	.word	0x20002bb0
 8008640:	20002bf8 	.word	0x20002bf8
 8008644:	20002720 	.word	0x20002720
 8008648:	2000271c 	.word	0x2000271c
 800864c:	20002c04 	.word	0x20002c04
 8008650:	20002c00 	.word	0x20002c00
 8008654:	e000ed04 	.word	0xe000ed04

08008658 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800865e:	4b05      	ldr	r3, [pc, #20]	@ (8008674 <xTaskGetTickCount+0x1c>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008664:	687b      	ldr	r3, [r7, #4]
}
 8008666:	4618      	mov	r0, r3
 8008668:	370c      	adds	r7, #12
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	20002bf4 	.word	0x20002bf4

08008678 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b086      	sub	sp, #24
 800867c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800867e:	2300      	movs	r3, #0
 8008680:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008682:	4b4f      	ldr	r3, [pc, #316]	@ (80087c0 <xTaskIncrementTick+0x148>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	f040 8090 	bne.w	80087ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800868c:	4b4d      	ldr	r3, [pc, #308]	@ (80087c4 <xTaskIncrementTick+0x14c>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3301      	adds	r3, #1
 8008692:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008694:	4a4b      	ldr	r2, [pc, #300]	@ (80087c4 <xTaskIncrementTick+0x14c>)
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d121      	bne.n	80086e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80086a0:	4b49      	ldr	r3, [pc, #292]	@ (80087c8 <xTaskIncrementTick+0x150>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00b      	beq.n	80086c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80086aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	603b      	str	r3, [r7, #0]
}
 80086bc:	bf00      	nop
 80086be:	bf00      	nop
 80086c0:	e7fd      	b.n	80086be <xTaskIncrementTick+0x46>
 80086c2:	4b41      	ldr	r3, [pc, #260]	@ (80087c8 <xTaskIncrementTick+0x150>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60fb      	str	r3, [r7, #12]
 80086c8:	4b40      	ldr	r3, [pc, #256]	@ (80087cc <xTaskIncrementTick+0x154>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a3e      	ldr	r2, [pc, #248]	@ (80087c8 <xTaskIncrementTick+0x150>)
 80086ce:	6013      	str	r3, [r2, #0]
 80086d0:	4a3e      	ldr	r2, [pc, #248]	@ (80087cc <xTaskIncrementTick+0x154>)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6013      	str	r3, [r2, #0]
 80086d6:	4b3e      	ldr	r3, [pc, #248]	@ (80087d0 <xTaskIncrementTick+0x158>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3301      	adds	r3, #1
 80086dc:	4a3c      	ldr	r2, [pc, #240]	@ (80087d0 <xTaskIncrementTick+0x158>)
 80086de:	6013      	str	r3, [r2, #0]
 80086e0:	f000 fb76 	bl	8008dd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086e4:	4b3b      	ldr	r3, [pc, #236]	@ (80087d4 <xTaskIncrementTick+0x15c>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	693a      	ldr	r2, [r7, #16]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d349      	bcc.n	8008782 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086ee:	4b36      	ldr	r3, [pc, #216]	@ (80087c8 <xTaskIncrementTick+0x150>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d104      	bne.n	8008702 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086f8:	4b36      	ldr	r3, [pc, #216]	@ (80087d4 <xTaskIncrementTick+0x15c>)
 80086fa:	f04f 32ff 	mov.w	r2, #4294967295
 80086fe:	601a      	str	r2, [r3, #0]
					break;
 8008700:	e03f      	b.n	8008782 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008702:	4b31      	ldr	r3, [pc, #196]	@ (80087c8 <xTaskIncrementTick+0x150>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	429a      	cmp	r2, r3
 8008718:	d203      	bcs.n	8008722 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800871a:	4a2e      	ldr	r2, [pc, #184]	@ (80087d4 <xTaskIncrementTick+0x15c>)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008720:	e02f      	b.n	8008782 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	3304      	adds	r3, #4
 8008726:	4618      	mov	r0, r3
 8008728:	f7fe fbd4 	bl	8006ed4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008730:	2b00      	cmp	r3, #0
 8008732:	d004      	beq.n	800873e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	3318      	adds	r3, #24
 8008738:	4618      	mov	r0, r3
 800873a:	f7fe fbcb 	bl	8006ed4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008742:	4b25      	ldr	r3, [pc, #148]	@ (80087d8 <xTaskIncrementTick+0x160>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	429a      	cmp	r2, r3
 8008748:	d903      	bls.n	8008752 <xTaskIncrementTick+0xda>
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874e:	4a22      	ldr	r2, [pc, #136]	@ (80087d8 <xTaskIncrementTick+0x160>)
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	4a1f      	ldr	r2, [pc, #124]	@ (80087dc <xTaskIncrementTick+0x164>)
 8008760:	441a      	add	r2, r3
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	3304      	adds	r3, #4
 8008766:	4619      	mov	r1, r3
 8008768:	4610      	mov	r0, r2
 800876a:	f7fe fb56 	bl	8006e1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008772:	4b1b      	ldr	r3, [pc, #108]	@ (80087e0 <xTaskIncrementTick+0x168>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008778:	429a      	cmp	r2, r3
 800877a:	d3b8      	bcc.n	80086ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800877c:	2301      	movs	r3, #1
 800877e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008780:	e7b5      	b.n	80086ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008782:	4b17      	ldr	r3, [pc, #92]	@ (80087e0 <xTaskIncrementTick+0x168>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008788:	4914      	ldr	r1, [pc, #80]	@ (80087dc <xTaskIncrementTick+0x164>)
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	440b      	add	r3, r1
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b01      	cmp	r3, #1
 8008798:	d901      	bls.n	800879e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800879a:	2301      	movs	r3, #1
 800879c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800879e:	4b11      	ldr	r3, [pc, #68]	@ (80087e4 <xTaskIncrementTick+0x16c>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d007      	beq.n	80087b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80087a6:	2301      	movs	r3, #1
 80087a8:	617b      	str	r3, [r7, #20]
 80087aa:	e004      	b.n	80087b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80087ac:	4b0e      	ldr	r3, [pc, #56]	@ (80087e8 <xTaskIncrementTick+0x170>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	3301      	adds	r3, #1
 80087b2:	4a0d      	ldr	r2, [pc, #52]	@ (80087e8 <xTaskIncrementTick+0x170>)
 80087b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80087b6:	697b      	ldr	r3, [r7, #20]
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3718      	adds	r7, #24
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	20002c18 	.word	0x20002c18
 80087c4:	20002bf4 	.word	0x20002bf4
 80087c8:	20002ba8 	.word	0x20002ba8
 80087cc:	20002bac 	.word	0x20002bac
 80087d0:	20002c08 	.word	0x20002c08
 80087d4:	20002c10 	.word	0x20002c10
 80087d8:	20002bf8 	.word	0x20002bf8
 80087dc:	20002720 	.word	0x20002720
 80087e0:	2000271c 	.word	0x2000271c
 80087e4:	20002c04 	.word	0x20002c04
 80087e8:	20002c00 	.word	0x20002c00

080087ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80087f2:	4b28      	ldr	r3, [pc, #160]	@ (8008894 <vTaskSwitchContext+0xa8>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80087fa:	4b27      	ldr	r3, [pc, #156]	@ (8008898 <vTaskSwitchContext+0xac>)
 80087fc:	2201      	movs	r2, #1
 80087fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008800:	e042      	b.n	8008888 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008802:	4b25      	ldr	r3, [pc, #148]	@ (8008898 <vTaskSwitchContext+0xac>)
 8008804:	2200      	movs	r2, #0
 8008806:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008808:	4b24      	ldr	r3, [pc, #144]	@ (800889c <vTaskSwitchContext+0xb0>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	60fb      	str	r3, [r7, #12]
 800880e:	e011      	b.n	8008834 <vTaskSwitchContext+0x48>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10b      	bne.n	800882e <vTaskSwitchContext+0x42>
	__asm volatile
 8008816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800881a:	f383 8811 	msr	BASEPRI, r3
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	f3bf 8f4f 	dsb	sy
 8008826:	607b      	str	r3, [r7, #4]
}
 8008828:	bf00      	nop
 800882a:	bf00      	nop
 800882c:	e7fd      	b.n	800882a <vTaskSwitchContext+0x3e>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	3b01      	subs	r3, #1
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	491a      	ldr	r1, [pc, #104]	@ (80088a0 <vTaskSwitchContext+0xb4>)
 8008836:	68fa      	ldr	r2, [r7, #12]
 8008838:	4613      	mov	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	4413      	add	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	440b      	add	r3, r1
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0e3      	beq.n	8008810 <vTaskSwitchContext+0x24>
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	4613      	mov	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4413      	add	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4a13      	ldr	r2, [pc, #76]	@ (80088a0 <vTaskSwitchContext+0xb4>)
 8008854:	4413      	add	r3, r2
 8008856:	60bb      	str	r3, [r7, #8]
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	605a      	str	r2, [r3, #4]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	685a      	ldr	r2, [r3, #4]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	3308      	adds	r3, #8
 800886a:	429a      	cmp	r2, r3
 800886c:	d104      	bne.n	8008878 <vTaskSwitchContext+0x8c>
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	605a      	str	r2, [r3, #4]
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	4a09      	ldr	r2, [pc, #36]	@ (80088a4 <vTaskSwitchContext+0xb8>)
 8008880:	6013      	str	r3, [r2, #0]
 8008882:	4a06      	ldr	r2, [pc, #24]	@ (800889c <vTaskSwitchContext+0xb0>)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	6013      	str	r3, [r2, #0]
}
 8008888:	bf00      	nop
 800888a:	3714      	adds	r7, #20
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	20002c18 	.word	0x20002c18
 8008898:	20002c04 	.word	0x20002c04
 800889c:	20002bf8 	.word	0x20002bf8
 80088a0:	20002720 	.word	0x20002720
 80088a4:	2000271c 	.word	0x2000271c

080088a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10b      	bne.n	80088d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	60fb      	str	r3, [r7, #12]
}
 80088ca:	bf00      	nop
 80088cc:	bf00      	nop
 80088ce:	e7fd      	b.n	80088cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80088d0:	4b07      	ldr	r3, [pc, #28]	@ (80088f0 <vTaskPlaceOnEventList+0x48>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	3318      	adds	r3, #24
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7fe fac2 	bl	8006e62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80088de:	2101      	movs	r1, #1
 80088e0:	6838      	ldr	r0, [r7, #0]
 80088e2:	f000 fc3b 	bl	800915c <prvAddCurrentTaskToDelayedList>
}
 80088e6:	bf00      	nop
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	2000271c 	.word	0x2000271c

080088f4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b086      	sub	sp, #24
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10b      	bne.n	800891e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	617b      	str	r3, [r7, #20]
}
 8008918:	bf00      	nop
 800891a:	bf00      	nop
 800891c:	e7fd      	b.n	800891a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800891e:	4b12      	ldr	r3, [pc, #72]	@ (8008968 <vTaskPlaceOnUnorderedEventList+0x74>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d10b      	bne.n	800893e <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8008926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800892a:	f383 8811 	msr	BASEPRI, r3
 800892e:	f3bf 8f6f 	isb	sy
 8008932:	f3bf 8f4f 	dsb	sy
 8008936:	613b      	str	r3, [r7, #16]
}
 8008938:	bf00      	nop
 800893a:	bf00      	nop
 800893c:	e7fd      	b.n	800893a <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800893e:	4b0b      	ldr	r3, [pc, #44]	@ (800896c <vTaskPlaceOnUnorderedEventList+0x78>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8008948:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800894a:	4b08      	ldr	r3, [pc, #32]	@ (800896c <vTaskPlaceOnUnorderedEventList+0x78>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	3318      	adds	r3, #24
 8008950:	4619      	mov	r1, r3
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f7fe fa61 	bl	8006e1a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008958:	2101      	movs	r1, #1
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fbfe 	bl	800915c <prvAddCurrentTaskToDelayedList>
}
 8008960:	bf00      	nop
 8008962:	3718      	adds	r7, #24
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	20002c18 	.word	0x20002c18
 800896c:	2000271c 	.word	0x2000271c

08008970 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10b      	bne.n	800899a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008986:	f383 8811 	msr	BASEPRI, r3
 800898a:	f3bf 8f6f 	isb	sy
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	617b      	str	r3, [r7, #20]
}
 8008994:	bf00      	nop
 8008996:	bf00      	nop
 8008998:	e7fd      	b.n	8008996 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800899a:	4b0a      	ldr	r3, [pc, #40]	@ (80089c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	3318      	adds	r3, #24
 80089a0:	4619      	mov	r1, r3
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f7fe fa39 	bl	8006e1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d002      	beq.n	80089b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80089ae:	f04f 33ff 	mov.w	r3, #4294967295
 80089b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80089b4:	6879      	ldr	r1, [r7, #4]
 80089b6:	68b8      	ldr	r0, [r7, #8]
 80089b8:	f000 fbd0 	bl	800915c <prvAddCurrentTaskToDelayedList>
	}
 80089bc:	bf00      	nop
 80089be:	3718      	adds	r7, #24
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	2000271c 	.word	0x2000271c

080089c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b086      	sub	sp, #24
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d10b      	bne.n	80089f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	60fb      	str	r3, [r7, #12]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	3318      	adds	r3, #24
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7fe fa6a 	bl	8006ed4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a00:	4b1d      	ldr	r3, [pc, #116]	@ (8008a78 <xTaskRemoveFromEventList+0xb0>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d11d      	bne.n	8008a44 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7fe fa61 	bl	8006ed4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a16:	4b19      	ldr	r3, [pc, #100]	@ (8008a7c <xTaskRemoveFromEventList+0xb4>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d903      	bls.n	8008a26 <xTaskRemoveFromEventList+0x5e>
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a22:	4a16      	ldr	r2, [pc, #88]	@ (8008a7c <xTaskRemoveFromEventList+0xb4>)
 8008a24:	6013      	str	r3, [r2, #0]
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	4413      	add	r3, r2
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4a13      	ldr	r2, [pc, #76]	@ (8008a80 <xTaskRemoveFromEventList+0xb8>)
 8008a34:	441a      	add	r2, r3
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	3304      	adds	r3, #4
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	f7fe f9ec 	bl	8006e1a <vListInsertEnd>
 8008a42:	e005      	b.n	8008a50 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	3318      	adds	r3, #24
 8008a48:	4619      	mov	r1, r3
 8008a4a:	480e      	ldr	r0, [pc, #56]	@ (8008a84 <xTaskRemoveFromEventList+0xbc>)
 8008a4c:	f7fe f9e5 	bl	8006e1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a54:	4b0c      	ldr	r3, [pc, #48]	@ (8008a88 <xTaskRemoveFromEventList+0xc0>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d905      	bls.n	8008a6a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a62:	4b0a      	ldr	r3, [pc, #40]	@ (8008a8c <xTaskRemoveFromEventList+0xc4>)
 8008a64:	2201      	movs	r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
 8008a68:	e001      	b.n	8008a6e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a6e:	697b      	ldr	r3, [r7, #20]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3718      	adds	r7, #24
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	20002c18 	.word	0x20002c18
 8008a7c:	20002bf8 	.word	0x20002bf8
 8008a80:	20002720 	.word	0x20002720
 8008a84:	20002bb0 	.word	0x20002bb0
 8008a88:	2000271c 	.word	0x2000271c
 8008a8c:	20002c04 	.word	0x20002c04

08008a90 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b086      	sub	sp, #24
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8008b44 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d10b      	bne.n	8008aba <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	613b      	str	r3, [r7, #16]
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	e7fd      	b.n	8008ab6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10b      	bne.n	8008ae8 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8008ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad4:	f383 8811 	msr	BASEPRI, r3
 8008ad8:	f3bf 8f6f 	isb	sy
 8008adc:	f3bf 8f4f 	dsb	sy
 8008ae0:	60fb      	str	r3, [r7, #12]
}
 8008ae2:	bf00      	nop
 8008ae4:	bf00      	nop
 8008ae6:	e7fd      	b.n	8008ae4 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f7fe f9f3 	bl	8006ed4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	3304      	adds	r3, #4
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fe f9ee 	bl	8006ed4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008afc:	4b12      	ldr	r3, [pc, #72]	@ (8008b48 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d903      	bls.n	8008b0c <vTaskRemoveFromUnorderedEventList+0x7c>
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b08:	4a0f      	ldr	r2, [pc, #60]	@ (8008b48 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008b0a:	6013      	str	r3, [r2, #0]
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b10:	4613      	mov	r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	4413      	add	r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	4a0c      	ldr	r2, [pc, #48]	@ (8008b4c <vTaskRemoveFromUnorderedEventList+0xbc>)
 8008b1a:	441a      	add	r2, r3
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	3304      	adds	r3, #4
 8008b20:	4619      	mov	r1, r3
 8008b22:	4610      	mov	r0, r2
 8008b24:	f7fe f979 	bl	8006e1a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b2c:	4b08      	ldr	r3, [pc, #32]	@ (8008b50 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d902      	bls.n	8008b3c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8008b36:	4b07      	ldr	r3, [pc, #28]	@ (8008b54 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8008b38:	2201      	movs	r2, #1
 8008b3a:	601a      	str	r2, [r3, #0]
	}
}
 8008b3c:	bf00      	nop
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20002c18 	.word	0x20002c18
 8008b48:	20002bf8 	.word	0x20002bf8
 8008b4c:	20002720 	.word	0x20002720
 8008b50:	2000271c 	.word	0x2000271c
 8008b54:	20002c04 	.word	0x20002c04

08008b58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008b60:	4b06      	ldr	r3, [pc, #24]	@ (8008b7c <vTaskInternalSetTimeOutState+0x24>)
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008b68:	4b05      	ldr	r3, [pc, #20]	@ (8008b80 <vTaskInternalSetTimeOutState+0x28>)
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	605a      	str	r2, [r3, #4]
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr
 8008b7c:	20002c08 	.word	0x20002c08
 8008b80:	20002bf4 	.word	0x20002bf4

08008b84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b98:	f383 8811 	msr	BASEPRI, r3
 8008b9c:	f3bf 8f6f 	isb	sy
 8008ba0:	f3bf 8f4f 	dsb	sy
 8008ba4:	613b      	str	r3, [r7, #16]
}
 8008ba6:	bf00      	nop
 8008ba8:	bf00      	nop
 8008baa:	e7fd      	b.n	8008ba8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10b      	bne.n	8008bca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	60fb      	str	r3, [r7, #12]
}
 8008bc4:	bf00      	nop
 8008bc6:	bf00      	nop
 8008bc8:	e7fd      	b.n	8008bc6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008bca:	f001 f885 	bl	8009cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008bce:	4b1d      	ldr	r3, [pc, #116]	@ (8008c44 <xTaskCheckForTimeOut+0xc0>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	69ba      	ldr	r2, [r7, #24]
 8008bda:	1ad3      	subs	r3, r2, r3
 8008bdc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be6:	d102      	bne.n	8008bee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008be8:	2300      	movs	r3, #0
 8008bea:	61fb      	str	r3, [r7, #28]
 8008bec:	e023      	b.n	8008c36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	4b15      	ldr	r3, [pc, #84]	@ (8008c48 <xTaskCheckForTimeOut+0xc4>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d007      	beq.n	8008c0a <xTaskCheckForTimeOut+0x86>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d302      	bcc.n	8008c0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008c04:	2301      	movs	r3, #1
 8008c06:	61fb      	str	r3, [r7, #28]
 8008c08:	e015      	b.n	8008c36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	697a      	ldr	r2, [r7, #20]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d20b      	bcs.n	8008c2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	1ad2      	subs	r2, r2, r3
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7ff ff99 	bl	8008b58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008c26:	2300      	movs	r3, #0
 8008c28:	61fb      	str	r3, [r7, #28]
 8008c2a:	e004      	b.n	8008c36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008c32:	2301      	movs	r3, #1
 8008c34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008c36:	f001 f881 	bl	8009d3c <vPortExitCritical>

	return xReturn;
 8008c3a:	69fb      	ldr	r3, [r7, #28]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3720      	adds	r7, #32
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	20002bf4 	.word	0x20002bf4
 8008c48:	20002c08 	.word	0x20002c08

08008c4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008c50:	4b03      	ldr	r3, [pc, #12]	@ (8008c60 <vTaskMissedYield+0x14>)
 8008c52:	2201      	movs	r2, #1
 8008c54:	601a      	str	r2, [r3, #0]
}
 8008c56:	bf00      	nop
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr
 8008c60:	20002c04 	.word	0x20002c04

08008c64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008c6c:	f000 f852 	bl	8008d14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008c70:	4b06      	ldr	r3, [pc, #24]	@ (8008c8c <prvIdleTask+0x28>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d9f9      	bls.n	8008c6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008c78:	4b05      	ldr	r3, [pc, #20]	@ (8008c90 <prvIdleTask+0x2c>)
 8008c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008c88:	e7f0      	b.n	8008c6c <prvIdleTask+0x8>
 8008c8a:	bf00      	nop
 8008c8c:	20002720 	.word	0x20002720
 8008c90:	e000ed04 	.word	0xe000ed04

08008c94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	607b      	str	r3, [r7, #4]
 8008c9e:	e00c      	b.n	8008cba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	4413      	add	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4a12      	ldr	r2, [pc, #72]	@ (8008cf4 <prvInitialiseTaskLists+0x60>)
 8008cac:	4413      	add	r3, r2
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f7fe f886 	bl	8006dc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	607b      	str	r3, [r7, #4]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b37      	cmp	r3, #55	@ 0x37
 8008cbe:	d9ef      	bls.n	8008ca0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008cc0:	480d      	ldr	r0, [pc, #52]	@ (8008cf8 <prvInitialiseTaskLists+0x64>)
 8008cc2:	f7fe f87d 	bl	8006dc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008cc6:	480d      	ldr	r0, [pc, #52]	@ (8008cfc <prvInitialiseTaskLists+0x68>)
 8008cc8:	f7fe f87a 	bl	8006dc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ccc:	480c      	ldr	r0, [pc, #48]	@ (8008d00 <prvInitialiseTaskLists+0x6c>)
 8008cce:	f7fe f877 	bl	8006dc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008cd2:	480c      	ldr	r0, [pc, #48]	@ (8008d04 <prvInitialiseTaskLists+0x70>)
 8008cd4:	f7fe f874 	bl	8006dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008cd8:	480b      	ldr	r0, [pc, #44]	@ (8008d08 <prvInitialiseTaskLists+0x74>)
 8008cda:	f7fe f871 	bl	8006dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008cde:	4b0b      	ldr	r3, [pc, #44]	@ (8008d0c <prvInitialiseTaskLists+0x78>)
 8008ce0:	4a05      	ldr	r2, [pc, #20]	@ (8008cf8 <prvInitialiseTaskLists+0x64>)
 8008ce2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <prvInitialiseTaskLists+0x7c>)
 8008ce6:	4a05      	ldr	r2, [pc, #20]	@ (8008cfc <prvInitialiseTaskLists+0x68>)
 8008ce8:	601a      	str	r2, [r3, #0]
}
 8008cea:	bf00      	nop
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	20002720 	.word	0x20002720
 8008cf8:	20002b80 	.word	0x20002b80
 8008cfc:	20002b94 	.word	0x20002b94
 8008d00:	20002bb0 	.word	0x20002bb0
 8008d04:	20002bc4 	.word	0x20002bc4
 8008d08:	20002bdc 	.word	0x20002bdc
 8008d0c:	20002ba8 	.word	0x20002ba8
 8008d10:	20002bac 	.word	0x20002bac

08008d14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d1a:	e019      	b.n	8008d50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008d1c:	f000 ffdc 	bl	8009cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d20:	4b10      	ldr	r3, [pc, #64]	@ (8008d64 <prvCheckTasksWaitingTermination+0x50>)
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	3304      	adds	r3, #4
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7fe f8d1 	bl	8006ed4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008d32:	4b0d      	ldr	r3, [pc, #52]	@ (8008d68 <prvCheckTasksWaitingTermination+0x54>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3b01      	subs	r3, #1
 8008d38:	4a0b      	ldr	r2, [pc, #44]	@ (8008d68 <prvCheckTasksWaitingTermination+0x54>)
 8008d3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8008d6c <prvCheckTasksWaitingTermination+0x58>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3b01      	subs	r3, #1
 8008d42:	4a0a      	ldr	r2, [pc, #40]	@ (8008d6c <prvCheckTasksWaitingTermination+0x58>)
 8008d44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008d46:	f000 fff9 	bl	8009d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f810 	bl	8008d70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d50:	4b06      	ldr	r3, [pc, #24]	@ (8008d6c <prvCheckTasksWaitingTermination+0x58>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e1      	bne.n	8008d1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008d58:	bf00      	nop
 8008d5a:	bf00      	nop
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20002bc4 	.word	0x20002bc4
 8008d68:	20002bf0 	.word	0x20002bf0
 8008d6c:	20002bd8 	.word	0x20002bd8

08008d70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d108      	bne.n	8008d94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d86:	4618      	mov	r0, r3
 8008d88:	f001 f996 	bl	800a0b8 <vPortFree>
				vPortFree( pxTCB );
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f001 f993 	bl	800a0b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008d92:	e019      	b.n	8008dc8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d103      	bne.n	8008da6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f001 f98a 	bl	800a0b8 <vPortFree>
	}
 8008da4:	e010      	b.n	8008dc8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008dac:	2b02      	cmp	r3, #2
 8008dae:	d00b      	beq.n	8008dc8 <prvDeleteTCB+0x58>
	__asm volatile
 8008db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	60fb      	str	r3, [r7, #12]
}
 8008dc2:	bf00      	nop
 8008dc4:	bf00      	nop
 8008dc6:	e7fd      	b.n	8008dc4 <prvDeleteTCB+0x54>
	}
 8008dc8:	bf00      	nop
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8008e08 <prvResetNextTaskUnblockTime+0x38>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d104      	bne.n	8008dea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008de0:	4b0a      	ldr	r3, [pc, #40]	@ (8008e0c <prvResetNextTaskUnblockTime+0x3c>)
 8008de2:	f04f 32ff 	mov.w	r2, #4294967295
 8008de6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008de8:	e008      	b.n	8008dfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dea:	4b07      	ldr	r3, [pc, #28]	@ (8008e08 <prvResetNextTaskUnblockTime+0x38>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4a04      	ldr	r2, [pc, #16]	@ (8008e0c <prvResetNextTaskUnblockTime+0x3c>)
 8008dfa:	6013      	str	r3, [r2, #0]
}
 8008dfc:	bf00      	nop
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr
 8008e08:	20002ba8 	.word	0x20002ba8
 8008e0c:	20002c10 	.word	0x20002c10

08008e10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008e16:	4b0b      	ldr	r3, [pc, #44]	@ (8008e44 <xTaskGetSchedulerState+0x34>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d102      	bne.n	8008e24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	607b      	str	r3, [r7, #4]
 8008e22:	e008      	b.n	8008e36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e24:	4b08      	ldr	r3, [pc, #32]	@ (8008e48 <xTaskGetSchedulerState+0x38>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d102      	bne.n	8008e32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008e2c:	2302      	movs	r3, #2
 8008e2e:	607b      	str	r3, [r7, #4]
 8008e30:	e001      	b.n	8008e36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e32:	2300      	movs	r3, #0
 8008e34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008e36:	687b      	ldr	r3, [r7, #4]
	}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr
 8008e44:	20002bfc 	.word	0x20002bfc
 8008e48:	20002c18 	.word	0x20002c18

08008e4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d051      	beq.n	8008f06 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e66:	4b2a      	ldr	r3, [pc, #168]	@ (8008f10 <xTaskPriorityInherit+0xc4>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d241      	bcs.n	8008ef4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	db06      	blt.n	8008e86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e78:	4b25      	ldr	r3, [pc, #148]	@ (8008f10 <xTaskPriorityInherit+0xc4>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	6959      	ldr	r1, [r3, #20]
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e8e:	4613      	mov	r3, r2
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	4413      	add	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4a1f      	ldr	r2, [pc, #124]	@ (8008f14 <xTaskPriorityInherit+0xc8>)
 8008e98:	4413      	add	r3, r2
 8008e9a:	4299      	cmp	r1, r3
 8008e9c:	d122      	bne.n	8008ee4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	3304      	adds	r3, #4
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7fe f816 	bl	8006ed4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008ea8:	4b19      	ldr	r3, [pc, #100]	@ (8008f10 <xTaskPriorityInherit+0xc4>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb6:	4b18      	ldr	r3, [pc, #96]	@ (8008f18 <xTaskPriorityInherit+0xcc>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d903      	bls.n	8008ec6 <xTaskPriorityInherit+0x7a>
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec2:	4a15      	ldr	r2, [pc, #84]	@ (8008f18 <xTaskPriorityInherit+0xcc>)
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eca:	4613      	mov	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4413      	add	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	4a10      	ldr	r2, [pc, #64]	@ (8008f14 <xTaskPriorityInherit+0xc8>)
 8008ed4:	441a      	add	r2, r3
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	3304      	adds	r3, #4
 8008eda:	4619      	mov	r1, r3
 8008edc:	4610      	mov	r0, r2
 8008ede:	f7fd ff9c 	bl	8006e1a <vListInsertEnd>
 8008ee2:	e004      	b.n	8008eee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8008f10 <xTaskPriorityInherit+0xc4>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	60fb      	str	r3, [r7, #12]
 8008ef2:	e008      	b.n	8008f06 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ef8:	4b05      	ldr	r3, [pc, #20]	@ (8008f10 <xTaskPriorityInherit+0xc4>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d201      	bcs.n	8008f06 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008f02:	2301      	movs	r3, #1
 8008f04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f06:	68fb      	ldr	r3, [r7, #12]
	}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3710      	adds	r7, #16
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	2000271c 	.word	0x2000271c
 8008f14:	20002720 	.word	0x20002720
 8008f18:	20002bf8 	.word	0x20002bf8

08008f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b086      	sub	sp, #24
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d058      	beq.n	8008fe4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008f32:	4b2f      	ldr	r3, [pc, #188]	@ (8008ff0 <xTaskPriorityDisinherit+0xd4>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d00b      	beq.n	8008f54 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	60fb      	str	r3, [r7, #12]
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	e7fd      	b.n	8008f50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d10b      	bne.n	8008f74 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f60:	f383 8811 	msr	BASEPRI, r3
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	60bb      	str	r3, [r7, #8]
}
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	e7fd      	b.n	8008f70 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f78:	1e5a      	subs	r2, r3, #1
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d02c      	beq.n	8008fe4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d128      	bne.n	8008fe4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	3304      	adds	r3, #4
 8008f96:	4618      	mov	r0, r3
 8008f98:	f7fd ff9c 	bl	8006ed4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8008ff4 <xTaskPriorityDisinherit+0xd8>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d903      	bls.n	8008fc4 <xTaskPriorityDisinherit+0xa8>
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff4 <xTaskPriorityDisinherit+0xd8>)
 8008fc2:	6013      	str	r3, [r2, #0]
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fc8:	4613      	mov	r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	4413      	add	r3, r2
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4a09      	ldr	r2, [pc, #36]	@ (8008ff8 <xTaskPriorityDisinherit+0xdc>)
 8008fd2:	441a      	add	r2, r3
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4610      	mov	r0, r2
 8008fdc:	f7fd ff1d 	bl	8006e1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008fe4:	697b      	ldr	r3, [r7, #20]
	}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3718      	adds	r7, #24
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	2000271c 	.word	0x2000271c
 8008ff4:	20002bf8 	.word	0x20002bf8
 8008ff8:	20002720 	.word	0x20002720

08008ffc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b088      	sub	sp, #32
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800900a:	2301      	movs	r3, #1
 800900c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d06c      	beq.n	80090ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10b      	bne.n	8009034 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800901c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009020:	f383 8811 	msr	BASEPRI, r3
 8009024:	f3bf 8f6f 	isb	sy
 8009028:	f3bf 8f4f 	dsb	sy
 800902c:	60fb      	str	r3, [r7, #12]
}
 800902e:	bf00      	nop
 8009030:	bf00      	nop
 8009032:	e7fd      	b.n	8009030 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009034:	69bb      	ldr	r3, [r7, #24]
 8009036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009038:	683a      	ldr	r2, [r7, #0]
 800903a:	429a      	cmp	r2, r3
 800903c:	d902      	bls.n	8009044 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	61fb      	str	r3, [r7, #28]
 8009042:	e002      	b.n	800904a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009048:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904e:	69fa      	ldr	r2, [r7, #28]
 8009050:	429a      	cmp	r2, r3
 8009052:	d04c      	beq.n	80090ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009058:	697a      	ldr	r2, [r7, #20]
 800905a:	429a      	cmp	r2, r3
 800905c:	d147      	bne.n	80090ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800905e:	4b26      	ldr	r3, [pc, #152]	@ (80090f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69ba      	ldr	r2, [r7, #24]
 8009064:	429a      	cmp	r2, r3
 8009066:	d10b      	bne.n	8009080 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906c:	f383 8811 	msr	BASEPRI, r3
 8009070:	f3bf 8f6f 	isb	sy
 8009074:	f3bf 8f4f 	dsb	sy
 8009078:	60bb      	str	r3, [r7, #8]
}
 800907a:	bf00      	nop
 800907c:	bf00      	nop
 800907e:	e7fd      	b.n	800907c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009084:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009086:	69bb      	ldr	r3, [r7, #24]
 8009088:	69fa      	ldr	r2, [r7, #28]
 800908a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	699b      	ldr	r3, [r3, #24]
 8009090:	2b00      	cmp	r3, #0
 8009092:	db04      	blt.n	800909e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	6959      	ldr	r1, [r3, #20]
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	4613      	mov	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	4413      	add	r3, r2
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	4a13      	ldr	r2, [pc, #76]	@ (80090fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80090ae:	4413      	add	r3, r2
 80090b0:	4299      	cmp	r1, r3
 80090b2:	d11c      	bne.n	80090ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	3304      	adds	r3, #4
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7fd ff0b 	bl	8006ed4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009100 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d903      	bls.n	80090d2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009100 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80090d0:	6013      	str	r3, [r2, #0]
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	4a07      	ldr	r2, [pc, #28]	@ (80090fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80090e0:	441a      	add	r2, r3
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	3304      	adds	r3, #4
 80090e6:	4619      	mov	r1, r3
 80090e8:	4610      	mov	r0, r2
 80090ea:	f7fd fe96 	bl	8006e1a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80090ee:	bf00      	nop
 80090f0:	3720      	adds	r7, #32
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}
 80090f6:	bf00      	nop
 80090f8:	2000271c 	.word	0x2000271c
 80090fc:	20002720 	.word	0x20002720
 8009100:	20002bf8 	.word	0x20002bf8

08009104 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800910a:	4b09      	ldr	r3, [pc, #36]	@ (8009130 <uxTaskResetEventItemValue+0x2c>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009112:	4b07      	ldr	r3, [pc, #28]	@ (8009130 <uxTaskResetEventItemValue+0x2c>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009118:	4b05      	ldr	r3, [pc, #20]	@ (8009130 <uxTaskResetEventItemValue+0x2c>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009120:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009122:	687b      	ldr	r3, [r7, #4]
}
 8009124:	4618      	mov	r0, r3
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr
 8009130:	2000271c 	.word	0x2000271c

08009134 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009134:	b480      	push	{r7}
 8009136:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009138:	4b07      	ldr	r3, [pc, #28]	@ (8009158 <pvTaskIncrementMutexHeldCount+0x24>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d004      	beq.n	800914a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009140:	4b05      	ldr	r3, [pc, #20]	@ (8009158 <pvTaskIncrementMutexHeldCount+0x24>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009146:	3201      	adds	r2, #1
 8009148:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800914a:	4b03      	ldr	r3, [pc, #12]	@ (8009158 <pvTaskIncrementMutexHeldCount+0x24>)
 800914c:	681b      	ldr	r3, [r3, #0]
	}
 800914e:	4618      	mov	r0, r3
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr
 8009158:	2000271c 	.word	0x2000271c

0800915c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009166:	4b21      	ldr	r3, [pc, #132]	@ (80091ec <prvAddCurrentTaskToDelayedList+0x90>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800916c:	4b20      	ldr	r3, [pc, #128]	@ (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3304      	adds	r3, #4
 8009172:	4618      	mov	r0, r3
 8009174:	f7fd feae 	bl	8006ed4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917e:	d10a      	bne.n	8009196 <prvAddCurrentTaskToDelayedList+0x3a>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d007      	beq.n	8009196 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009186:	4b1a      	ldr	r3, [pc, #104]	@ (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3304      	adds	r3, #4
 800918c:	4619      	mov	r1, r3
 800918e:	4819      	ldr	r0, [pc, #100]	@ (80091f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009190:	f7fd fe43 	bl	8006e1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009194:	e026      	b.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4413      	add	r3, r2
 800919c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800919e:	4b14      	ldr	r3, [pc, #80]	@ (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d209      	bcs.n	80091c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091ae:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	4b0f      	ldr	r3, [pc, #60]	@ (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3304      	adds	r3, #4
 80091b8:	4619      	mov	r1, r3
 80091ba:	4610      	mov	r0, r2
 80091bc:	f7fd fe51 	bl	8006e62 <vListInsert>
}
 80091c0:	e010      	b.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091c2:	4b0e      	ldr	r3, [pc, #56]	@ (80091fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	4b0a      	ldr	r3, [pc, #40]	@ (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3304      	adds	r3, #4
 80091cc:	4619      	mov	r1, r3
 80091ce:	4610      	mov	r0, r2
 80091d0:	f7fd fe47 	bl	8006e62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80091d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009200 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68ba      	ldr	r2, [r7, #8]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d202      	bcs.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80091de:	4a08      	ldr	r2, [pc, #32]	@ (8009200 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	6013      	str	r3, [r2, #0]
}
 80091e4:	bf00      	nop
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	20002bf4 	.word	0x20002bf4
 80091f0:	2000271c 	.word	0x2000271c
 80091f4:	20002bdc 	.word	0x20002bdc
 80091f8:	20002bac 	.word	0x20002bac
 80091fc:	20002ba8 	.word	0x20002ba8
 8009200:	20002c10 	.word	0x20002c10

08009204 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b08a      	sub	sp, #40	@ 0x28
 8009208:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800920a:	2300      	movs	r3, #0
 800920c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800920e:	f000 fbb1 	bl	8009974 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009212:	4b1d      	ldr	r3, [pc, #116]	@ (8009288 <xTimerCreateTimerTask+0x84>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d021      	beq.n	800925e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800921a:	2300      	movs	r3, #0
 800921c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800921e:	2300      	movs	r3, #0
 8009220:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009222:	1d3a      	adds	r2, r7, #4
 8009224:	f107 0108 	add.w	r1, r7, #8
 8009228:	f107 030c 	add.w	r3, r7, #12
 800922c:	4618      	mov	r0, r3
 800922e:	f7fd fb39 	bl	80068a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009232:	6879      	ldr	r1, [r7, #4]
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	9202      	str	r2, [sp, #8]
 800923a:	9301      	str	r3, [sp, #4]
 800923c:	2302      	movs	r3, #2
 800923e:	9300      	str	r3, [sp, #0]
 8009240:	2300      	movs	r3, #0
 8009242:	460a      	mov	r2, r1
 8009244:	4911      	ldr	r1, [pc, #68]	@ (800928c <xTimerCreateTimerTask+0x88>)
 8009246:	4812      	ldr	r0, [pc, #72]	@ (8009290 <xTimerCreateTimerTask+0x8c>)
 8009248:	f7fe fecc 	bl	8007fe4 <xTaskCreateStatic>
 800924c:	4603      	mov	r3, r0
 800924e:	4a11      	ldr	r2, [pc, #68]	@ (8009294 <xTimerCreateTimerTask+0x90>)
 8009250:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009252:	4b10      	ldr	r3, [pc, #64]	@ (8009294 <xTimerCreateTimerTask+0x90>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800925a:	2301      	movs	r3, #1
 800925c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10b      	bne.n	800927c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	613b      	str	r3, [r7, #16]
}
 8009276:	bf00      	nop
 8009278:	bf00      	nop
 800927a:	e7fd      	b.n	8009278 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800927c:	697b      	ldr	r3, [r7, #20]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3718      	adds	r7, #24
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20002c4c 	.word	0x20002c4c
 800928c:	0800d3f8 	.word	0x0800d3f8
 8009290:	0800950d 	.word	0x0800950d
 8009294:	20002c50 	.word	0x20002c50

08009298 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009298:	b580      	push	{r7, lr}
 800929a:	b088      	sub	sp, #32
 800929c:	af02      	add	r7, sp, #8
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
 80092a4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80092a6:	202c      	movs	r0, #44	@ 0x2c
 80092a8:	f000 fe38 	bl	8009f1c <pvPortMalloc>
 80092ac:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00d      	beq.n	80092d0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	2200      	movs	r2, #0
 80092b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	9301      	str	r3, [sp, #4]
 80092c0:	6a3b      	ldr	r3, [r7, #32]
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	68b9      	ldr	r1, [r7, #8]
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f845 	bl	800935a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80092d0:	697b      	ldr	r3, [r7, #20]
	}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3718      	adds	r7, #24
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b08a      	sub	sp, #40	@ 0x28
 80092de:	af02      	add	r7, sp, #8
 80092e0:	60f8      	str	r0, [r7, #12]
 80092e2:	60b9      	str	r1, [r7, #8]
 80092e4:	607a      	str	r2, [r7, #4]
 80092e6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80092e8:	232c      	movs	r3, #44	@ 0x2c
 80092ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	2b2c      	cmp	r3, #44	@ 0x2c
 80092f0:	d00b      	beq.n	800930a <xTimerCreateStatic+0x30>
	__asm volatile
 80092f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f6:	f383 8811 	msr	BASEPRI, r3
 80092fa:	f3bf 8f6f 	isb	sy
 80092fe:	f3bf 8f4f 	dsb	sy
 8009302:	61bb      	str	r3, [r7, #24]
}
 8009304:	bf00      	nop
 8009306:	bf00      	nop
 8009308:	e7fd      	b.n	8009306 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800930a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800930c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800930e:	2b00      	cmp	r3, #0
 8009310:	d10b      	bne.n	800932a <xTimerCreateStatic+0x50>
	__asm volatile
 8009312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009316:	f383 8811 	msr	BASEPRI, r3
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	617b      	str	r3, [r7, #20]
}
 8009324:	bf00      	nop
 8009326:	bf00      	nop
 8009328:	e7fd      	b.n	8009326 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800932a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800932c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800932e:	69fb      	ldr	r3, [r7, #28]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00d      	beq.n	8009350 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	2202      	movs	r2, #2
 8009338:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	9301      	str	r3, [sp, #4]
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	68b9      	ldr	r1, [r7, #8]
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f000 f805 	bl	800935a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009350:	69fb      	ldr	r3, [r7, #28]
	}
 8009352:	4618      	mov	r0, r3
 8009354:	3720      	adds	r7, #32
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b086      	sub	sp, #24
 800935e:	af00      	add	r7, sp, #0
 8009360:	60f8      	str	r0, [r7, #12]
 8009362:	60b9      	str	r1, [r7, #8]
 8009364:	607a      	str	r2, [r7, #4]
 8009366:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d10b      	bne.n	8009386 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	617b      	str	r3, [r7, #20]
}
 8009380:	bf00      	nop
 8009382:	bf00      	nop
 8009384:	e7fd      	b.n	8009382 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009388:	2b00      	cmp	r3, #0
 800938a:	d01e      	beq.n	80093ca <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800938c:	f000 faf2 	bl	8009974 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800939c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939e:	683a      	ldr	r2, [r7, #0]
 80093a0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80093a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a4:	6a3a      	ldr	r2, [r7, #32]
 80093a6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80093a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093aa:	3304      	adds	r3, #4
 80093ac:	4618      	mov	r0, r3
 80093ae:	f7fd fd27 	bl	8006e00 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d008      	beq.n	80093ca <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80093b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093be:	f043 0304 	orr.w	r3, r3, #4
 80093c2:	b2da      	uxtb	r2, r3
 80093c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80093ca:	bf00      	nop
 80093cc:	3718      	adds	r7, #24
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b08a      	sub	sp, #40	@ 0x28
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
 80093e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093e2:	2300      	movs	r3, #0
 80093e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10b      	bne.n	8009404 <xTimerGenericCommand+0x30>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	623b      	str	r3, [r7, #32]
}
 80093fe:	bf00      	nop
 8009400:	bf00      	nop
 8009402:	e7fd      	b.n	8009400 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009404:	4b19      	ldr	r3, [pc, #100]	@ (800946c <xTimerGenericCommand+0x98>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d02a      	beq.n	8009462 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	2b05      	cmp	r3, #5
 800941c:	dc18      	bgt.n	8009450 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800941e:	f7ff fcf7 	bl	8008e10 <xTaskGetSchedulerState>
 8009422:	4603      	mov	r3, r0
 8009424:	2b02      	cmp	r3, #2
 8009426:	d109      	bne.n	800943c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009428:	4b10      	ldr	r3, [pc, #64]	@ (800946c <xTimerGenericCommand+0x98>)
 800942a:	6818      	ldr	r0, [r3, #0]
 800942c:	f107 0110 	add.w	r1, r7, #16
 8009430:	2300      	movs	r3, #0
 8009432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009434:	f7fd ff5e 	bl	80072f4 <xQueueGenericSend>
 8009438:	6278      	str	r0, [r7, #36]	@ 0x24
 800943a:	e012      	b.n	8009462 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800943c:	4b0b      	ldr	r3, [pc, #44]	@ (800946c <xTimerGenericCommand+0x98>)
 800943e:	6818      	ldr	r0, [r3, #0]
 8009440:	f107 0110 	add.w	r1, r7, #16
 8009444:	2300      	movs	r3, #0
 8009446:	2200      	movs	r2, #0
 8009448:	f7fd ff54 	bl	80072f4 <xQueueGenericSend>
 800944c:	6278      	str	r0, [r7, #36]	@ 0x24
 800944e:	e008      	b.n	8009462 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009450:	4b06      	ldr	r3, [pc, #24]	@ (800946c <xTimerGenericCommand+0x98>)
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	f107 0110 	add.w	r1, r7, #16
 8009458:	2300      	movs	r3, #0
 800945a:	683a      	ldr	r2, [r7, #0]
 800945c:	f7fe f84c 	bl	80074f8 <xQueueGenericSendFromISR>
 8009460:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009464:	4618      	mov	r0, r3
 8009466:	3728      	adds	r7, #40	@ 0x28
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}
 800946c:	20002c4c 	.word	0x20002c4c

08009470 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b088      	sub	sp, #32
 8009474:	af02      	add	r7, sp, #8
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800947a:	4b23      	ldr	r3, [pc, #140]	@ (8009508 <prvProcessExpiredTimer+0x98>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	3304      	adds	r3, #4
 8009488:	4618      	mov	r0, r3
 800948a:	f7fd fd23 	bl	8006ed4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009494:	f003 0304 	and.w	r3, r3, #4
 8009498:	2b00      	cmp	r3, #0
 800949a:	d023      	beq.n	80094e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	699a      	ldr	r2, [r3, #24]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	18d1      	adds	r1, r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	6978      	ldr	r0, [r7, #20]
 80094aa:	f000 f8d5 	bl	8009658 <prvInsertTimerInActiveList>
 80094ae:	4603      	mov	r3, r0
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d020      	beq.n	80094f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80094b4:	2300      	movs	r3, #0
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	2300      	movs	r3, #0
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	2100      	movs	r1, #0
 80094be:	6978      	ldr	r0, [r7, #20]
 80094c0:	f7ff ff88 	bl	80093d4 <xTimerGenericCommand>
 80094c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d114      	bne.n	80094f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	60fb      	str	r3, [r7, #12]
}
 80094de:	bf00      	nop
 80094e0:	bf00      	nop
 80094e2:	e7fd      	b.n	80094e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094ea:	f023 0301 	bic.w	r3, r3, #1
 80094ee:	b2da      	uxtb	r2, r3
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	6978      	ldr	r0, [r7, #20]
 80094fc:	4798      	blx	r3
}
 80094fe:	bf00      	nop
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	20002c44 	.word	0x20002c44

0800950c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009514:	f107 0308 	add.w	r3, r7, #8
 8009518:	4618      	mov	r0, r3
 800951a:	f000 f859 	bl	80095d0 <prvGetNextExpireTime>
 800951e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	4619      	mov	r1, r3
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f000 f805 	bl	8009534 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800952a:	f000 f8d7 	bl	80096dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800952e:	bf00      	nop
 8009530:	e7f0      	b.n	8009514 <prvTimerTask+0x8>
	...

08009534 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800953e:	f7fe ffdf 	bl	8008500 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009542:	f107 0308 	add.w	r3, r7, #8
 8009546:	4618      	mov	r0, r3
 8009548:	f000 f866 	bl	8009618 <prvSampleTimeNow>
 800954c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d130      	bne.n	80095b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10a      	bne.n	8009570 <prvProcessTimerOrBlockTask+0x3c>
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	429a      	cmp	r2, r3
 8009560:	d806      	bhi.n	8009570 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009562:	f7fe ffdb 	bl	800851c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009566:	68f9      	ldr	r1, [r7, #12]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff ff81 	bl	8009470 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800956e:	e024      	b.n	80095ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d008      	beq.n	8009588 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009576:	4b13      	ldr	r3, [pc, #76]	@ (80095c4 <prvProcessTimerOrBlockTask+0x90>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <prvProcessTimerOrBlockTask+0x50>
 8009580:	2301      	movs	r3, #1
 8009582:	e000      	b.n	8009586 <prvProcessTimerOrBlockTask+0x52>
 8009584:	2300      	movs	r3, #0
 8009586:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009588:	4b0f      	ldr	r3, [pc, #60]	@ (80095c8 <prvProcessTimerOrBlockTask+0x94>)
 800958a:	6818      	ldr	r0, [r3, #0]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	4619      	mov	r1, r3
 8009596:	f7fe fcf1 	bl	8007f7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800959a:	f7fe ffbf 	bl	800851c <xTaskResumeAll>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10a      	bne.n	80095ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80095a4:	4b09      	ldr	r3, [pc, #36]	@ (80095cc <prvProcessTimerOrBlockTask+0x98>)
 80095a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	f3bf 8f6f 	isb	sy
}
 80095b4:	e001      	b.n	80095ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80095b6:	f7fe ffb1 	bl	800851c <xTaskResumeAll>
}
 80095ba:	bf00      	nop
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20002c48 	.word	0x20002c48
 80095c8:	20002c4c 	.word	0x20002c4c
 80095cc:	e000ed04 	.word	0xe000ed04

080095d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009614 <prvGetNextExpireTime+0x44>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d101      	bne.n	80095e6 <prvGetNextExpireTime+0x16>
 80095e2:	2201      	movs	r2, #1
 80095e4:	e000      	b.n	80095e8 <prvGetNextExpireTime+0x18>
 80095e6:	2200      	movs	r2, #0
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d105      	bne.n	8009600 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80095f4:	4b07      	ldr	r3, [pc, #28]	@ (8009614 <prvGetNextExpireTime+0x44>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	60fb      	str	r3, [r7, #12]
 80095fe:	e001      	b.n	8009604 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009604:	68fb      	ldr	r3, [r7, #12]
}
 8009606:	4618      	mov	r0, r3
 8009608:	3714      	adds	r7, #20
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	20002c44 	.word	0x20002c44

08009618 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009620:	f7ff f81a 	bl	8008658 <xTaskGetTickCount>
 8009624:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009626:	4b0b      	ldr	r3, [pc, #44]	@ (8009654 <prvSampleTimeNow+0x3c>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	429a      	cmp	r2, r3
 800962e:	d205      	bcs.n	800963c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009630:	f000 f93a 	bl	80098a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e002      	b.n	8009642 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009642:	4a04      	ldr	r2, [pc, #16]	@ (8009654 <prvSampleTimeNow+0x3c>)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009648:	68fb      	ldr	r3, [r7, #12]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	20002c54 	.word	0x20002c54

08009658 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
 8009664:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009666:	2300      	movs	r3, #0
 8009668:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009676:	68ba      	ldr	r2, [r7, #8]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	429a      	cmp	r2, r3
 800967c:	d812      	bhi.n	80096a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	1ad2      	subs	r2, r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	429a      	cmp	r2, r3
 800968a:	d302      	bcc.n	8009692 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800968c:	2301      	movs	r3, #1
 800968e:	617b      	str	r3, [r7, #20]
 8009690:	e01b      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009692:	4b10      	ldr	r3, [pc, #64]	@ (80096d4 <prvInsertTimerInActiveList+0x7c>)
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	3304      	adds	r3, #4
 800969a:	4619      	mov	r1, r3
 800969c:	4610      	mov	r0, r2
 800969e:	f7fd fbe0 	bl	8006e62 <vListInsert>
 80096a2:	e012      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d206      	bcs.n	80096ba <prvInsertTimerInActiveList+0x62>
 80096ac:	68ba      	ldr	r2, [r7, #8]
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d302      	bcc.n	80096ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80096b4:	2301      	movs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
 80096b8:	e007      	b.n	80096ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096ba:	4b07      	ldr	r3, [pc, #28]	@ (80096d8 <prvInsertTimerInActiveList+0x80>)
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	3304      	adds	r3, #4
 80096c2:	4619      	mov	r1, r3
 80096c4:	4610      	mov	r0, r2
 80096c6:	f7fd fbcc 	bl	8006e62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80096ca:	697b      	ldr	r3, [r7, #20]
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3718      	adds	r7, #24
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	20002c48 	.word	0x20002c48
 80096d8:	20002c44 	.word	0x20002c44

080096dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08e      	sub	sp, #56	@ 0x38
 80096e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096e2:	e0ce      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	da19      	bge.n	800971e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80096ea:	1d3b      	adds	r3, r7, #4
 80096ec:	3304      	adds	r3, #4
 80096ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80096f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d10b      	bne.n	800970e <prvProcessReceivedCommands+0x32>
	__asm volatile
 80096f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096fa:	f383 8811 	msr	BASEPRI, r3
 80096fe:	f3bf 8f6f 	isb	sy
 8009702:	f3bf 8f4f 	dsb	sy
 8009706:	61fb      	str	r3, [r7, #28]
}
 8009708:	bf00      	nop
 800970a:	bf00      	nop
 800970c:	e7fd      	b.n	800970a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800970e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009714:	6850      	ldr	r0, [r2, #4]
 8009716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009718:	6892      	ldr	r2, [r2, #8]
 800971a:	4611      	mov	r1, r2
 800971c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	f2c0 80ae 	blt.w	8009882 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800972a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800972c:	695b      	ldr	r3, [r3, #20]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d004      	beq.n	800973c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009734:	3304      	adds	r3, #4
 8009736:	4618      	mov	r0, r3
 8009738:	f7fd fbcc 	bl	8006ed4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800973c:	463b      	mov	r3, r7
 800973e:	4618      	mov	r0, r3
 8009740:	f7ff ff6a 	bl	8009618 <prvSampleTimeNow>
 8009744:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b09      	cmp	r3, #9
 800974a:	f200 8097 	bhi.w	800987c <prvProcessReceivedCommands+0x1a0>
 800974e:	a201      	add	r2, pc, #4	@ (adr r2, 8009754 <prvProcessReceivedCommands+0x78>)
 8009750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009754:	0800977d 	.word	0x0800977d
 8009758:	0800977d 	.word	0x0800977d
 800975c:	0800977d 	.word	0x0800977d
 8009760:	080097f3 	.word	0x080097f3
 8009764:	08009807 	.word	0x08009807
 8009768:	08009853 	.word	0x08009853
 800976c:	0800977d 	.word	0x0800977d
 8009770:	0800977d 	.word	0x0800977d
 8009774:	080097f3 	.word	0x080097f3
 8009778:	08009807 	.word	0x08009807
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800977c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009782:	f043 0301 	orr.w	r3, r3, #1
 8009786:	b2da      	uxtb	r2, r3
 8009788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800978e:	68ba      	ldr	r2, [r7, #8]
 8009790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009792:	699b      	ldr	r3, [r3, #24]
 8009794:	18d1      	adds	r1, r2, r3
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800979a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800979c:	f7ff ff5c 	bl	8009658 <prvInsertTimerInActiveList>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d06c      	beq.n	8009880 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a8:	6a1b      	ldr	r3, [r3, #32]
 80097aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097b4:	f003 0304 	and.w	r3, r3, #4
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d061      	beq.n	8009880 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c0:	699b      	ldr	r3, [r3, #24]
 80097c2:	441a      	add	r2, r3
 80097c4:	2300      	movs	r3, #0
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	2300      	movs	r3, #0
 80097ca:	2100      	movs	r1, #0
 80097cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097ce:	f7ff fe01 	bl	80093d4 <xTimerGenericCommand>
 80097d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097d4:	6a3b      	ldr	r3, [r7, #32]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d152      	bne.n	8009880 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80097da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	61bb      	str	r3, [r7, #24]
}
 80097ec:	bf00      	nop
 80097ee:	bf00      	nop
 80097f0:	e7fd      	b.n	80097ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097f8:	f023 0301 	bic.w	r3, r3, #1
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009800:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009804:	e03d      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800980c:	f043 0301 	orr.w	r3, r3, #1
 8009810:	b2da      	uxtb	r2, r3
 8009812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009814:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009818:	68ba      	ldr	r2, [r7, #8]
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800981e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009820:	699b      	ldr	r3, [r3, #24]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d10b      	bne.n	800983e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800982a:	f383 8811 	msr	BASEPRI, r3
 800982e:	f3bf 8f6f 	isb	sy
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	617b      	str	r3, [r7, #20]
}
 8009838:	bf00      	nop
 800983a:	bf00      	nop
 800983c:	e7fd      	b.n	800983a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800983e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009840:	699a      	ldr	r2, [r3, #24]
 8009842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009844:	18d1      	adds	r1, r2, r3
 8009846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800984a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800984c:	f7ff ff04 	bl	8009658 <prvInsertTimerInActiveList>
					break;
 8009850:	e017      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009858:	f003 0302 	and.w	r3, r3, #2
 800985c:	2b00      	cmp	r3, #0
 800985e:	d103      	bne.n	8009868 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009860:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009862:	f000 fc29 	bl	800a0b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009866:	e00c      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800986e:	f023 0301 	bic.w	r3, r3, #1
 8009872:	b2da      	uxtb	r2, r3
 8009874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009876:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800987a:	e002      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800987c:	bf00      	nop
 800987e:	e000      	b.n	8009882 <prvProcessReceivedCommands+0x1a6>
					break;
 8009880:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009882:	4b08      	ldr	r3, [pc, #32]	@ (80098a4 <prvProcessReceivedCommands+0x1c8>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	1d39      	adds	r1, r7, #4
 8009888:	2200      	movs	r2, #0
 800988a:	4618      	mov	r0, r3
 800988c:	f7fd ff62 	bl	8007754 <xQueueReceive>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	f47f af26 	bne.w	80096e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009898:	bf00      	nop
 800989a:	bf00      	nop
 800989c:	3730      	adds	r7, #48	@ 0x30
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	20002c4c 	.word	0x20002c4c

080098a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b088      	sub	sp, #32
 80098ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098ae:	e049      	b.n	8009944 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098b0:	4b2e      	ldr	r3, [pc, #184]	@ (800996c <prvSwitchTimerLists+0xc4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098ba:	4b2c      	ldr	r3, [pc, #176]	@ (800996c <prvSwitchTimerLists+0xc4>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	3304      	adds	r3, #4
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fd fb03 	bl	8006ed4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a1b      	ldr	r3, [r3, #32]
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098dc:	f003 0304 	and.w	r3, r3, #4
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d02f      	beq.n	8009944 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	699b      	ldr	r3, [r3, #24]
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	4413      	add	r3, r2
 80098ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d90e      	bls.n	8009914 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009902:	4b1a      	ldr	r3, [pc, #104]	@ (800996c <prvSwitchTimerLists+0xc4>)
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3304      	adds	r3, #4
 800990a:	4619      	mov	r1, r3
 800990c:	4610      	mov	r0, r2
 800990e:	f7fd faa8 	bl	8006e62 <vListInsert>
 8009912:	e017      	b.n	8009944 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009914:	2300      	movs	r3, #0
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	2300      	movs	r3, #0
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	2100      	movs	r1, #0
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f7ff fd58 	bl	80093d4 <xTimerGenericCommand>
 8009924:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d10b      	bne.n	8009944 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800992c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009930:	f383 8811 	msr	BASEPRI, r3
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	f3bf 8f4f 	dsb	sy
 800993c:	603b      	str	r3, [r7, #0]
}
 800993e:	bf00      	nop
 8009940:	bf00      	nop
 8009942:	e7fd      	b.n	8009940 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009944:	4b09      	ldr	r3, [pc, #36]	@ (800996c <prvSwitchTimerLists+0xc4>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1b0      	bne.n	80098b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800994e:	4b07      	ldr	r3, [pc, #28]	@ (800996c <prvSwitchTimerLists+0xc4>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009954:	4b06      	ldr	r3, [pc, #24]	@ (8009970 <prvSwitchTimerLists+0xc8>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a04      	ldr	r2, [pc, #16]	@ (800996c <prvSwitchTimerLists+0xc4>)
 800995a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800995c:	4a04      	ldr	r2, [pc, #16]	@ (8009970 <prvSwitchTimerLists+0xc8>)
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	6013      	str	r3, [r2, #0]
}
 8009962:	bf00      	nop
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	20002c44 	.word	0x20002c44
 8009970:	20002c48 	.word	0x20002c48

08009974 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800997a:	f000 f9ad 	bl	8009cd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800997e:	4b15      	ldr	r3, [pc, #84]	@ (80099d4 <prvCheckForValidListAndQueue+0x60>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d120      	bne.n	80099c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009986:	4814      	ldr	r0, [pc, #80]	@ (80099d8 <prvCheckForValidListAndQueue+0x64>)
 8009988:	f7fd fa1a 	bl	8006dc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800998c:	4813      	ldr	r0, [pc, #76]	@ (80099dc <prvCheckForValidListAndQueue+0x68>)
 800998e:	f7fd fa17 	bl	8006dc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009992:	4b13      	ldr	r3, [pc, #76]	@ (80099e0 <prvCheckForValidListAndQueue+0x6c>)
 8009994:	4a10      	ldr	r2, [pc, #64]	@ (80099d8 <prvCheckForValidListAndQueue+0x64>)
 8009996:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009998:	4b12      	ldr	r3, [pc, #72]	@ (80099e4 <prvCheckForValidListAndQueue+0x70>)
 800999a:	4a10      	ldr	r2, [pc, #64]	@ (80099dc <prvCheckForValidListAndQueue+0x68>)
 800999c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800999e:	2300      	movs	r3, #0
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	4b11      	ldr	r3, [pc, #68]	@ (80099e8 <prvCheckForValidListAndQueue+0x74>)
 80099a4:	4a11      	ldr	r2, [pc, #68]	@ (80099ec <prvCheckForValidListAndQueue+0x78>)
 80099a6:	2110      	movs	r1, #16
 80099a8:	200a      	movs	r0, #10
 80099aa:	f7fd fb27 	bl	8006ffc <xQueueGenericCreateStatic>
 80099ae:	4603      	mov	r3, r0
 80099b0:	4a08      	ldr	r2, [pc, #32]	@ (80099d4 <prvCheckForValidListAndQueue+0x60>)
 80099b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80099b4:	4b07      	ldr	r3, [pc, #28]	@ (80099d4 <prvCheckForValidListAndQueue+0x60>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d005      	beq.n	80099c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80099bc:	4b05      	ldr	r3, [pc, #20]	@ (80099d4 <prvCheckForValidListAndQueue+0x60>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	490b      	ldr	r1, [pc, #44]	@ (80099f0 <prvCheckForValidListAndQueue+0x7c>)
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe fa86 	bl	8007ed4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099c8:	f000 f9b8 	bl	8009d3c <vPortExitCritical>
}
 80099cc:	bf00      	nop
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20002c4c 	.word	0x20002c4c
 80099d8:	20002c1c 	.word	0x20002c1c
 80099dc:	20002c30 	.word	0x20002c30
 80099e0:	20002c44 	.word	0x20002c44
 80099e4:	20002c48 	.word	0x20002c48
 80099e8:	20002cf8 	.word	0x20002cf8
 80099ec:	20002c58 	.word	0x20002c58
 80099f0:	0800d400 	.word	0x0800d400

080099f4 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d10b      	bne.n	8009a1e <pvTimerGetTimerID+0x2a>
	__asm volatile
 8009a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a0a:	f383 8811 	msr	BASEPRI, r3
 8009a0e:	f3bf 8f6f 	isb	sy
 8009a12:	f3bf 8f4f 	dsb	sy
 8009a16:	60fb      	str	r3, [r7, #12]
}
 8009a18:	bf00      	nop
 8009a1a:	bf00      	nop
 8009a1c:	e7fd      	b.n	8009a1a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8009a1e:	f000 f95b 	bl	8009cd8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	69db      	ldr	r3, [r3, #28]
 8009a26:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8009a28:	f000 f988 	bl	8009d3c <vPortExitCritical>

	return pvReturn;
 8009a2c:	693b      	ldr	r3, [r7, #16]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3718      	adds	r7, #24
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
	...

08009a38 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b08a      	sub	sp, #40	@ 0x28
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	607a      	str	r2, [r7, #4]
 8009a44:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009a46:	f06f 0301 	mvn.w	r3, #1
 8009a4a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009a58:	4b06      	ldr	r3, [pc, #24]	@ (8009a74 <xTimerPendFunctionCallFromISR+0x3c>)
 8009a5a:	6818      	ldr	r0, [r3, #0]
 8009a5c:	f107 0114 	add.w	r1, r7, #20
 8009a60:	2300      	movs	r3, #0
 8009a62:	683a      	ldr	r2, [r7, #0]
 8009a64:	f7fd fd48 	bl	80074f8 <xQueueGenericSendFromISR>
 8009a68:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3728      	adds	r7, #40	@ 0x28
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	20002c4c 	.word	0x20002c4c

08009a78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	3b04      	subs	r3, #4
 8009a88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	3b04      	subs	r3, #4
 8009a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	f023 0201 	bic.w	r2, r3, #1
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	3b04      	subs	r3, #4
 8009aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8009adc <pxPortInitialiseStack+0x64>)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	3b14      	subs	r3, #20
 8009ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3b04      	subs	r3, #4
 8009abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f06f 0202 	mvn.w	r2, #2
 8009ac6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	3b20      	subs	r3, #32
 8009acc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009ace:	68fb      	ldr	r3, [r7, #12]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3714      	adds	r7, #20
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr
 8009adc:	08009ae1 	.word	0x08009ae1

08009ae0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009aea:	4b13      	ldr	r3, [pc, #76]	@ (8009b38 <prvTaskExitError+0x58>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009af2:	d00b      	beq.n	8009b0c <prvTaskExitError+0x2c>
	__asm volatile
 8009af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af8:	f383 8811 	msr	BASEPRI, r3
 8009afc:	f3bf 8f6f 	isb	sy
 8009b00:	f3bf 8f4f 	dsb	sy
 8009b04:	60fb      	str	r3, [r7, #12]
}
 8009b06:	bf00      	nop
 8009b08:	bf00      	nop
 8009b0a:	e7fd      	b.n	8009b08 <prvTaskExitError+0x28>
	__asm volatile
 8009b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b10:	f383 8811 	msr	BASEPRI, r3
 8009b14:	f3bf 8f6f 	isb	sy
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	60bb      	str	r3, [r7, #8]
}
 8009b1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b20:	bf00      	nop
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d0fc      	beq.n	8009b22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	2000000c 	.word	0x2000000c
 8009b3c:	00000000 	.word	0x00000000

08009b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009b40:	4b07      	ldr	r3, [pc, #28]	@ (8009b60 <pxCurrentTCBConst2>)
 8009b42:	6819      	ldr	r1, [r3, #0]
 8009b44:	6808      	ldr	r0, [r1, #0]
 8009b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b4a:	f380 8809 	msr	PSP, r0
 8009b4e:	f3bf 8f6f 	isb	sy
 8009b52:	f04f 0000 	mov.w	r0, #0
 8009b56:	f380 8811 	msr	BASEPRI, r0
 8009b5a:	4770      	bx	lr
 8009b5c:	f3af 8000 	nop.w

08009b60 <pxCurrentTCBConst2>:
 8009b60:	2000271c 	.word	0x2000271c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009b64:	bf00      	nop
 8009b66:	bf00      	nop

08009b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009b68:	4808      	ldr	r0, [pc, #32]	@ (8009b8c <prvPortStartFirstTask+0x24>)
 8009b6a:	6800      	ldr	r0, [r0, #0]
 8009b6c:	6800      	ldr	r0, [r0, #0]
 8009b6e:	f380 8808 	msr	MSP, r0
 8009b72:	f04f 0000 	mov.w	r0, #0
 8009b76:	f380 8814 	msr	CONTROL, r0
 8009b7a:	b662      	cpsie	i
 8009b7c:	b661      	cpsie	f
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	df00      	svc	0
 8009b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009b8a:	bf00      	nop
 8009b8c:	e000ed08 	.word	0xe000ed08

08009b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b086      	sub	sp, #24
 8009b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009b96:	4b47      	ldr	r3, [pc, #284]	@ (8009cb4 <xPortStartScheduler+0x124>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	4a47      	ldr	r2, [pc, #284]	@ (8009cb8 <xPortStartScheduler+0x128>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d10b      	bne.n	8009bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8009ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba4:	f383 8811 	msr	BASEPRI, r3
 8009ba8:	f3bf 8f6f 	isb	sy
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	613b      	str	r3, [r7, #16]
}
 8009bb2:	bf00      	nop
 8009bb4:	bf00      	nop
 8009bb6:	e7fd      	b.n	8009bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8009cb4 <xPortStartScheduler+0x124>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8009cbc <xPortStartScheduler+0x12c>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d10b      	bne.n	8009bda <xPortStartScheduler+0x4a>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	60fb      	str	r3, [r7, #12]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009bda:	4b39      	ldr	r3, [pc, #228]	@ (8009cc0 <xPortStartScheduler+0x130>)
 8009bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	22ff      	movs	r2, #255	@ 0xff
 8009bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	781b      	ldrb	r3, [r3, #0]
 8009bf0:	b2db      	uxtb	r3, r3
 8009bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009bf4:	78fb      	ldrb	r3, [r7, #3]
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	4b31      	ldr	r3, [pc, #196]	@ (8009cc4 <xPortStartScheduler+0x134>)
 8009c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c02:	4b31      	ldr	r3, [pc, #196]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c04:	2207      	movs	r2, #7
 8009c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c08:	e009      	b.n	8009c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	4a2d      	ldr	r2, [pc, #180]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c14:	78fb      	ldrb	r3, [r7, #3]
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	005b      	lsls	r3, r3, #1
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c1e:	78fb      	ldrb	r3, [r7, #3]
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c26:	2b80      	cmp	r3, #128	@ 0x80
 8009c28:	d0ef      	beq.n	8009c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c2a:	4b27      	ldr	r3, [pc, #156]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f1c3 0307 	rsb	r3, r3, #7
 8009c32:	2b04      	cmp	r3, #4
 8009c34:	d00b      	beq.n	8009c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	60bb      	str	r3, [r7, #8]
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	e7fd      	b.n	8009c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	021b      	lsls	r3, r3, #8
 8009c54:	4a1c      	ldr	r2, [pc, #112]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009c58:	4b1b      	ldr	r3, [pc, #108]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009c60:	4a19      	ldr	r2, [pc, #100]	@ (8009cc8 <xPortStartScheduler+0x138>)
 8009c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	b2da      	uxtb	r2, r3
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009c6c:	4b17      	ldr	r3, [pc, #92]	@ (8009ccc <xPortStartScheduler+0x13c>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a16      	ldr	r2, [pc, #88]	@ (8009ccc <xPortStartScheduler+0x13c>)
 8009c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009c78:	4b14      	ldr	r3, [pc, #80]	@ (8009ccc <xPortStartScheduler+0x13c>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a13      	ldr	r2, [pc, #76]	@ (8009ccc <xPortStartScheduler+0x13c>)
 8009c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009c84:	f000 f8da 	bl	8009e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009c88:	4b11      	ldr	r3, [pc, #68]	@ (8009cd0 <xPortStartScheduler+0x140>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009c8e:	f000 f8f9 	bl	8009e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009c92:	4b10      	ldr	r3, [pc, #64]	@ (8009cd4 <xPortStartScheduler+0x144>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a0f      	ldr	r2, [pc, #60]	@ (8009cd4 <xPortStartScheduler+0x144>)
 8009c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009c9e:	f7ff ff63 	bl	8009b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ca2:	f7fe fda3 	bl	80087ec <vTaskSwitchContext>
	prvTaskExitError();
 8009ca6:	f7ff ff1b 	bl	8009ae0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3718      	adds	r7, #24
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	e000ed00 	.word	0xe000ed00
 8009cb8:	410fc271 	.word	0x410fc271
 8009cbc:	410fc270 	.word	0x410fc270
 8009cc0:	e000e400 	.word	0xe000e400
 8009cc4:	20002d48 	.word	0x20002d48
 8009cc8:	20002d4c 	.word	0x20002d4c
 8009ccc:	e000ed20 	.word	0xe000ed20
 8009cd0:	2000000c 	.word	0x2000000c
 8009cd4:	e000ef34 	.word	0xe000ef34

08009cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8009cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce2:	f383 8811 	msr	BASEPRI, r3
 8009ce6:	f3bf 8f6f 	isb	sy
 8009cea:	f3bf 8f4f 	dsb	sy
 8009cee:	607b      	str	r3, [r7, #4]
}
 8009cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009cf2:	4b10      	ldr	r3, [pc, #64]	@ (8009d34 <vPortEnterCritical+0x5c>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8009d34 <vPortEnterCritical+0x5c>)
 8009cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8009d34 <vPortEnterCritical+0x5c>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d110      	bne.n	8009d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d04:	4b0c      	ldr	r3, [pc, #48]	@ (8009d38 <vPortEnterCritical+0x60>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d00b      	beq.n	8009d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8009d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	603b      	str	r3, [r7, #0]
}
 8009d20:	bf00      	nop
 8009d22:	bf00      	nop
 8009d24:	e7fd      	b.n	8009d22 <vPortEnterCritical+0x4a>
	}
}
 8009d26:	bf00      	nop
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop
 8009d34:	2000000c 	.word	0x2000000c
 8009d38:	e000ed04 	.word	0xe000ed04

08009d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b083      	sub	sp, #12
 8009d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d42:	4b12      	ldr	r3, [pc, #72]	@ (8009d8c <vPortExitCritical+0x50>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10b      	bne.n	8009d62 <vPortExitCritical+0x26>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	607b      	str	r3, [r7, #4]
}
 8009d5c:	bf00      	nop
 8009d5e:	bf00      	nop
 8009d60:	e7fd      	b.n	8009d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009d62:	4b0a      	ldr	r3, [pc, #40]	@ (8009d8c <vPortExitCritical+0x50>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	3b01      	subs	r3, #1
 8009d68:	4a08      	ldr	r2, [pc, #32]	@ (8009d8c <vPortExitCritical+0x50>)
 8009d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009d6c:	4b07      	ldr	r3, [pc, #28]	@ (8009d8c <vPortExitCritical+0x50>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d105      	bne.n	8009d80 <vPortExitCritical+0x44>
 8009d74:	2300      	movs	r3, #0
 8009d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	f383 8811 	msr	BASEPRI, r3
}
 8009d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009d80:	bf00      	nop
 8009d82:	370c      	adds	r7, #12
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr
 8009d8c:	2000000c 	.word	0x2000000c

08009d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009d90:	f3ef 8009 	mrs	r0, PSP
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	4b15      	ldr	r3, [pc, #84]	@ (8009df0 <pxCurrentTCBConst>)
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	f01e 0f10 	tst.w	lr, #16
 8009da0:	bf08      	it	eq
 8009da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009daa:	6010      	str	r0, [r2, #0]
 8009dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009db4:	f380 8811 	msr	BASEPRI, r0
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	f3bf 8f6f 	isb	sy
 8009dc0:	f7fe fd14 	bl	80087ec <vTaskSwitchContext>
 8009dc4:	f04f 0000 	mov.w	r0, #0
 8009dc8:	f380 8811 	msr	BASEPRI, r0
 8009dcc:	bc09      	pop	{r0, r3}
 8009dce:	6819      	ldr	r1, [r3, #0]
 8009dd0:	6808      	ldr	r0, [r1, #0]
 8009dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd6:	f01e 0f10 	tst.w	lr, #16
 8009dda:	bf08      	it	eq
 8009ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009de0:	f380 8809 	msr	PSP, r0
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	4770      	bx	lr
 8009dea:	bf00      	nop
 8009dec:	f3af 8000 	nop.w

08009df0 <pxCurrentTCBConst>:
 8009df0:	2000271c 	.word	0x2000271c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009df4:	bf00      	nop
 8009df6:	bf00      	nop

08009df8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	607b      	str	r3, [r7, #4]
}
 8009e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e12:	f7fe fc31 	bl	8008678 <xTaskIncrementTick>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d003      	beq.n	8009e24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e1c:	4b06      	ldr	r3, [pc, #24]	@ (8009e38 <xPortSysTickHandler+0x40>)
 8009e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e22:	601a      	str	r2, [r3, #0]
 8009e24:	2300      	movs	r3, #0
 8009e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	f383 8811 	msr	BASEPRI, r3
}
 8009e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e30:	bf00      	nop
 8009e32:	3708      	adds	r7, #8
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	e000ed04 	.word	0xe000ed04

08009e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009e40:	4b0b      	ldr	r3, [pc, #44]	@ (8009e70 <vPortSetupTimerInterrupt+0x34>)
 8009e42:	2200      	movs	r2, #0
 8009e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009e46:	4b0b      	ldr	r3, [pc, #44]	@ (8009e74 <vPortSetupTimerInterrupt+0x38>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009e78 <vPortSetupTimerInterrupt+0x3c>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a0a      	ldr	r2, [pc, #40]	@ (8009e7c <vPortSetupTimerInterrupt+0x40>)
 8009e52:	fba2 2303 	umull	r2, r3, r2, r3
 8009e56:	099b      	lsrs	r3, r3, #6
 8009e58:	4a09      	ldr	r2, [pc, #36]	@ (8009e80 <vPortSetupTimerInterrupt+0x44>)
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009e5e:	4b04      	ldr	r3, [pc, #16]	@ (8009e70 <vPortSetupTimerInterrupt+0x34>)
 8009e60:	2207      	movs	r2, #7
 8009e62:	601a      	str	r2, [r3, #0]
}
 8009e64:	bf00      	nop
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr
 8009e6e:	bf00      	nop
 8009e70:	e000e010 	.word	0xe000e010
 8009e74:	e000e018 	.word	0xe000e018
 8009e78:	20000000 	.word	0x20000000
 8009e7c:	10624dd3 	.word	0x10624dd3
 8009e80:	e000e014 	.word	0xe000e014

08009e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009e94 <vPortEnableVFP+0x10>
 8009e88:	6801      	ldr	r1, [r0, #0]
 8009e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009e8e:	6001      	str	r1, [r0, #0]
 8009e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009e92:	bf00      	nop
 8009e94:	e000ed88 	.word	0xe000ed88

08009e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009e9e:	f3ef 8305 	mrs	r3, IPSR
 8009ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2b0f      	cmp	r3, #15
 8009ea8:	d915      	bls.n	8009ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009eaa:	4a18      	ldr	r2, [pc, #96]	@ (8009f0c <vPortValidateInterruptPriority+0x74>)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	4413      	add	r3, r2
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009eb4:	4b16      	ldr	r3, [pc, #88]	@ (8009f10 <vPortValidateInterruptPriority+0x78>)
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	7afa      	ldrb	r2, [r7, #11]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d20b      	bcs.n	8009ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	607b      	str	r3, [r7, #4]
}
 8009ed0:	bf00      	nop
 8009ed2:	bf00      	nop
 8009ed4:	e7fd      	b.n	8009ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8009f14 <vPortValidateInterruptPriority+0x7c>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009ede:	4b0e      	ldr	r3, [pc, #56]	@ (8009f18 <vPortValidateInterruptPriority+0x80>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d90b      	bls.n	8009efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	603b      	str	r3, [r7, #0]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <vPortValidateInterruptPriority+0x62>
	}
 8009efe:	bf00      	nop
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr
 8009f0a:	bf00      	nop
 8009f0c:	e000e3f0 	.word	0xe000e3f0
 8009f10:	20002d48 	.word	0x20002d48
 8009f14:	e000ed0c 	.word	0xe000ed0c
 8009f18:	20002d4c 	.word	0x20002d4c

08009f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b08a      	sub	sp, #40	@ 0x28
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f24:	2300      	movs	r3, #0
 8009f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f28:	f7fe faea 	bl	8008500 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f2c:	4b5c      	ldr	r3, [pc, #368]	@ (800a0a0 <pvPortMalloc+0x184>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d101      	bne.n	8009f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f34:	f000 f924 	bl	800a180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f38:	4b5a      	ldr	r3, [pc, #360]	@ (800a0a4 <pvPortMalloc+0x188>)
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4013      	ands	r3, r2
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	f040 8095 	bne.w	800a070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d01e      	beq.n	8009f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009f4c:	2208      	movs	r2, #8
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4413      	add	r3, r2
 8009f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f003 0307 	and.w	r3, r3, #7
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d015      	beq.n	8009f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f023 0307 	bic.w	r3, r3, #7
 8009f64:	3308      	adds	r3, #8
 8009f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f003 0307 	and.w	r3, r3, #7
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d00b      	beq.n	8009f8a <pvPortMalloc+0x6e>
	__asm volatile
 8009f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	617b      	str	r3, [r7, #20]
}
 8009f84:	bf00      	nop
 8009f86:	bf00      	nop
 8009f88:	e7fd      	b.n	8009f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d06f      	beq.n	800a070 <pvPortMalloc+0x154>
 8009f90:	4b45      	ldr	r3, [pc, #276]	@ (800a0a8 <pvPortMalloc+0x18c>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d86a      	bhi.n	800a070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009f9a:	4b44      	ldr	r3, [pc, #272]	@ (800a0ac <pvPortMalloc+0x190>)
 8009f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009f9e:	4b43      	ldr	r3, [pc, #268]	@ (800a0ac <pvPortMalloc+0x190>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fa4:	e004      	b.n	8009fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d903      	bls.n	8009fc2 <pvPortMalloc+0xa6>
 8009fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1f1      	bne.n	8009fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009fc2:	4b37      	ldr	r3, [pc, #220]	@ (800a0a0 <pvPortMalloc+0x184>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d051      	beq.n	800a070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009fcc:	6a3b      	ldr	r3, [r7, #32]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	2208      	movs	r2, #8
 8009fd2:	4413      	add	r3, r2
 8009fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe0:	685a      	ldr	r2, [r3, #4]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	1ad2      	subs	r2, r2, r3
 8009fe6:	2308      	movs	r3, #8
 8009fe8:	005b      	lsls	r3, r3, #1
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d920      	bls.n	800a030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	4413      	add	r3, r2
 8009ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	f003 0307 	and.w	r3, r3, #7
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00b      	beq.n	800a018 <pvPortMalloc+0xfc>
	__asm volatile
 800a000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a004:	f383 8811 	msr	BASEPRI, r3
 800a008:	f3bf 8f6f 	isb	sy
 800a00c:	f3bf 8f4f 	dsb	sy
 800a010:	613b      	str	r3, [r7, #16]
}
 800a012:	bf00      	nop
 800a014:	bf00      	nop
 800a016:	e7fd      	b.n	800a014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01a:	685a      	ldr	r2, [r3, #4]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	1ad2      	subs	r2, r2, r3
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a02a:	69b8      	ldr	r0, [r7, #24]
 800a02c:	f000 f90a 	bl	800a244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a030:	4b1d      	ldr	r3, [pc, #116]	@ (800a0a8 <pvPortMalloc+0x18c>)
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	1ad3      	subs	r3, r2, r3
 800a03a:	4a1b      	ldr	r2, [pc, #108]	@ (800a0a8 <pvPortMalloc+0x18c>)
 800a03c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a03e:	4b1a      	ldr	r3, [pc, #104]	@ (800a0a8 <pvPortMalloc+0x18c>)
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	4b1b      	ldr	r3, [pc, #108]	@ (800a0b0 <pvPortMalloc+0x194>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	429a      	cmp	r2, r3
 800a048:	d203      	bcs.n	800a052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a04a:	4b17      	ldr	r3, [pc, #92]	@ (800a0a8 <pvPortMalloc+0x18c>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a18      	ldr	r2, [pc, #96]	@ (800a0b0 <pvPortMalloc+0x194>)
 800a050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	4b13      	ldr	r3, [pc, #76]	@ (800a0a4 <pvPortMalloc+0x188>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	431a      	orrs	r2, r3
 800a05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a062:	2200      	movs	r2, #0
 800a064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a066:	4b13      	ldr	r3, [pc, #76]	@ (800a0b4 <pvPortMalloc+0x198>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3301      	adds	r3, #1
 800a06c:	4a11      	ldr	r2, [pc, #68]	@ (800a0b4 <pvPortMalloc+0x198>)
 800a06e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a070:	f7fe fa54 	bl	800851c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a074:	69fb      	ldr	r3, [r7, #28]
 800a076:	f003 0307 	and.w	r3, r3, #7
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00b      	beq.n	800a096 <pvPortMalloc+0x17a>
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	60fb      	str	r3, [r7, #12]
}
 800a090:	bf00      	nop
 800a092:	bf00      	nop
 800a094:	e7fd      	b.n	800a092 <pvPortMalloc+0x176>
	return pvReturn;
 800a096:	69fb      	ldr	r3, [r7, #28]
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3728      	adds	r7, #40	@ 0x28
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}
 800a0a0:	20006958 	.word	0x20006958
 800a0a4:	2000696c 	.word	0x2000696c
 800a0a8:	2000695c 	.word	0x2000695c
 800a0ac:	20006950 	.word	0x20006950
 800a0b0:	20006960 	.word	0x20006960
 800a0b4:	20006964 	.word	0x20006964

0800a0b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d04f      	beq.n	800a16a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a0ca:	2308      	movs	r3, #8
 800a0cc:	425b      	negs	r3, r3
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	685a      	ldr	r2, [r3, #4]
 800a0dc:	4b25      	ldr	r3, [pc, #148]	@ (800a174 <vPortFree+0xbc>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4013      	ands	r3, r2
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d10b      	bne.n	800a0fe <vPortFree+0x46>
	__asm volatile
 800a0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	60fb      	str	r3, [r7, #12]
}
 800a0f8:	bf00      	nop
 800a0fa:	bf00      	nop
 800a0fc:	e7fd      	b.n	800a0fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00b      	beq.n	800a11e <vPortFree+0x66>
	__asm volatile
 800a106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10a:	f383 8811 	msr	BASEPRI, r3
 800a10e:	f3bf 8f6f 	isb	sy
 800a112:	f3bf 8f4f 	dsb	sy
 800a116:	60bb      	str	r3, [r7, #8]
}
 800a118:	bf00      	nop
 800a11a:	bf00      	nop
 800a11c:	e7fd      	b.n	800a11a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	685a      	ldr	r2, [r3, #4]
 800a122:	4b14      	ldr	r3, [pc, #80]	@ (800a174 <vPortFree+0xbc>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4013      	ands	r3, r2
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d01e      	beq.n	800a16a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d11a      	bne.n	800a16a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	685a      	ldr	r2, [r3, #4]
 800a138:	4b0e      	ldr	r3, [pc, #56]	@ (800a174 <vPortFree+0xbc>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	43db      	mvns	r3, r3
 800a13e:	401a      	ands	r2, r3
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a144:	f7fe f9dc 	bl	8008500 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	4b0a      	ldr	r3, [pc, #40]	@ (800a178 <vPortFree+0xc0>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4413      	add	r3, r2
 800a152:	4a09      	ldr	r2, [pc, #36]	@ (800a178 <vPortFree+0xc0>)
 800a154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a156:	6938      	ldr	r0, [r7, #16]
 800a158:	f000 f874 	bl	800a244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a15c:	4b07      	ldr	r3, [pc, #28]	@ (800a17c <vPortFree+0xc4>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	3301      	adds	r3, #1
 800a162:	4a06      	ldr	r2, [pc, #24]	@ (800a17c <vPortFree+0xc4>)
 800a164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a166:	f7fe f9d9 	bl	800851c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a16a:	bf00      	nop
 800a16c:	3718      	adds	r7, #24
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	2000696c 	.word	0x2000696c
 800a178:	2000695c 	.word	0x2000695c
 800a17c:	20006968 	.word	0x20006968

0800a180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a180:	b480      	push	{r7}
 800a182:	b085      	sub	sp, #20
 800a184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a186:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a18a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a18c:	4b27      	ldr	r3, [pc, #156]	@ (800a22c <prvHeapInit+0xac>)
 800a18e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f003 0307 	and.w	r3, r3, #7
 800a196:	2b00      	cmp	r3, #0
 800a198:	d00c      	beq.n	800a1b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	3307      	adds	r3, #7
 800a19e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f023 0307 	bic.w	r3, r3, #7
 800a1a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	1ad3      	subs	r3, r2, r3
 800a1ae:	4a1f      	ldr	r2, [pc, #124]	@ (800a22c <prvHeapInit+0xac>)
 800a1b0:	4413      	add	r3, r2
 800a1b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a1b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a230 <prvHeapInit+0xb0>)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a1be:	4b1c      	ldr	r3, [pc, #112]	@ (800a230 <prvHeapInit+0xb0>)
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	4413      	add	r3, r2
 800a1ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a1cc:	2208      	movs	r2, #8
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	1a9b      	subs	r3, r3, r2
 800a1d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f023 0307 	bic.w	r3, r3, #7
 800a1da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	4a15      	ldr	r2, [pc, #84]	@ (800a234 <prvHeapInit+0xb4>)
 800a1e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a1e2:	4b14      	ldr	r3, [pc, #80]	@ (800a234 <prvHeapInit+0xb4>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a1ea:	4b12      	ldr	r3, [pc, #72]	@ (800a234 <prvHeapInit+0xb4>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	1ad2      	subs	r2, r2, r3
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a200:	4b0c      	ldr	r3, [pc, #48]	@ (800a234 <prvHeapInit+0xb4>)
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	4a0a      	ldr	r2, [pc, #40]	@ (800a238 <prvHeapInit+0xb8>)
 800a20e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	4a09      	ldr	r2, [pc, #36]	@ (800a23c <prvHeapInit+0xbc>)
 800a216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a218:	4b09      	ldr	r3, [pc, #36]	@ (800a240 <prvHeapInit+0xc0>)
 800a21a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a21e:	601a      	str	r2, [r3, #0]
}
 800a220:	bf00      	nop
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	20002d50 	.word	0x20002d50
 800a230:	20006950 	.word	0x20006950
 800a234:	20006958 	.word	0x20006958
 800a238:	20006960 	.word	0x20006960
 800a23c:	2000695c 	.word	0x2000695c
 800a240:	2000696c 	.word	0x2000696c

0800a244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a244:	b480      	push	{r7}
 800a246:	b085      	sub	sp, #20
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a24c:	4b28      	ldr	r3, [pc, #160]	@ (800a2f0 <prvInsertBlockIntoFreeList+0xac>)
 800a24e:	60fb      	str	r3, [r7, #12]
 800a250:	e002      	b.n	800a258 <prvInsertBlockIntoFreeList+0x14>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	60fb      	str	r3, [r7, #12]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	687a      	ldr	r2, [r7, #4]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d8f7      	bhi.n	800a252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	68ba      	ldr	r2, [r7, #8]
 800a26c:	4413      	add	r3, r2
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	429a      	cmp	r2, r3
 800a272:	d108      	bne.n	800a286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	685a      	ldr	r2, [r3, #4]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	441a      	add	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	441a      	add	r2, r3
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	429a      	cmp	r2, r3
 800a298:	d118      	bne.n	800a2cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	4b15      	ldr	r3, [pc, #84]	@ (800a2f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d00d      	beq.n	800a2c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	441a      	add	r2, r3
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	601a      	str	r2, [r3, #0]
 800a2c0:	e008      	b.n	800a2d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a2f4 <prvInsertBlockIntoFreeList+0xb0>)
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	601a      	str	r2, [r3, #0]
 800a2ca:	e003      	b.n	800a2d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d002      	beq.n	800a2e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2e2:	bf00      	nop
 800a2e4:	3714      	adds	r7, #20
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	20006950 	.word	0x20006950
 800a2f4:	20006958 	.word	0x20006958

0800a2f8 <__cvt>:
 800a2f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2fc:	ec57 6b10 	vmov	r6, r7, d0
 800a300:	2f00      	cmp	r7, #0
 800a302:	460c      	mov	r4, r1
 800a304:	4619      	mov	r1, r3
 800a306:	463b      	mov	r3, r7
 800a308:	bfbb      	ittet	lt
 800a30a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a30e:	461f      	movlt	r7, r3
 800a310:	2300      	movge	r3, #0
 800a312:	232d      	movlt	r3, #45	@ 0x2d
 800a314:	700b      	strb	r3, [r1, #0]
 800a316:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a318:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a31c:	4691      	mov	r9, r2
 800a31e:	f023 0820 	bic.w	r8, r3, #32
 800a322:	bfbc      	itt	lt
 800a324:	4632      	movlt	r2, r6
 800a326:	4616      	movlt	r6, r2
 800a328:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a32c:	d005      	beq.n	800a33a <__cvt+0x42>
 800a32e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a332:	d100      	bne.n	800a336 <__cvt+0x3e>
 800a334:	3401      	adds	r4, #1
 800a336:	2102      	movs	r1, #2
 800a338:	e000      	b.n	800a33c <__cvt+0x44>
 800a33a:	2103      	movs	r1, #3
 800a33c:	ab03      	add	r3, sp, #12
 800a33e:	9301      	str	r3, [sp, #4]
 800a340:	ab02      	add	r3, sp, #8
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	ec47 6b10 	vmov	d0, r6, r7
 800a348:	4653      	mov	r3, sl
 800a34a:	4622      	mov	r2, r4
 800a34c:	f000 fe64 	bl	800b018 <_dtoa_r>
 800a350:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a354:	4605      	mov	r5, r0
 800a356:	d119      	bne.n	800a38c <__cvt+0x94>
 800a358:	f019 0f01 	tst.w	r9, #1
 800a35c:	d00e      	beq.n	800a37c <__cvt+0x84>
 800a35e:	eb00 0904 	add.w	r9, r0, r4
 800a362:	2200      	movs	r2, #0
 800a364:	2300      	movs	r3, #0
 800a366:	4630      	mov	r0, r6
 800a368:	4639      	mov	r1, r7
 800a36a:	f7f6 fbad 	bl	8000ac8 <__aeabi_dcmpeq>
 800a36e:	b108      	cbz	r0, 800a374 <__cvt+0x7c>
 800a370:	f8cd 900c 	str.w	r9, [sp, #12]
 800a374:	2230      	movs	r2, #48	@ 0x30
 800a376:	9b03      	ldr	r3, [sp, #12]
 800a378:	454b      	cmp	r3, r9
 800a37a:	d31e      	bcc.n	800a3ba <__cvt+0xc2>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a380:	1b5b      	subs	r3, r3, r5
 800a382:	4628      	mov	r0, r5
 800a384:	6013      	str	r3, [r2, #0]
 800a386:	b004      	add	sp, #16
 800a388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a390:	eb00 0904 	add.w	r9, r0, r4
 800a394:	d1e5      	bne.n	800a362 <__cvt+0x6a>
 800a396:	7803      	ldrb	r3, [r0, #0]
 800a398:	2b30      	cmp	r3, #48	@ 0x30
 800a39a:	d10a      	bne.n	800a3b2 <__cvt+0xba>
 800a39c:	2200      	movs	r2, #0
 800a39e:	2300      	movs	r3, #0
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	f7f6 fb90 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3a8:	b918      	cbnz	r0, 800a3b2 <__cvt+0xba>
 800a3aa:	f1c4 0401 	rsb	r4, r4, #1
 800a3ae:	f8ca 4000 	str.w	r4, [sl]
 800a3b2:	f8da 3000 	ldr.w	r3, [sl]
 800a3b6:	4499      	add	r9, r3
 800a3b8:	e7d3      	b.n	800a362 <__cvt+0x6a>
 800a3ba:	1c59      	adds	r1, r3, #1
 800a3bc:	9103      	str	r1, [sp, #12]
 800a3be:	701a      	strb	r2, [r3, #0]
 800a3c0:	e7d9      	b.n	800a376 <__cvt+0x7e>

0800a3c2 <__exponent>:
 800a3c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	bfba      	itte	lt
 800a3c8:	4249      	neglt	r1, r1
 800a3ca:	232d      	movlt	r3, #45	@ 0x2d
 800a3cc:	232b      	movge	r3, #43	@ 0x2b
 800a3ce:	2909      	cmp	r1, #9
 800a3d0:	7002      	strb	r2, [r0, #0]
 800a3d2:	7043      	strb	r3, [r0, #1]
 800a3d4:	dd29      	ble.n	800a42a <__exponent+0x68>
 800a3d6:	f10d 0307 	add.w	r3, sp, #7
 800a3da:	461d      	mov	r5, r3
 800a3dc:	270a      	movs	r7, #10
 800a3de:	461a      	mov	r2, r3
 800a3e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3e4:	fb07 1416 	mls	r4, r7, r6, r1
 800a3e8:	3430      	adds	r4, #48	@ 0x30
 800a3ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	2c63      	cmp	r4, #99	@ 0x63
 800a3f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	dcf1      	bgt.n	800a3de <__exponent+0x1c>
 800a3fa:	3130      	adds	r1, #48	@ 0x30
 800a3fc:	1e94      	subs	r4, r2, #2
 800a3fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a402:	1c41      	adds	r1, r0, #1
 800a404:	4623      	mov	r3, r4
 800a406:	42ab      	cmp	r3, r5
 800a408:	d30a      	bcc.n	800a420 <__exponent+0x5e>
 800a40a:	f10d 0309 	add.w	r3, sp, #9
 800a40e:	1a9b      	subs	r3, r3, r2
 800a410:	42ac      	cmp	r4, r5
 800a412:	bf88      	it	hi
 800a414:	2300      	movhi	r3, #0
 800a416:	3302      	adds	r3, #2
 800a418:	4403      	add	r3, r0
 800a41a:	1a18      	subs	r0, r3, r0
 800a41c:	b003      	add	sp, #12
 800a41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a420:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a424:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a428:	e7ed      	b.n	800a406 <__exponent+0x44>
 800a42a:	2330      	movs	r3, #48	@ 0x30
 800a42c:	3130      	adds	r1, #48	@ 0x30
 800a42e:	7083      	strb	r3, [r0, #2]
 800a430:	70c1      	strb	r1, [r0, #3]
 800a432:	1d03      	adds	r3, r0, #4
 800a434:	e7f1      	b.n	800a41a <__exponent+0x58>
	...

0800a438 <_printf_float>:
 800a438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43c:	b08d      	sub	sp, #52	@ 0x34
 800a43e:	460c      	mov	r4, r1
 800a440:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a444:	4616      	mov	r6, r2
 800a446:	461f      	mov	r7, r3
 800a448:	4605      	mov	r5, r0
 800a44a:	f000 fcdb 	bl	800ae04 <_localeconv_r>
 800a44e:	6803      	ldr	r3, [r0, #0]
 800a450:	9304      	str	r3, [sp, #16]
 800a452:	4618      	mov	r0, r3
 800a454:	f7f5 ff0c 	bl	8000270 <strlen>
 800a458:	2300      	movs	r3, #0
 800a45a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a45c:	f8d8 3000 	ldr.w	r3, [r8]
 800a460:	9005      	str	r0, [sp, #20]
 800a462:	3307      	adds	r3, #7
 800a464:	f023 0307 	bic.w	r3, r3, #7
 800a468:	f103 0208 	add.w	r2, r3, #8
 800a46c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a470:	f8d4 b000 	ldr.w	fp, [r4]
 800a474:	f8c8 2000 	str.w	r2, [r8]
 800a478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a47c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a480:	9307      	str	r3, [sp, #28]
 800a482:	f8cd 8018 	str.w	r8, [sp, #24]
 800a486:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a48a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a48e:	4b9c      	ldr	r3, [pc, #624]	@ (800a700 <_printf_float+0x2c8>)
 800a490:	f04f 32ff 	mov.w	r2, #4294967295
 800a494:	f7f6 fb4a 	bl	8000b2c <__aeabi_dcmpun>
 800a498:	bb70      	cbnz	r0, 800a4f8 <_printf_float+0xc0>
 800a49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49e:	4b98      	ldr	r3, [pc, #608]	@ (800a700 <_printf_float+0x2c8>)
 800a4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a4:	f7f6 fb24 	bl	8000af0 <__aeabi_dcmple>
 800a4a8:	bb30      	cbnz	r0, 800a4f8 <_printf_float+0xc0>
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	f7f6 fb13 	bl	8000adc <__aeabi_dcmplt>
 800a4b6:	b110      	cbz	r0, 800a4be <_printf_float+0x86>
 800a4b8:	232d      	movs	r3, #45	@ 0x2d
 800a4ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4be:	4a91      	ldr	r2, [pc, #580]	@ (800a704 <_printf_float+0x2cc>)
 800a4c0:	4b91      	ldr	r3, [pc, #580]	@ (800a708 <_printf_float+0x2d0>)
 800a4c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4c6:	bf94      	ite	ls
 800a4c8:	4690      	movls	r8, r2
 800a4ca:	4698      	movhi	r8, r3
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	6123      	str	r3, [r4, #16]
 800a4d0:	f02b 0304 	bic.w	r3, fp, #4
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	f04f 0900 	mov.w	r9, #0
 800a4da:	9700      	str	r7, [sp, #0]
 800a4dc:	4633      	mov	r3, r6
 800a4de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4e0:	4621      	mov	r1, r4
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f000 f9d2 	bl	800a88c <_printf_common>
 800a4e8:	3001      	adds	r0, #1
 800a4ea:	f040 808d 	bne.w	800a608 <_printf_float+0x1d0>
 800a4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f2:	b00d      	add	sp, #52	@ 0x34
 800a4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f8:	4642      	mov	r2, r8
 800a4fa:	464b      	mov	r3, r9
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4649      	mov	r1, r9
 800a500:	f7f6 fb14 	bl	8000b2c <__aeabi_dcmpun>
 800a504:	b140      	cbz	r0, 800a518 <_printf_float+0xe0>
 800a506:	464b      	mov	r3, r9
 800a508:	2b00      	cmp	r3, #0
 800a50a:	bfbc      	itt	lt
 800a50c:	232d      	movlt	r3, #45	@ 0x2d
 800a50e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a512:	4a7e      	ldr	r2, [pc, #504]	@ (800a70c <_printf_float+0x2d4>)
 800a514:	4b7e      	ldr	r3, [pc, #504]	@ (800a710 <_printf_float+0x2d8>)
 800a516:	e7d4      	b.n	800a4c2 <_printf_float+0x8a>
 800a518:	6863      	ldr	r3, [r4, #4]
 800a51a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a51e:	9206      	str	r2, [sp, #24]
 800a520:	1c5a      	adds	r2, r3, #1
 800a522:	d13b      	bne.n	800a59c <_printf_float+0x164>
 800a524:	2306      	movs	r3, #6
 800a526:	6063      	str	r3, [r4, #4]
 800a528:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a52c:	2300      	movs	r3, #0
 800a52e:	6022      	str	r2, [r4, #0]
 800a530:	9303      	str	r3, [sp, #12]
 800a532:	ab0a      	add	r3, sp, #40	@ 0x28
 800a534:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a538:	ab09      	add	r3, sp, #36	@ 0x24
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	6861      	ldr	r1, [r4, #4]
 800a53e:	ec49 8b10 	vmov	d0, r8, r9
 800a542:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a546:	4628      	mov	r0, r5
 800a548:	f7ff fed6 	bl	800a2f8 <__cvt>
 800a54c:	9b06      	ldr	r3, [sp, #24]
 800a54e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a550:	2b47      	cmp	r3, #71	@ 0x47
 800a552:	4680      	mov	r8, r0
 800a554:	d129      	bne.n	800a5aa <_printf_float+0x172>
 800a556:	1cc8      	adds	r0, r1, #3
 800a558:	db02      	blt.n	800a560 <_printf_float+0x128>
 800a55a:	6863      	ldr	r3, [r4, #4]
 800a55c:	4299      	cmp	r1, r3
 800a55e:	dd41      	ble.n	800a5e4 <_printf_float+0x1ac>
 800a560:	f1aa 0a02 	sub.w	sl, sl, #2
 800a564:	fa5f fa8a 	uxtb.w	sl, sl
 800a568:	3901      	subs	r1, #1
 800a56a:	4652      	mov	r2, sl
 800a56c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a570:	9109      	str	r1, [sp, #36]	@ 0x24
 800a572:	f7ff ff26 	bl	800a3c2 <__exponent>
 800a576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a578:	1813      	adds	r3, r2, r0
 800a57a:	2a01      	cmp	r2, #1
 800a57c:	4681      	mov	r9, r0
 800a57e:	6123      	str	r3, [r4, #16]
 800a580:	dc02      	bgt.n	800a588 <_printf_float+0x150>
 800a582:	6822      	ldr	r2, [r4, #0]
 800a584:	07d2      	lsls	r2, r2, #31
 800a586:	d501      	bpl.n	800a58c <_printf_float+0x154>
 800a588:	3301      	adds	r3, #1
 800a58a:	6123      	str	r3, [r4, #16]
 800a58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a590:	2b00      	cmp	r3, #0
 800a592:	d0a2      	beq.n	800a4da <_printf_float+0xa2>
 800a594:	232d      	movs	r3, #45	@ 0x2d
 800a596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a59a:	e79e      	b.n	800a4da <_printf_float+0xa2>
 800a59c:	9a06      	ldr	r2, [sp, #24]
 800a59e:	2a47      	cmp	r2, #71	@ 0x47
 800a5a0:	d1c2      	bne.n	800a528 <_printf_float+0xf0>
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1c0      	bne.n	800a528 <_printf_float+0xf0>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e7bd      	b.n	800a526 <_printf_float+0xee>
 800a5aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5ae:	d9db      	bls.n	800a568 <_printf_float+0x130>
 800a5b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5b4:	d118      	bne.n	800a5e8 <_printf_float+0x1b0>
 800a5b6:	2900      	cmp	r1, #0
 800a5b8:	6863      	ldr	r3, [r4, #4]
 800a5ba:	dd0b      	ble.n	800a5d4 <_printf_float+0x19c>
 800a5bc:	6121      	str	r1, [r4, #16]
 800a5be:	b913      	cbnz	r3, 800a5c6 <_printf_float+0x18e>
 800a5c0:	6822      	ldr	r2, [r4, #0]
 800a5c2:	07d0      	lsls	r0, r2, #31
 800a5c4:	d502      	bpl.n	800a5cc <_printf_float+0x194>
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	440b      	add	r3, r1
 800a5ca:	6123      	str	r3, [r4, #16]
 800a5cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5ce:	f04f 0900 	mov.w	r9, #0
 800a5d2:	e7db      	b.n	800a58c <_printf_float+0x154>
 800a5d4:	b913      	cbnz	r3, 800a5dc <_printf_float+0x1a4>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	07d2      	lsls	r2, r2, #31
 800a5da:	d501      	bpl.n	800a5e0 <_printf_float+0x1a8>
 800a5dc:	3302      	adds	r3, #2
 800a5de:	e7f4      	b.n	800a5ca <_printf_float+0x192>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e7f2      	b.n	800a5ca <_printf_float+0x192>
 800a5e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5ea:	4299      	cmp	r1, r3
 800a5ec:	db05      	blt.n	800a5fa <_printf_float+0x1c2>
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	6121      	str	r1, [r4, #16]
 800a5f2:	07d8      	lsls	r0, r3, #31
 800a5f4:	d5ea      	bpl.n	800a5cc <_printf_float+0x194>
 800a5f6:	1c4b      	adds	r3, r1, #1
 800a5f8:	e7e7      	b.n	800a5ca <_printf_float+0x192>
 800a5fa:	2900      	cmp	r1, #0
 800a5fc:	bfd4      	ite	le
 800a5fe:	f1c1 0202 	rsble	r2, r1, #2
 800a602:	2201      	movgt	r2, #1
 800a604:	4413      	add	r3, r2
 800a606:	e7e0      	b.n	800a5ca <_printf_float+0x192>
 800a608:	6823      	ldr	r3, [r4, #0]
 800a60a:	055a      	lsls	r2, r3, #21
 800a60c:	d407      	bmi.n	800a61e <_printf_float+0x1e6>
 800a60e:	6923      	ldr	r3, [r4, #16]
 800a610:	4642      	mov	r2, r8
 800a612:	4631      	mov	r1, r6
 800a614:	4628      	mov	r0, r5
 800a616:	47b8      	blx	r7
 800a618:	3001      	adds	r0, #1
 800a61a:	d12b      	bne.n	800a674 <_printf_float+0x23c>
 800a61c:	e767      	b.n	800a4ee <_printf_float+0xb6>
 800a61e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a622:	f240 80dd 	bls.w	800a7e0 <_printf_float+0x3a8>
 800a626:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a62a:	2200      	movs	r2, #0
 800a62c:	2300      	movs	r3, #0
 800a62e:	f7f6 fa4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a632:	2800      	cmp	r0, #0
 800a634:	d033      	beq.n	800a69e <_printf_float+0x266>
 800a636:	4a37      	ldr	r2, [pc, #220]	@ (800a714 <_printf_float+0x2dc>)
 800a638:	2301      	movs	r3, #1
 800a63a:	4631      	mov	r1, r6
 800a63c:	4628      	mov	r0, r5
 800a63e:	47b8      	blx	r7
 800a640:	3001      	adds	r0, #1
 800a642:	f43f af54 	beq.w	800a4ee <_printf_float+0xb6>
 800a646:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a64a:	4543      	cmp	r3, r8
 800a64c:	db02      	blt.n	800a654 <_printf_float+0x21c>
 800a64e:	6823      	ldr	r3, [r4, #0]
 800a650:	07d8      	lsls	r0, r3, #31
 800a652:	d50f      	bpl.n	800a674 <_printf_float+0x23c>
 800a654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a658:	4631      	mov	r1, r6
 800a65a:	4628      	mov	r0, r5
 800a65c:	47b8      	blx	r7
 800a65e:	3001      	adds	r0, #1
 800a660:	f43f af45 	beq.w	800a4ee <_printf_float+0xb6>
 800a664:	f04f 0900 	mov.w	r9, #0
 800a668:	f108 38ff 	add.w	r8, r8, #4294967295
 800a66c:	f104 0a1a 	add.w	sl, r4, #26
 800a670:	45c8      	cmp	r8, r9
 800a672:	dc09      	bgt.n	800a688 <_printf_float+0x250>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	079b      	lsls	r3, r3, #30
 800a678:	f100 8103 	bmi.w	800a882 <_printf_float+0x44a>
 800a67c:	68e0      	ldr	r0, [r4, #12]
 800a67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a680:	4298      	cmp	r0, r3
 800a682:	bfb8      	it	lt
 800a684:	4618      	movlt	r0, r3
 800a686:	e734      	b.n	800a4f2 <_printf_float+0xba>
 800a688:	2301      	movs	r3, #1
 800a68a:	4652      	mov	r2, sl
 800a68c:	4631      	mov	r1, r6
 800a68e:	4628      	mov	r0, r5
 800a690:	47b8      	blx	r7
 800a692:	3001      	adds	r0, #1
 800a694:	f43f af2b 	beq.w	800a4ee <_printf_float+0xb6>
 800a698:	f109 0901 	add.w	r9, r9, #1
 800a69c:	e7e8      	b.n	800a670 <_printf_float+0x238>
 800a69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	dc39      	bgt.n	800a718 <_printf_float+0x2e0>
 800a6a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a714 <_printf_float+0x2dc>)
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	4631      	mov	r1, r6
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	47b8      	blx	r7
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	f43f af1d 	beq.w	800a4ee <_printf_float+0xb6>
 800a6b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6b8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6bc:	d102      	bne.n	800a6c4 <_printf_float+0x28c>
 800a6be:	6823      	ldr	r3, [r4, #0]
 800a6c0:	07d9      	lsls	r1, r3, #31
 800a6c2:	d5d7      	bpl.n	800a674 <_printf_float+0x23c>
 800a6c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6c8:	4631      	mov	r1, r6
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	47b8      	blx	r7
 800a6ce:	3001      	adds	r0, #1
 800a6d0:	f43f af0d 	beq.w	800a4ee <_printf_float+0xb6>
 800a6d4:	f04f 0a00 	mov.w	sl, #0
 800a6d8:	f104 0b1a 	add.w	fp, r4, #26
 800a6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6de:	425b      	negs	r3, r3
 800a6e0:	4553      	cmp	r3, sl
 800a6e2:	dc01      	bgt.n	800a6e8 <_printf_float+0x2b0>
 800a6e4:	464b      	mov	r3, r9
 800a6e6:	e793      	b.n	800a610 <_printf_float+0x1d8>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	465a      	mov	r2, fp
 800a6ec:	4631      	mov	r1, r6
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	47b8      	blx	r7
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	f43f aefb 	beq.w	800a4ee <_printf_float+0xb6>
 800a6f8:	f10a 0a01 	add.w	sl, sl, #1
 800a6fc:	e7ee      	b.n	800a6dc <_printf_float+0x2a4>
 800a6fe:	bf00      	nop
 800a700:	7fefffff 	.word	0x7fefffff
 800a704:	0800d470 	.word	0x0800d470
 800a708:	0800d474 	.word	0x0800d474
 800a70c:	0800d478 	.word	0x0800d478
 800a710:	0800d47c 	.word	0x0800d47c
 800a714:	0800d480 	.word	0x0800d480
 800a718:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a71a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a71e:	4553      	cmp	r3, sl
 800a720:	bfa8      	it	ge
 800a722:	4653      	movge	r3, sl
 800a724:	2b00      	cmp	r3, #0
 800a726:	4699      	mov	r9, r3
 800a728:	dc36      	bgt.n	800a798 <_printf_float+0x360>
 800a72a:	f04f 0b00 	mov.w	fp, #0
 800a72e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a732:	f104 021a 	add.w	r2, r4, #26
 800a736:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a738:	9306      	str	r3, [sp, #24]
 800a73a:	eba3 0309 	sub.w	r3, r3, r9
 800a73e:	455b      	cmp	r3, fp
 800a740:	dc31      	bgt.n	800a7a6 <_printf_float+0x36e>
 800a742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a744:	459a      	cmp	sl, r3
 800a746:	dc3a      	bgt.n	800a7be <_printf_float+0x386>
 800a748:	6823      	ldr	r3, [r4, #0]
 800a74a:	07da      	lsls	r2, r3, #31
 800a74c:	d437      	bmi.n	800a7be <_printf_float+0x386>
 800a74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a750:	ebaa 0903 	sub.w	r9, sl, r3
 800a754:	9b06      	ldr	r3, [sp, #24]
 800a756:	ebaa 0303 	sub.w	r3, sl, r3
 800a75a:	4599      	cmp	r9, r3
 800a75c:	bfa8      	it	ge
 800a75e:	4699      	movge	r9, r3
 800a760:	f1b9 0f00 	cmp.w	r9, #0
 800a764:	dc33      	bgt.n	800a7ce <_printf_float+0x396>
 800a766:	f04f 0800 	mov.w	r8, #0
 800a76a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a76e:	f104 0b1a 	add.w	fp, r4, #26
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	ebaa 0303 	sub.w	r3, sl, r3
 800a778:	eba3 0309 	sub.w	r3, r3, r9
 800a77c:	4543      	cmp	r3, r8
 800a77e:	f77f af79 	ble.w	800a674 <_printf_float+0x23c>
 800a782:	2301      	movs	r3, #1
 800a784:	465a      	mov	r2, fp
 800a786:	4631      	mov	r1, r6
 800a788:	4628      	mov	r0, r5
 800a78a:	47b8      	blx	r7
 800a78c:	3001      	adds	r0, #1
 800a78e:	f43f aeae 	beq.w	800a4ee <_printf_float+0xb6>
 800a792:	f108 0801 	add.w	r8, r8, #1
 800a796:	e7ec      	b.n	800a772 <_printf_float+0x33a>
 800a798:	4642      	mov	r2, r8
 800a79a:	4631      	mov	r1, r6
 800a79c:	4628      	mov	r0, r5
 800a79e:	47b8      	blx	r7
 800a7a0:	3001      	adds	r0, #1
 800a7a2:	d1c2      	bne.n	800a72a <_printf_float+0x2f2>
 800a7a4:	e6a3      	b.n	800a4ee <_printf_float+0xb6>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	9206      	str	r2, [sp, #24]
 800a7ae:	47b8      	blx	r7
 800a7b0:	3001      	adds	r0, #1
 800a7b2:	f43f ae9c 	beq.w	800a4ee <_printf_float+0xb6>
 800a7b6:	9a06      	ldr	r2, [sp, #24]
 800a7b8:	f10b 0b01 	add.w	fp, fp, #1
 800a7bc:	e7bb      	b.n	800a736 <_printf_float+0x2fe>
 800a7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	47b8      	blx	r7
 800a7c8:	3001      	adds	r0, #1
 800a7ca:	d1c0      	bne.n	800a74e <_printf_float+0x316>
 800a7cc:	e68f      	b.n	800a4ee <_printf_float+0xb6>
 800a7ce:	9a06      	ldr	r2, [sp, #24]
 800a7d0:	464b      	mov	r3, r9
 800a7d2:	4442      	add	r2, r8
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	47b8      	blx	r7
 800a7da:	3001      	adds	r0, #1
 800a7dc:	d1c3      	bne.n	800a766 <_printf_float+0x32e>
 800a7de:	e686      	b.n	800a4ee <_printf_float+0xb6>
 800a7e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7e4:	f1ba 0f01 	cmp.w	sl, #1
 800a7e8:	dc01      	bgt.n	800a7ee <_printf_float+0x3b6>
 800a7ea:	07db      	lsls	r3, r3, #31
 800a7ec:	d536      	bpl.n	800a85c <_printf_float+0x424>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	4642      	mov	r2, r8
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	f43f ae78 	beq.w	800a4ee <_printf_float+0xb6>
 800a7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a802:	4631      	mov	r1, r6
 800a804:	4628      	mov	r0, r5
 800a806:	47b8      	blx	r7
 800a808:	3001      	adds	r0, #1
 800a80a:	f43f ae70 	beq.w	800a4ee <_printf_float+0xb6>
 800a80e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a812:	2200      	movs	r2, #0
 800a814:	2300      	movs	r3, #0
 800a816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a81a:	f7f6 f955 	bl	8000ac8 <__aeabi_dcmpeq>
 800a81e:	b9c0      	cbnz	r0, 800a852 <_printf_float+0x41a>
 800a820:	4653      	mov	r3, sl
 800a822:	f108 0201 	add.w	r2, r8, #1
 800a826:	4631      	mov	r1, r6
 800a828:	4628      	mov	r0, r5
 800a82a:	47b8      	blx	r7
 800a82c:	3001      	adds	r0, #1
 800a82e:	d10c      	bne.n	800a84a <_printf_float+0x412>
 800a830:	e65d      	b.n	800a4ee <_printf_float+0xb6>
 800a832:	2301      	movs	r3, #1
 800a834:	465a      	mov	r2, fp
 800a836:	4631      	mov	r1, r6
 800a838:	4628      	mov	r0, r5
 800a83a:	47b8      	blx	r7
 800a83c:	3001      	adds	r0, #1
 800a83e:	f43f ae56 	beq.w	800a4ee <_printf_float+0xb6>
 800a842:	f108 0801 	add.w	r8, r8, #1
 800a846:	45d0      	cmp	r8, sl
 800a848:	dbf3      	blt.n	800a832 <_printf_float+0x3fa>
 800a84a:	464b      	mov	r3, r9
 800a84c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a850:	e6df      	b.n	800a612 <_printf_float+0x1da>
 800a852:	f04f 0800 	mov.w	r8, #0
 800a856:	f104 0b1a 	add.w	fp, r4, #26
 800a85a:	e7f4      	b.n	800a846 <_printf_float+0x40e>
 800a85c:	2301      	movs	r3, #1
 800a85e:	4642      	mov	r2, r8
 800a860:	e7e1      	b.n	800a826 <_printf_float+0x3ee>
 800a862:	2301      	movs	r3, #1
 800a864:	464a      	mov	r2, r9
 800a866:	4631      	mov	r1, r6
 800a868:	4628      	mov	r0, r5
 800a86a:	47b8      	blx	r7
 800a86c:	3001      	adds	r0, #1
 800a86e:	f43f ae3e 	beq.w	800a4ee <_printf_float+0xb6>
 800a872:	f108 0801 	add.w	r8, r8, #1
 800a876:	68e3      	ldr	r3, [r4, #12]
 800a878:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a87a:	1a5b      	subs	r3, r3, r1
 800a87c:	4543      	cmp	r3, r8
 800a87e:	dcf0      	bgt.n	800a862 <_printf_float+0x42a>
 800a880:	e6fc      	b.n	800a67c <_printf_float+0x244>
 800a882:	f04f 0800 	mov.w	r8, #0
 800a886:	f104 0919 	add.w	r9, r4, #25
 800a88a:	e7f4      	b.n	800a876 <_printf_float+0x43e>

0800a88c <_printf_common>:
 800a88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a890:	4616      	mov	r6, r2
 800a892:	4698      	mov	r8, r3
 800a894:	688a      	ldr	r2, [r1, #8]
 800a896:	690b      	ldr	r3, [r1, #16]
 800a898:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a89c:	4293      	cmp	r3, r2
 800a89e:	bfb8      	it	lt
 800a8a0:	4613      	movlt	r3, r2
 800a8a2:	6033      	str	r3, [r6, #0]
 800a8a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8a8:	4607      	mov	r7, r0
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	b10a      	cbz	r2, 800a8b2 <_printf_common+0x26>
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	6033      	str	r3, [r6, #0]
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	0699      	lsls	r1, r3, #26
 800a8b6:	bf42      	ittt	mi
 800a8b8:	6833      	ldrmi	r3, [r6, #0]
 800a8ba:	3302      	addmi	r3, #2
 800a8bc:	6033      	strmi	r3, [r6, #0]
 800a8be:	6825      	ldr	r5, [r4, #0]
 800a8c0:	f015 0506 	ands.w	r5, r5, #6
 800a8c4:	d106      	bne.n	800a8d4 <_printf_common+0x48>
 800a8c6:	f104 0a19 	add.w	sl, r4, #25
 800a8ca:	68e3      	ldr	r3, [r4, #12]
 800a8cc:	6832      	ldr	r2, [r6, #0]
 800a8ce:	1a9b      	subs	r3, r3, r2
 800a8d0:	42ab      	cmp	r3, r5
 800a8d2:	dc26      	bgt.n	800a922 <_printf_common+0x96>
 800a8d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8d8:	6822      	ldr	r2, [r4, #0]
 800a8da:	3b00      	subs	r3, #0
 800a8dc:	bf18      	it	ne
 800a8de:	2301      	movne	r3, #1
 800a8e0:	0692      	lsls	r2, r2, #26
 800a8e2:	d42b      	bmi.n	800a93c <_printf_common+0xb0>
 800a8e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8e8:	4641      	mov	r1, r8
 800a8ea:	4638      	mov	r0, r7
 800a8ec:	47c8      	blx	r9
 800a8ee:	3001      	adds	r0, #1
 800a8f0:	d01e      	beq.n	800a930 <_printf_common+0xa4>
 800a8f2:	6823      	ldr	r3, [r4, #0]
 800a8f4:	6922      	ldr	r2, [r4, #16]
 800a8f6:	f003 0306 	and.w	r3, r3, #6
 800a8fa:	2b04      	cmp	r3, #4
 800a8fc:	bf02      	ittt	eq
 800a8fe:	68e5      	ldreq	r5, [r4, #12]
 800a900:	6833      	ldreq	r3, [r6, #0]
 800a902:	1aed      	subeq	r5, r5, r3
 800a904:	68a3      	ldr	r3, [r4, #8]
 800a906:	bf0c      	ite	eq
 800a908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a90c:	2500      	movne	r5, #0
 800a90e:	4293      	cmp	r3, r2
 800a910:	bfc4      	itt	gt
 800a912:	1a9b      	subgt	r3, r3, r2
 800a914:	18ed      	addgt	r5, r5, r3
 800a916:	2600      	movs	r6, #0
 800a918:	341a      	adds	r4, #26
 800a91a:	42b5      	cmp	r5, r6
 800a91c:	d11a      	bne.n	800a954 <_printf_common+0xc8>
 800a91e:	2000      	movs	r0, #0
 800a920:	e008      	b.n	800a934 <_printf_common+0xa8>
 800a922:	2301      	movs	r3, #1
 800a924:	4652      	mov	r2, sl
 800a926:	4641      	mov	r1, r8
 800a928:	4638      	mov	r0, r7
 800a92a:	47c8      	blx	r9
 800a92c:	3001      	adds	r0, #1
 800a92e:	d103      	bne.n	800a938 <_printf_common+0xac>
 800a930:	f04f 30ff 	mov.w	r0, #4294967295
 800a934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a938:	3501      	adds	r5, #1
 800a93a:	e7c6      	b.n	800a8ca <_printf_common+0x3e>
 800a93c:	18e1      	adds	r1, r4, r3
 800a93e:	1c5a      	adds	r2, r3, #1
 800a940:	2030      	movs	r0, #48	@ 0x30
 800a942:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a946:	4422      	add	r2, r4
 800a948:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a94c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a950:	3302      	adds	r3, #2
 800a952:	e7c7      	b.n	800a8e4 <_printf_common+0x58>
 800a954:	2301      	movs	r3, #1
 800a956:	4622      	mov	r2, r4
 800a958:	4641      	mov	r1, r8
 800a95a:	4638      	mov	r0, r7
 800a95c:	47c8      	blx	r9
 800a95e:	3001      	adds	r0, #1
 800a960:	d0e6      	beq.n	800a930 <_printf_common+0xa4>
 800a962:	3601      	adds	r6, #1
 800a964:	e7d9      	b.n	800a91a <_printf_common+0x8e>
	...

0800a968 <_printf_i>:
 800a968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a96c:	7e0f      	ldrb	r7, [r1, #24]
 800a96e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a970:	2f78      	cmp	r7, #120	@ 0x78
 800a972:	4691      	mov	r9, r2
 800a974:	4680      	mov	r8, r0
 800a976:	460c      	mov	r4, r1
 800a978:	469a      	mov	sl, r3
 800a97a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a97e:	d807      	bhi.n	800a990 <_printf_i+0x28>
 800a980:	2f62      	cmp	r7, #98	@ 0x62
 800a982:	d80a      	bhi.n	800a99a <_printf_i+0x32>
 800a984:	2f00      	cmp	r7, #0
 800a986:	f000 80d2 	beq.w	800ab2e <_printf_i+0x1c6>
 800a98a:	2f58      	cmp	r7, #88	@ 0x58
 800a98c:	f000 80b9 	beq.w	800ab02 <_printf_i+0x19a>
 800a990:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a994:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a998:	e03a      	b.n	800aa10 <_printf_i+0xa8>
 800a99a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a99e:	2b15      	cmp	r3, #21
 800a9a0:	d8f6      	bhi.n	800a990 <_printf_i+0x28>
 800a9a2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9a8 <_printf_i+0x40>)
 800a9a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9a8:	0800aa01 	.word	0x0800aa01
 800a9ac:	0800aa15 	.word	0x0800aa15
 800a9b0:	0800a991 	.word	0x0800a991
 800a9b4:	0800a991 	.word	0x0800a991
 800a9b8:	0800a991 	.word	0x0800a991
 800a9bc:	0800a991 	.word	0x0800a991
 800a9c0:	0800aa15 	.word	0x0800aa15
 800a9c4:	0800a991 	.word	0x0800a991
 800a9c8:	0800a991 	.word	0x0800a991
 800a9cc:	0800a991 	.word	0x0800a991
 800a9d0:	0800a991 	.word	0x0800a991
 800a9d4:	0800ab15 	.word	0x0800ab15
 800a9d8:	0800aa3f 	.word	0x0800aa3f
 800a9dc:	0800aacf 	.word	0x0800aacf
 800a9e0:	0800a991 	.word	0x0800a991
 800a9e4:	0800a991 	.word	0x0800a991
 800a9e8:	0800ab37 	.word	0x0800ab37
 800a9ec:	0800a991 	.word	0x0800a991
 800a9f0:	0800aa3f 	.word	0x0800aa3f
 800a9f4:	0800a991 	.word	0x0800a991
 800a9f8:	0800a991 	.word	0x0800a991
 800a9fc:	0800aad7 	.word	0x0800aad7
 800aa00:	6833      	ldr	r3, [r6, #0]
 800aa02:	1d1a      	adds	r2, r3, #4
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6032      	str	r2, [r6, #0]
 800aa08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa10:	2301      	movs	r3, #1
 800aa12:	e09d      	b.n	800ab50 <_printf_i+0x1e8>
 800aa14:	6833      	ldr	r3, [r6, #0]
 800aa16:	6820      	ldr	r0, [r4, #0]
 800aa18:	1d19      	adds	r1, r3, #4
 800aa1a:	6031      	str	r1, [r6, #0]
 800aa1c:	0606      	lsls	r6, r0, #24
 800aa1e:	d501      	bpl.n	800aa24 <_printf_i+0xbc>
 800aa20:	681d      	ldr	r5, [r3, #0]
 800aa22:	e003      	b.n	800aa2c <_printf_i+0xc4>
 800aa24:	0645      	lsls	r5, r0, #25
 800aa26:	d5fb      	bpl.n	800aa20 <_printf_i+0xb8>
 800aa28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa2c:	2d00      	cmp	r5, #0
 800aa2e:	da03      	bge.n	800aa38 <_printf_i+0xd0>
 800aa30:	232d      	movs	r3, #45	@ 0x2d
 800aa32:	426d      	negs	r5, r5
 800aa34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa38:	4859      	ldr	r0, [pc, #356]	@ (800aba0 <_printf_i+0x238>)
 800aa3a:	230a      	movs	r3, #10
 800aa3c:	e011      	b.n	800aa62 <_printf_i+0xfa>
 800aa3e:	6821      	ldr	r1, [r4, #0]
 800aa40:	6833      	ldr	r3, [r6, #0]
 800aa42:	0608      	lsls	r0, r1, #24
 800aa44:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa48:	d402      	bmi.n	800aa50 <_printf_i+0xe8>
 800aa4a:	0649      	lsls	r1, r1, #25
 800aa4c:	bf48      	it	mi
 800aa4e:	b2ad      	uxthmi	r5, r5
 800aa50:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa52:	4853      	ldr	r0, [pc, #332]	@ (800aba0 <_printf_i+0x238>)
 800aa54:	6033      	str	r3, [r6, #0]
 800aa56:	bf14      	ite	ne
 800aa58:	230a      	movne	r3, #10
 800aa5a:	2308      	moveq	r3, #8
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa62:	6866      	ldr	r6, [r4, #4]
 800aa64:	60a6      	str	r6, [r4, #8]
 800aa66:	2e00      	cmp	r6, #0
 800aa68:	bfa2      	ittt	ge
 800aa6a:	6821      	ldrge	r1, [r4, #0]
 800aa6c:	f021 0104 	bicge.w	r1, r1, #4
 800aa70:	6021      	strge	r1, [r4, #0]
 800aa72:	b90d      	cbnz	r5, 800aa78 <_printf_i+0x110>
 800aa74:	2e00      	cmp	r6, #0
 800aa76:	d04b      	beq.n	800ab10 <_printf_i+0x1a8>
 800aa78:	4616      	mov	r6, r2
 800aa7a:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa7e:	fb03 5711 	mls	r7, r3, r1, r5
 800aa82:	5dc7      	ldrb	r7, [r0, r7]
 800aa84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa88:	462f      	mov	r7, r5
 800aa8a:	42bb      	cmp	r3, r7
 800aa8c:	460d      	mov	r5, r1
 800aa8e:	d9f4      	bls.n	800aa7a <_printf_i+0x112>
 800aa90:	2b08      	cmp	r3, #8
 800aa92:	d10b      	bne.n	800aaac <_printf_i+0x144>
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	07df      	lsls	r7, r3, #31
 800aa98:	d508      	bpl.n	800aaac <_printf_i+0x144>
 800aa9a:	6923      	ldr	r3, [r4, #16]
 800aa9c:	6861      	ldr	r1, [r4, #4]
 800aa9e:	4299      	cmp	r1, r3
 800aaa0:	bfde      	ittt	le
 800aaa2:	2330      	movle	r3, #48	@ 0x30
 800aaa4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aaa8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aaac:	1b92      	subs	r2, r2, r6
 800aaae:	6122      	str	r2, [r4, #16]
 800aab0:	f8cd a000 	str.w	sl, [sp]
 800aab4:	464b      	mov	r3, r9
 800aab6:	aa03      	add	r2, sp, #12
 800aab8:	4621      	mov	r1, r4
 800aaba:	4640      	mov	r0, r8
 800aabc:	f7ff fee6 	bl	800a88c <_printf_common>
 800aac0:	3001      	adds	r0, #1
 800aac2:	d14a      	bne.n	800ab5a <_printf_i+0x1f2>
 800aac4:	f04f 30ff 	mov.w	r0, #4294967295
 800aac8:	b004      	add	sp, #16
 800aaca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	f043 0320 	orr.w	r3, r3, #32
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	4833      	ldr	r0, [pc, #204]	@ (800aba4 <_printf_i+0x23c>)
 800aad8:	2778      	movs	r7, #120	@ 0x78
 800aada:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	6831      	ldr	r1, [r6, #0]
 800aae2:	061f      	lsls	r7, r3, #24
 800aae4:	f851 5b04 	ldr.w	r5, [r1], #4
 800aae8:	d402      	bmi.n	800aaf0 <_printf_i+0x188>
 800aaea:	065f      	lsls	r7, r3, #25
 800aaec:	bf48      	it	mi
 800aaee:	b2ad      	uxthmi	r5, r5
 800aaf0:	6031      	str	r1, [r6, #0]
 800aaf2:	07d9      	lsls	r1, r3, #31
 800aaf4:	bf44      	itt	mi
 800aaf6:	f043 0320 	orrmi.w	r3, r3, #32
 800aafa:	6023      	strmi	r3, [r4, #0]
 800aafc:	b11d      	cbz	r5, 800ab06 <_printf_i+0x19e>
 800aafe:	2310      	movs	r3, #16
 800ab00:	e7ac      	b.n	800aa5c <_printf_i+0xf4>
 800ab02:	4827      	ldr	r0, [pc, #156]	@ (800aba0 <_printf_i+0x238>)
 800ab04:	e7e9      	b.n	800aada <_printf_i+0x172>
 800ab06:	6823      	ldr	r3, [r4, #0]
 800ab08:	f023 0320 	bic.w	r3, r3, #32
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	e7f6      	b.n	800aafe <_printf_i+0x196>
 800ab10:	4616      	mov	r6, r2
 800ab12:	e7bd      	b.n	800aa90 <_printf_i+0x128>
 800ab14:	6833      	ldr	r3, [r6, #0]
 800ab16:	6825      	ldr	r5, [r4, #0]
 800ab18:	6961      	ldr	r1, [r4, #20]
 800ab1a:	1d18      	adds	r0, r3, #4
 800ab1c:	6030      	str	r0, [r6, #0]
 800ab1e:	062e      	lsls	r6, r5, #24
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	d501      	bpl.n	800ab28 <_printf_i+0x1c0>
 800ab24:	6019      	str	r1, [r3, #0]
 800ab26:	e002      	b.n	800ab2e <_printf_i+0x1c6>
 800ab28:	0668      	lsls	r0, r5, #25
 800ab2a:	d5fb      	bpl.n	800ab24 <_printf_i+0x1bc>
 800ab2c:	8019      	strh	r1, [r3, #0]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	6123      	str	r3, [r4, #16]
 800ab32:	4616      	mov	r6, r2
 800ab34:	e7bc      	b.n	800aab0 <_printf_i+0x148>
 800ab36:	6833      	ldr	r3, [r6, #0]
 800ab38:	1d1a      	adds	r2, r3, #4
 800ab3a:	6032      	str	r2, [r6, #0]
 800ab3c:	681e      	ldr	r6, [r3, #0]
 800ab3e:	6862      	ldr	r2, [r4, #4]
 800ab40:	2100      	movs	r1, #0
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7f5 fb44 	bl	80001d0 <memchr>
 800ab48:	b108      	cbz	r0, 800ab4e <_printf_i+0x1e6>
 800ab4a:	1b80      	subs	r0, r0, r6
 800ab4c:	6060      	str	r0, [r4, #4]
 800ab4e:	6863      	ldr	r3, [r4, #4]
 800ab50:	6123      	str	r3, [r4, #16]
 800ab52:	2300      	movs	r3, #0
 800ab54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab58:	e7aa      	b.n	800aab0 <_printf_i+0x148>
 800ab5a:	6923      	ldr	r3, [r4, #16]
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	4649      	mov	r1, r9
 800ab60:	4640      	mov	r0, r8
 800ab62:	47d0      	blx	sl
 800ab64:	3001      	adds	r0, #1
 800ab66:	d0ad      	beq.n	800aac4 <_printf_i+0x15c>
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	079b      	lsls	r3, r3, #30
 800ab6c:	d413      	bmi.n	800ab96 <_printf_i+0x22e>
 800ab6e:	68e0      	ldr	r0, [r4, #12]
 800ab70:	9b03      	ldr	r3, [sp, #12]
 800ab72:	4298      	cmp	r0, r3
 800ab74:	bfb8      	it	lt
 800ab76:	4618      	movlt	r0, r3
 800ab78:	e7a6      	b.n	800aac8 <_printf_i+0x160>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	4649      	mov	r1, r9
 800ab80:	4640      	mov	r0, r8
 800ab82:	47d0      	blx	sl
 800ab84:	3001      	adds	r0, #1
 800ab86:	d09d      	beq.n	800aac4 <_printf_i+0x15c>
 800ab88:	3501      	adds	r5, #1
 800ab8a:	68e3      	ldr	r3, [r4, #12]
 800ab8c:	9903      	ldr	r1, [sp, #12]
 800ab8e:	1a5b      	subs	r3, r3, r1
 800ab90:	42ab      	cmp	r3, r5
 800ab92:	dcf2      	bgt.n	800ab7a <_printf_i+0x212>
 800ab94:	e7eb      	b.n	800ab6e <_printf_i+0x206>
 800ab96:	2500      	movs	r5, #0
 800ab98:	f104 0619 	add.w	r6, r4, #25
 800ab9c:	e7f5      	b.n	800ab8a <_printf_i+0x222>
 800ab9e:	bf00      	nop
 800aba0:	0800d482 	.word	0x0800d482
 800aba4:	0800d493 	.word	0x0800d493

0800aba8 <std>:
 800aba8:	2300      	movs	r3, #0
 800abaa:	b510      	push	{r4, lr}
 800abac:	4604      	mov	r4, r0
 800abae:	e9c0 3300 	strd	r3, r3, [r0]
 800abb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abb6:	6083      	str	r3, [r0, #8]
 800abb8:	8181      	strh	r1, [r0, #12]
 800abba:	6643      	str	r3, [r0, #100]	@ 0x64
 800abbc:	81c2      	strh	r2, [r0, #14]
 800abbe:	6183      	str	r3, [r0, #24]
 800abc0:	4619      	mov	r1, r3
 800abc2:	2208      	movs	r2, #8
 800abc4:	305c      	adds	r0, #92	@ 0x5c
 800abc6:	f000 f914 	bl	800adf2 <memset>
 800abca:	4b0d      	ldr	r3, [pc, #52]	@ (800ac00 <std+0x58>)
 800abcc:	6263      	str	r3, [r4, #36]	@ 0x24
 800abce:	4b0d      	ldr	r3, [pc, #52]	@ (800ac04 <std+0x5c>)
 800abd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac08 <std+0x60>)
 800abd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac0c <std+0x64>)
 800abd8:	6323      	str	r3, [r4, #48]	@ 0x30
 800abda:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <std+0x68>)
 800abdc:	6224      	str	r4, [r4, #32]
 800abde:	429c      	cmp	r4, r3
 800abe0:	d006      	beq.n	800abf0 <std+0x48>
 800abe2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abe6:	4294      	cmp	r4, r2
 800abe8:	d002      	beq.n	800abf0 <std+0x48>
 800abea:	33d0      	adds	r3, #208	@ 0xd0
 800abec:	429c      	cmp	r4, r3
 800abee:	d105      	bne.n	800abfc <std+0x54>
 800abf0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abf8:	f000 b972 	b.w	800aee0 <__retarget_lock_init_recursive>
 800abfc:	bd10      	pop	{r4, pc}
 800abfe:	bf00      	nop
 800ac00:	0800ad6d 	.word	0x0800ad6d
 800ac04:	0800ad8f 	.word	0x0800ad8f
 800ac08:	0800adc7 	.word	0x0800adc7
 800ac0c:	0800adeb 	.word	0x0800adeb
 800ac10:	20006970 	.word	0x20006970

0800ac14 <stdio_exit_handler>:
 800ac14:	4a02      	ldr	r2, [pc, #8]	@ (800ac20 <stdio_exit_handler+0xc>)
 800ac16:	4903      	ldr	r1, [pc, #12]	@ (800ac24 <stdio_exit_handler+0x10>)
 800ac18:	4803      	ldr	r0, [pc, #12]	@ (800ac28 <stdio_exit_handler+0x14>)
 800ac1a:	f000 b869 	b.w	800acf0 <_fwalk_sglue>
 800ac1e:	bf00      	nop
 800ac20:	20000010 	.word	0x20000010
 800ac24:	0800c85d 	.word	0x0800c85d
 800ac28:	20000020 	.word	0x20000020

0800ac2c <cleanup_stdio>:
 800ac2c:	6841      	ldr	r1, [r0, #4]
 800ac2e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac60 <cleanup_stdio+0x34>)
 800ac30:	4299      	cmp	r1, r3
 800ac32:	b510      	push	{r4, lr}
 800ac34:	4604      	mov	r4, r0
 800ac36:	d001      	beq.n	800ac3c <cleanup_stdio+0x10>
 800ac38:	f001 fe10 	bl	800c85c <_fflush_r>
 800ac3c:	68a1      	ldr	r1, [r4, #8]
 800ac3e:	4b09      	ldr	r3, [pc, #36]	@ (800ac64 <cleanup_stdio+0x38>)
 800ac40:	4299      	cmp	r1, r3
 800ac42:	d002      	beq.n	800ac4a <cleanup_stdio+0x1e>
 800ac44:	4620      	mov	r0, r4
 800ac46:	f001 fe09 	bl	800c85c <_fflush_r>
 800ac4a:	68e1      	ldr	r1, [r4, #12]
 800ac4c:	4b06      	ldr	r3, [pc, #24]	@ (800ac68 <cleanup_stdio+0x3c>)
 800ac4e:	4299      	cmp	r1, r3
 800ac50:	d004      	beq.n	800ac5c <cleanup_stdio+0x30>
 800ac52:	4620      	mov	r0, r4
 800ac54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac58:	f001 be00 	b.w	800c85c <_fflush_r>
 800ac5c:	bd10      	pop	{r4, pc}
 800ac5e:	bf00      	nop
 800ac60:	20006970 	.word	0x20006970
 800ac64:	200069d8 	.word	0x200069d8
 800ac68:	20006a40 	.word	0x20006a40

0800ac6c <global_stdio_init.part.0>:
 800ac6c:	b510      	push	{r4, lr}
 800ac6e:	4b0b      	ldr	r3, [pc, #44]	@ (800ac9c <global_stdio_init.part.0+0x30>)
 800ac70:	4c0b      	ldr	r4, [pc, #44]	@ (800aca0 <global_stdio_init.part.0+0x34>)
 800ac72:	4a0c      	ldr	r2, [pc, #48]	@ (800aca4 <global_stdio_init.part.0+0x38>)
 800ac74:	601a      	str	r2, [r3, #0]
 800ac76:	4620      	mov	r0, r4
 800ac78:	2200      	movs	r2, #0
 800ac7a:	2104      	movs	r1, #4
 800ac7c:	f7ff ff94 	bl	800aba8 <std>
 800ac80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac84:	2201      	movs	r2, #1
 800ac86:	2109      	movs	r1, #9
 800ac88:	f7ff ff8e 	bl	800aba8 <std>
 800ac8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac90:	2202      	movs	r2, #2
 800ac92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac96:	2112      	movs	r1, #18
 800ac98:	f7ff bf86 	b.w	800aba8 <std>
 800ac9c:	20006aa8 	.word	0x20006aa8
 800aca0:	20006970 	.word	0x20006970
 800aca4:	0800ac15 	.word	0x0800ac15

0800aca8 <__sfp_lock_acquire>:
 800aca8:	4801      	ldr	r0, [pc, #4]	@ (800acb0 <__sfp_lock_acquire+0x8>)
 800acaa:	f000 b91a 	b.w	800aee2 <__retarget_lock_acquire_recursive>
 800acae:	bf00      	nop
 800acb0:	20006ab1 	.word	0x20006ab1

0800acb4 <__sfp_lock_release>:
 800acb4:	4801      	ldr	r0, [pc, #4]	@ (800acbc <__sfp_lock_release+0x8>)
 800acb6:	f000 b915 	b.w	800aee4 <__retarget_lock_release_recursive>
 800acba:	bf00      	nop
 800acbc:	20006ab1 	.word	0x20006ab1

0800acc0 <__sinit>:
 800acc0:	b510      	push	{r4, lr}
 800acc2:	4604      	mov	r4, r0
 800acc4:	f7ff fff0 	bl	800aca8 <__sfp_lock_acquire>
 800acc8:	6a23      	ldr	r3, [r4, #32]
 800acca:	b11b      	cbz	r3, 800acd4 <__sinit+0x14>
 800accc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acd0:	f7ff bff0 	b.w	800acb4 <__sfp_lock_release>
 800acd4:	4b04      	ldr	r3, [pc, #16]	@ (800ace8 <__sinit+0x28>)
 800acd6:	6223      	str	r3, [r4, #32]
 800acd8:	4b04      	ldr	r3, [pc, #16]	@ (800acec <__sinit+0x2c>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1f5      	bne.n	800accc <__sinit+0xc>
 800ace0:	f7ff ffc4 	bl	800ac6c <global_stdio_init.part.0>
 800ace4:	e7f2      	b.n	800accc <__sinit+0xc>
 800ace6:	bf00      	nop
 800ace8:	0800ac2d 	.word	0x0800ac2d
 800acec:	20006aa8 	.word	0x20006aa8

0800acf0 <_fwalk_sglue>:
 800acf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf4:	4607      	mov	r7, r0
 800acf6:	4688      	mov	r8, r1
 800acf8:	4614      	mov	r4, r2
 800acfa:	2600      	movs	r6, #0
 800acfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad00:	f1b9 0901 	subs.w	r9, r9, #1
 800ad04:	d505      	bpl.n	800ad12 <_fwalk_sglue+0x22>
 800ad06:	6824      	ldr	r4, [r4, #0]
 800ad08:	2c00      	cmp	r4, #0
 800ad0a:	d1f7      	bne.n	800acfc <_fwalk_sglue+0xc>
 800ad0c:	4630      	mov	r0, r6
 800ad0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad12:	89ab      	ldrh	r3, [r5, #12]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d907      	bls.n	800ad28 <_fwalk_sglue+0x38>
 800ad18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	d003      	beq.n	800ad28 <_fwalk_sglue+0x38>
 800ad20:	4629      	mov	r1, r5
 800ad22:	4638      	mov	r0, r7
 800ad24:	47c0      	blx	r8
 800ad26:	4306      	orrs	r6, r0
 800ad28:	3568      	adds	r5, #104	@ 0x68
 800ad2a:	e7e9      	b.n	800ad00 <_fwalk_sglue+0x10>

0800ad2c <siprintf>:
 800ad2c:	b40e      	push	{r1, r2, r3}
 800ad2e:	b500      	push	{lr}
 800ad30:	b09c      	sub	sp, #112	@ 0x70
 800ad32:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad34:	9002      	str	r0, [sp, #8]
 800ad36:	9006      	str	r0, [sp, #24]
 800ad38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad3c:	4809      	ldr	r0, [pc, #36]	@ (800ad64 <siprintf+0x38>)
 800ad3e:	9107      	str	r1, [sp, #28]
 800ad40:	9104      	str	r1, [sp, #16]
 800ad42:	4909      	ldr	r1, [pc, #36]	@ (800ad68 <siprintf+0x3c>)
 800ad44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad48:	9105      	str	r1, [sp, #20]
 800ad4a:	6800      	ldr	r0, [r0, #0]
 800ad4c:	9301      	str	r3, [sp, #4]
 800ad4e:	a902      	add	r1, sp, #8
 800ad50:	f001 fc04 	bl	800c55c <_svfiprintf_r>
 800ad54:	9b02      	ldr	r3, [sp, #8]
 800ad56:	2200      	movs	r2, #0
 800ad58:	701a      	strb	r2, [r3, #0]
 800ad5a:	b01c      	add	sp, #112	@ 0x70
 800ad5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad60:	b003      	add	sp, #12
 800ad62:	4770      	bx	lr
 800ad64:	2000001c 	.word	0x2000001c
 800ad68:	ffff0208 	.word	0xffff0208

0800ad6c <__sread>:
 800ad6c:	b510      	push	{r4, lr}
 800ad6e:	460c      	mov	r4, r1
 800ad70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad74:	f000 f86c 	bl	800ae50 <_read_r>
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	bfab      	itete	ge
 800ad7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad7e:	89a3      	ldrhlt	r3, [r4, #12]
 800ad80:	181b      	addge	r3, r3, r0
 800ad82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad86:	bfac      	ite	ge
 800ad88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad8a:	81a3      	strhlt	r3, [r4, #12]
 800ad8c:	bd10      	pop	{r4, pc}

0800ad8e <__swrite>:
 800ad8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad92:	461f      	mov	r7, r3
 800ad94:	898b      	ldrh	r3, [r1, #12]
 800ad96:	05db      	lsls	r3, r3, #23
 800ad98:	4605      	mov	r5, r0
 800ad9a:	460c      	mov	r4, r1
 800ad9c:	4616      	mov	r6, r2
 800ad9e:	d505      	bpl.n	800adac <__swrite+0x1e>
 800ada0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ada4:	2302      	movs	r3, #2
 800ada6:	2200      	movs	r2, #0
 800ada8:	f000 f840 	bl	800ae2c <_lseek_r>
 800adac:	89a3      	ldrh	r3, [r4, #12]
 800adae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adb6:	81a3      	strh	r3, [r4, #12]
 800adb8:	4632      	mov	r2, r6
 800adba:	463b      	mov	r3, r7
 800adbc:	4628      	mov	r0, r5
 800adbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adc2:	f000 b857 	b.w	800ae74 <_write_r>

0800adc6 <__sseek>:
 800adc6:	b510      	push	{r4, lr}
 800adc8:	460c      	mov	r4, r1
 800adca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adce:	f000 f82d 	bl	800ae2c <_lseek_r>
 800add2:	1c43      	adds	r3, r0, #1
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	bf15      	itete	ne
 800add8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ade2:	81a3      	strheq	r3, [r4, #12]
 800ade4:	bf18      	it	ne
 800ade6:	81a3      	strhne	r3, [r4, #12]
 800ade8:	bd10      	pop	{r4, pc}

0800adea <__sclose>:
 800adea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adee:	f000 b80d 	b.w	800ae0c <_close_r>

0800adf2 <memset>:
 800adf2:	4402      	add	r2, r0
 800adf4:	4603      	mov	r3, r0
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d100      	bne.n	800adfc <memset+0xa>
 800adfa:	4770      	bx	lr
 800adfc:	f803 1b01 	strb.w	r1, [r3], #1
 800ae00:	e7f9      	b.n	800adf6 <memset+0x4>
	...

0800ae04 <_localeconv_r>:
 800ae04:	4800      	ldr	r0, [pc, #0]	@ (800ae08 <_localeconv_r+0x4>)
 800ae06:	4770      	bx	lr
 800ae08:	2000015c 	.word	0x2000015c

0800ae0c <_close_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d06      	ldr	r5, [pc, #24]	@ (800ae28 <_close_r+0x1c>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f002 fa56 	bl	800d2c8 <_close>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_close_r+0x1a>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_close_r+0x1a>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	20006aac 	.word	0x20006aac

0800ae2c <_lseek_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	@ (800ae4c <_lseek_r+0x20>)
 800ae30:	4604      	mov	r4, r0
 800ae32:	4608      	mov	r0, r1
 800ae34:	4611      	mov	r1, r2
 800ae36:	2200      	movs	r2, #0
 800ae38:	602a      	str	r2, [r5, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f002 fa6c 	bl	800d318 <_lseek>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_lseek_r+0x1e>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_lseek_r+0x1e>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20006aac 	.word	0x20006aac

0800ae50 <_read_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d07      	ldr	r5, [pc, #28]	@ (800ae70 <_read_r+0x20>)
 800ae54:	4604      	mov	r4, r0
 800ae56:	4608      	mov	r0, r1
 800ae58:	4611      	mov	r1, r2
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	602a      	str	r2, [r5, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	f002 fa62 	bl	800d328 <_read>
 800ae64:	1c43      	adds	r3, r0, #1
 800ae66:	d102      	bne.n	800ae6e <_read_r+0x1e>
 800ae68:	682b      	ldr	r3, [r5, #0]
 800ae6a:	b103      	cbz	r3, 800ae6e <_read_r+0x1e>
 800ae6c:	6023      	str	r3, [r4, #0]
 800ae6e:	bd38      	pop	{r3, r4, r5, pc}
 800ae70:	20006aac 	.word	0x20006aac

0800ae74 <_write_r>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4d07      	ldr	r5, [pc, #28]	@ (800ae94 <_write_r+0x20>)
 800ae78:	4604      	mov	r4, r0
 800ae7a:	4608      	mov	r0, r1
 800ae7c:	4611      	mov	r1, r2
 800ae7e:	2200      	movs	r2, #0
 800ae80:	602a      	str	r2, [r5, #0]
 800ae82:	461a      	mov	r2, r3
 800ae84:	f002 fa66 	bl	800d354 <_write>
 800ae88:	1c43      	adds	r3, r0, #1
 800ae8a:	d102      	bne.n	800ae92 <_write_r+0x1e>
 800ae8c:	682b      	ldr	r3, [r5, #0]
 800ae8e:	b103      	cbz	r3, 800ae92 <_write_r+0x1e>
 800ae90:	6023      	str	r3, [r4, #0]
 800ae92:	bd38      	pop	{r3, r4, r5, pc}
 800ae94:	20006aac 	.word	0x20006aac

0800ae98 <__libc_init_array>:
 800ae98:	b570      	push	{r4, r5, r6, lr}
 800ae9a:	4d0d      	ldr	r5, [pc, #52]	@ (800aed0 <__libc_init_array+0x38>)
 800ae9c:	4c0d      	ldr	r4, [pc, #52]	@ (800aed4 <__libc_init_array+0x3c>)
 800ae9e:	1b64      	subs	r4, r4, r5
 800aea0:	10a4      	asrs	r4, r4, #2
 800aea2:	2600      	movs	r6, #0
 800aea4:	42a6      	cmp	r6, r4
 800aea6:	d109      	bne.n	800aebc <__libc_init_array+0x24>
 800aea8:	4d0b      	ldr	r5, [pc, #44]	@ (800aed8 <__libc_init_array+0x40>)
 800aeaa:	4c0c      	ldr	r4, [pc, #48]	@ (800aedc <__libc_init_array+0x44>)
 800aeac:	f002 fa5c 	bl	800d368 <_init>
 800aeb0:	1b64      	subs	r4, r4, r5
 800aeb2:	10a4      	asrs	r4, r4, #2
 800aeb4:	2600      	movs	r6, #0
 800aeb6:	42a6      	cmp	r6, r4
 800aeb8:	d105      	bne.n	800aec6 <__libc_init_array+0x2e>
 800aeba:	bd70      	pop	{r4, r5, r6, pc}
 800aebc:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec0:	4798      	blx	r3
 800aec2:	3601      	adds	r6, #1
 800aec4:	e7ee      	b.n	800aea4 <__libc_init_array+0xc>
 800aec6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeca:	4798      	blx	r3
 800aecc:	3601      	adds	r6, #1
 800aece:	e7f2      	b.n	800aeb6 <__libc_init_array+0x1e>
 800aed0:	0800d820 	.word	0x0800d820
 800aed4:	0800d820 	.word	0x0800d820
 800aed8:	0800d820 	.word	0x0800d820
 800aedc:	0800d824 	.word	0x0800d824

0800aee0 <__retarget_lock_init_recursive>:
 800aee0:	4770      	bx	lr

0800aee2 <__retarget_lock_acquire_recursive>:
 800aee2:	4770      	bx	lr

0800aee4 <__retarget_lock_release_recursive>:
 800aee4:	4770      	bx	lr

0800aee6 <memcpy>:
 800aee6:	440a      	add	r2, r1
 800aee8:	4291      	cmp	r1, r2
 800aeea:	f100 33ff 	add.w	r3, r0, #4294967295
 800aeee:	d100      	bne.n	800aef2 <memcpy+0xc>
 800aef0:	4770      	bx	lr
 800aef2:	b510      	push	{r4, lr}
 800aef4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aef8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aefc:	4291      	cmp	r1, r2
 800aefe:	d1f9      	bne.n	800aef4 <memcpy+0xe>
 800af00:	bd10      	pop	{r4, pc}

0800af02 <quorem>:
 800af02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af06:	6903      	ldr	r3, [r0, #16]
 800af08:	690c      	ldr	r4, [r1, #16]
 800af0a:	42a3      	cmp	r3, r4
 800af0c:	4607      	mov	r7, r0
 800af0e:	db7e      	blt.n	800b00e <quorem+0x10c>
 800af10:	3c01      	subs	r4, #1
 800af12:	f101 0814 	add.w	r8, r1, #20
 800af16:	00a3      	lsls	r3, r4, #2
 800af18:	f100 0514 	add.w	r5, r0, #20
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af22:	9301      	str	r3, [sp, #4]
 800af24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af2c:	3301      	adds	r3, #1
 800af2e:	429a      	cmp	r2, r3
 800af30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af34:	fbb2 f6f3 	udiv	r6, r2, r3
 800af38:	d32e      	bcc.n	800af98 <quorem+0x96>
 800af3a:	f04f 0a00 	mov.w	sl, #0
 800af3e:	46c4      	mov	ip, r8
 800af40:	46ae      	mov	lr, r5
 800af42:	46d3      	mov	fp, sl
 800af44:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af48:	b298      	uxth	r0, r3
 800af4a:	fb06 a000 	mla	r0, r6, r0, sl
 800af4e:	0c02      	lsrs	r2, r0, #16
 800af50:	0c1b      	lsrs	r3, r3, #16
 800af52:	fb06 2303 	mla	r3, r6, r3, r2
 800af56:	f8de 2000 	ldr.w	r2, [lr]
 800af5a:	b280      	uxth	r0, r0
 800af5c:	b292      	uxth	r2, r2
 800af5e:	1a12      	subs	r2, r2, r0
 800af60:	445a      	add	r2, fp
 800af62:	f8de 0000 	ldr.w	r0, [lr]
 800af66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af74:	b292      	uxth	r2, r2
 800af76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af7a:	45e1      	cmp	r9, ip
 800af7c:	f84e 2b04 	str.w	r2, [lr], #4
 800af80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af84:	d2de      	bcs.n	800af44 <quorem+0x42>
 800af86:	9b00      	ldr	r3, [sp, #0]
 800af88:	58eb      	ldr	r3, [r5, r3]
 800af8a:	b92b      	cbnz	r3, 800af98 <quorem+0x96>
 800af8c:	9b01      	ldr	r3, [sp, #4]
 800af8e:	3b04      	subs	r3, #4
 800af90:	429d      	cmp	r5, r3
 800af92:	461a      	mov	r2, r3
 800af94:	d32f      	bcc.n	800aff6 <quorem+0xf4>
 800af96:	613c      	str	r4, [r7, #16]
 800af98:	4638      	mov	r0, r7
 800af9a:	f001 f97b 	bl	800c294 <__mcmp>
 800af9e:	2800      	cmp	r0, #0
 800afa0:	db25      	blt.n	800afee <quorem+0xec>
 800afa2:	4629      	mov	r1, r5
 800afa4:	2000      	movs	r0, #0
 800afa6:	f858 2b04 	ldr.w	r2, [r8], #4
 800afaa:	f8d1 c000 	ldr.w	ip, [r1]
 800afae:	fa1f fe82 	uxth.w	lr, r2
 800afb2:	fa1f f38c 	uxth.w	r3, ip
 800afb6:	eba3 030e 	sub.w	r3, r3, lr
 800afba:	4403      	add	r3, r0
 800afbc:	0c12      	lsrs	r2, r2, #16
 800afbe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afc2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afc6:	b29b      	uxth	r3, r3
 800afc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afcc:	45c1      	cmp	r9, r8
 800afce:	f841 3b04 	str.w	r3, [r1], #4
 800afd2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afd6:	d2e6      	bcs.n	800afa6 <quorem+0xa4>
 800afd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afe0:	b922      	cbnz	r2, 800afec <quorem+0xea>
 800afe2:	3b04      	subs	r3, #4
 800afe4:	429d      	cmp	r5, r3
 800afe6:	461a      	mov	r2, r3
 800afe8:	d30b      	bcc.n	800b002 <quorem+0x100>
 800afea:	613c      	str	r4, [r7, #16]
 800afec:	3601      	adds	r6, #1
 800afee:	4630      	mov	r0, r6
 800aff0:	b003      	add	sp, #12
 800aff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff6:	6812      	ldr	r2, [r2, #0]
 800aff8:	3b04      	subs	r3, #4
 800affa:	2a00      	cmp	r2, #0
 800affc:	d1cb      	bne.n	800af96 <quorem+0x94>
 800affe:	3c01      	subs	r4, #1
 800b000:	e7c6      	b.n	800af90 <quorem+0x8e>
 800b002:	6812      	ldr	r2, [r2, #0]
 800b004:	3b04      	subs	r3, #4
 800b006:	2a00      	cmp	r2, #0
 800b008:	d1ef      	bne.n	800afea <quorem+0xe8>
 800b00a:	3c01      	subs	r4, #1
 800b00c:	e7ea      	b.n	800afe4 <quorem+0xe2>
 800b00e:	2000      	movs	r0, #0
 800b010:	e7ee      	b.n	800aff0 <quorem+0xee>
 800b012:	0000      	movs	r0, r0
 800b014:	0000      	movs	r0, r0
	...

0800b018 <_dtoa_r>:
 800b018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	69c7      	ldr	r7, [r0, #28]
 800b01e:	b099      	sub	sp, #100	@ 0x64
 800b020:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b024:	ec55 4b10 	vmov	r4, r5, d0
 800b028:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b02a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b02c:	4683      	mov	fp, r0
 800b02e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b030:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b032:	b97f      	cbnz	r7, 800b054 <_dtoa_r+0x3c>
 800b034:	2010      	movs	r0, #16
 800b036:	f000 fdfd 	bl	800bc34 <malloc>
 800b03a:	4602      	mov	r2, r0
 800b03c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b040:	b920      	cbnz	r0, 800b04c <_dtoa_r+0x34>
 800b042:	4ba7      	ldr	r3, [pc, #668]	@ (800b2e0 <_dtoa_r+0x2c8>)
 800b044:	21ef      	movs	r1, #239	@ 0xef
 800b046:	48a7      	ldr	r0, [pc, #668]	@ (800b2e4 <_dtoa_r+0x2cc>)
 800b048:	f001 fc5a 	bl	800c900 <__assert_func>
 800b04c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b050:	6007      	str	r7, [r0, #0]
 800b052:	60c7      	str	r7, [r0, #12]
 800b054:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b058:	6819      	ldr	r1, [r3, #0]
 800b05a:	b159      	cbz	r1, 800b074 <_dtoa_r+0x5c>
 800b05c:	685a      	ldr	r2, [r3, #4]
 800b05e:	604a      	str	r2, [r1, #4]
 800b060:	2301      	movs	r3, #1
 800b062:	4093      	lsls	r3, r2
 800b064:	608b      	str	r3, [r1, #8]
 800b066:	4658      	mov	r0, fp
 800b068:	f000 feda 	bl	800be20 <_Bfree>
 800b06c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b070:	2200      	movs	r2, #0
 800b072:	601a      	str	r2, [r3, #0]
 800b074:	1e2b      	subs	r3, r5, #0
 800b076:	bfb9      	ittee	lt
 800b078:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b07c:	9303      	strlt	r3, [sp, #12]
 800b07e:	2300      	movge	r3, #0
 800b080:	6033      	strge	r3, [r6, #0]
 800b082:	9f03      	ldr	r7, [sp, #12]
 800b084:	4b98      	ldr	r3, [pc, #608]	@ (800b2e8 <_dtoa_r+0x2d0>)
 800b086:	bfbc      	itt	lt
 800b088:	2201      	movlt	r2, #1
 800b08a:	6032      	strlt	r2, [r6, #0]
 800b08c:	43bb      	bics	r3, r7
 800b08e:	d112      	bne.n	800b0b6 <_dtoa_r+0x9e>
 800b090:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b092:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b096:	6013      	str	r3, [r2, #0]
 800b098:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b09c:	4323      	orrs	r3, r4
 800b09e:	f000 854d 	beq.w	800bb3c <_dtoa_r+0xb24>
 800b0a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b2fc <_dtoa_r+0x2e4>
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f000 854f 	beq.w	800bb4c <_dtoa_r+0xb34>
 800b0ae:	f10a 0303 	add.w	r3, sl, #3
 800b0b2:	f000 bd49 	b.w	800bb48 <_dtoa_r+0xb30>
 800b0b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	ec51 0b17 	vmov	r0, r1, d7
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b0c6:	f7f5 fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0ca:	4680      	mov	r8, r0
 800b0cc:	b158      	cbz	r0, 800b0e6 <_dtoa_r+0xce>
 800b0ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0d6:	b113      	cbz	r3, 800b0de <_dtoa_r+0xc6>
 800b0d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b0da:	4b84      	ldr	r3, [pc, #528]	@ (800b2ec <_dtoa_r+0x2d4>)
 800b0dc:	6013      	str	r3, [r2, #0]
 800b0de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b300 <_dtoa_r+0x2e8>
 800b0e2:	f000 bd33 	b.w	800bb4c <_dtoa_r+0xb34>
 800b0e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b0ea:	aa16      	add	r2, sp, #88	@ 0x58
 800b0ec:	a917      	add	r1, sp, #92	@ 0x5c
 800b0ee:	4658      	mov	r0, fp
 800b0f0:	f001 f980 	bl	800c3f4 <__d2b>
 800b0f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0f8:	4681      	mov	r9, r0
 800b0fa:	2e00      	cmp	r6, #0
 800b0fc:	d077      	beq.n	800b1ee <_dtoa_r+0x1d6>
 800b0fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b100:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b10c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b110:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b114:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b118:	4619      	mov	r1, r3
 800b11a:	2200      	movs	r2, #0
 800b11c:	4b74      	ldr	r3, [pc, #464]	@ (800b2f0 <_dtoa_r+0x2d8>)
 800b11e:	f7f5 f8b3 	bl	8000288 <__aeabi_dsub>
 800b122:	a369      	add	r3, pc, #420	@ (adr r3, 800b2c8 <_dtoa_r+0x2b0>)
 800b124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b128:	f7f5 fa66 	bl	80005f8 <__aeabi_dmul>
 800b12c:	a368      	add	r3, pc, #416	@ (adr r3, 800b2d0 <_dtoa_r+0x2b8>)
 800b12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b132:	f7f5 f8ab 	bl	800028c <__adddf3>
 800b136:	4604      	mov	r4, r0
 800b138:	4630      	mov	r0, r6
 800b13a:	460d      	mov	r5, r1
 800b13c:	f7f5 f9f2 	bl	8000524 <__aeabi_i2d>
 800b140:	a365      	add	r3, pc, #404	@ (adr r3, 800b2d8 <_dtoa_r+0x2c0>)
 800b142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b146:	f7f5 fa57 	bl	80005f8 <__aeabi_dmul>
 800b14a:	4602      	mov	r2, r0
 800b14c:	460b      	mov	r3, r1
 800b14e:	4620      	mov	r0, r4
 800b150:	4629      	mov	r1, r5
 800b152:	f7f5 f89b 	bl	800028c <__adddf3>
 800b156:	4604      	mov	r4, r0
 800b158:	460d      	mov	r5, r1
 800b15a:	f7f5 fcfd 	bl	8000b58 <__aeabi_d2iz>
 800b15e:	2200      	movs	r2, #0
 800b160:	4607      	mov	r7, r0
 800b162:	2300      	movs	r3, #0
 800b164:	4620      	mov	r0, r4
 800b166:	4629      	mov	r1, r5
 800b168:	f7f5 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800b16c:	b140      	cbz	r0, 800b180 <_dtoa_r+0x168>
 800b16e:	4638      	mov	r0, r7
 800b170:	f7f5 f9d8 	bl	8000524 <__aeabi_i2d>
 800b174:	4622      	mov	r2, r4
 800b176:	462b      	mov	r3, r5
 800b178:	f7f5 fca6 	bl	8000ac8 <__aeabi_dcmpeq>
 800b17c:	b900      	cbnz	r0, 800b180 <_dtoa_r+0x168>
 800b17e:	3f01      	subs	r7, #1
 800b180:	2f16      	cmp	r7, #22
 800b182:	d851      	bhi.n	800b228 <_dtoa_r+0x210>
 800b184:	4b5b      	ldr	r3, [pc, #364]	@ (800b2f4 <_dtoa_r+0x2dc>)
 800b186:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b192:	f7f5 fca3 	bl	8000adc <__aeabi_dcmplt>
 800b196:	2800      	cmp	r0, #0
 800b198:	d048      	beq.n	800b22c <_dtoa_r+0x214>
 800b19a:	3f01      	subs	r7, #1
 800b19c:	2300      	movs	r3, #0
 800b19e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b1a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b1a2:	1b9b      	subs	r3, r3, r6
 800b1a4:	1e5a      	subs	r2, r3, #1
 800b1a6:	bf44      	itt	mi
 800b1a8:	f1c3 0801 	rsbmi	r8, r3, #1
 800b1ac:	2300      	movmi	r3, #0
 800b1ae:	9208      	str	r2, [sp, #32]
 800b1b0:	bf54      	ite	pl
 800b1b2:	f04f 0800 	movpl.w	r8, #0
 800b1b6:	9308      	strmi	r3, [sp, #32]
 800b1b8:	2f00      	cmp	r7, #0
 800b1ba:	db39      	blt.n	800b230 <_dtoa_r+0x218>
 800b1bc:	9b08      	ldr	r3, [sp, #32]
 800b1be:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b1c0:	443b      	add	r3, r7
 800b1c2:	9308      	str	r3, [sp, #32]
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ca:	2b09      	cmp	r3, #9
 800b1cc:	d864      	bhi.n	800b298 <_dtoa_r+0x280>
 800b1ce:	2b05      	cmp	r3, #5
 800b1d0:	bfc4      	itt	gt
 800b1d2:	3b04      	subgt	r3, #4
 800b1d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d8:	f1a3 0302 	sub.w	r3, r3, #2
 800b1dc:	bfcc      	ite	gt
 800b1de:	2400      	movgt	r4, #0
 800b1e0:	2401      	movle	r4, #1
 800b1e2:	2b03      	cmp	r3, #3
 800b1e4:	d863      	bhi.n	800b2ae <_dtoa_r+0x296>
 800b1e6:	e8df f003 	tbb	[pc, r3]
 800b1ea:	372a      	.short	0x372a
 800b1ec:	5535      	.short	0x5535
 800b1ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b1f2:	441e      	add	r6, r3
 800b1f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1f8:	2b20      	cmp	r3, #32
 800b1fa:	bfc1      	itttt	gt
 800b1fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b200:	409f      	lslgt	r7, r3
 800b202:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b206:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b20a:	bfd6      	itet	le
 800b20c:	f1c3 0320 	rsble	r3, r3, #32
 800b210:	ea47 0003 	orrgt.w	r0, r7, r3
 800b214:	fa04 f003 	lslle.w	r0, r4, r3
 800b218:	f7f5 f974 	bl	8000504 <__aeabi_ui2d>
 800b21c:	2201      	movs	r2, #1
 800b21e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b222:	3e01      	subs	r6, #1
 800b224:	9214      	str	r2, [sp, #80]	@ 0x50
 800b226:	e777      	b.n	800b118 <_dtoa_r+0x100>
 800b228:	2301      	movs	r3, #1
 800b22a:	e7b8      	b.n	800b19e <_dtoa_r+0x186>
 800b22c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b22e:	e7b7      	b.n	800b1a0 <_dtoa_r+0x188>
 800b230:	427b      	negs	r3, r7
 800b232:	930a      	str	r3, [sp, #40]	@ 0x28
 800b234:	2300      	movs	r3, #0
 800b236:	eba8 0807 	sub.w	r8, r8, r7
 800b23a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b23c:	e7c4      	b.n	800b1c8 <_dtoa_r+0x1b0>
 800b23e:	2300      	movs	r3, #0
 800b240:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b244:	2b00      	cmp	r3, #0
 800b246:	dc35      	bgt.n	800b2b4 <_dtoa_r+0x29c>
 800b248:	2301      	movs	r3, #1
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	9307      	str	r3, [sp, #28]
 800b24e:	461a      	mov	r2, r3
 800b250:	920e      	str	r2, [sp, #56]	@ 0x38
 800b252:	e00b      	b.n	800b26c <_dtoa_r+0x254>
 800b254:	2301      	movs	r3, #1
 800b256:	e7f3      	b.n	800b240 <_dtoa_r+0x228>
 800b258:	2300      	movs	r3, #0
 800b25a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b25c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b25e:	18fb      	adds	r3, r7, r3
 800b260:	9300      	str	r3, [sp, #0]
 800b262:	3301      	adds	r3, #1
 800b264:	2b01      	cmp	r3, #1
 800b266:	9307      	str	r3, [sp, #28]
 800b268:	bfb8      	it	lt
 800b26a:	2301      	movlt	r3, #1
 800b26c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b270:	2100      	movs	r1, #0
 800b272:	2204      	movs	r2, #4
 800b274:	f102 0514 	add.w	r5, r2, #20
 800b278:	429d      	cmp	r5, r3
 800b27a:	d91f      	bls.n	800b2bc <_dtoa_r+0x2a4>
 800b27c:	6041      	str	r1, [r0, #4]
 800b27e:	4658      	mov	r0, fp
 800b280:	f000 fd8e 	bl	800bda0 <_Balloc>
 800b284:	4682      	mov	sl, r0
 800b286:	2800      	cmp	r0, #0
 800b288:	d13c      	bne.n	800b304 <_dtoa_r+0x2ec>
 800b28a:	4b1b      	ldr	r3, [pc, #108]	@ (800b2f8 <_dtoa_r+0x2e0>)
 800b28c:	4602      	mov	r2, r0
 800b28e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b292:	e6d8      	b.n	800b046 <_dtoa_r+0x2e>
 800b294:	2301      	movs	r3, #1
 800b296:	e7e0      	b.n	800b25a <_dtoa_r+0x242>
 800b298:	2401      	movs	r4, #1
 800b29a:	2300      	movs	r3, #0
 800b29c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b29e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b2a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b2a4:	9300      	str	r3, [sp, #0]
 800b2a6:	9307      	str	r3, [sp, #28]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	2312      	movs	r3, #18
 800b2ac:	e7d0      	b.n	800b250 <_dtoa_r+0x238>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2b2:	e7f5      	b.n	800b2a0 <_dtoa_r+0x288>
 800b2b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2b6:	9300      	str	r3, [sp, #0]
 800b2b8:	9307      	str	r3, [sp, #28]
 800b2ba:	e7d7      	b.n	800b26c <_dtoa_r+0x254>
 800b2bc:	3101      	adds	r1, #1
 800b2be:	0052      	lsls	r2, r2, #1
 800b2c0:	e7d8      	b.n	800b274 <_dtoa_r+0x25c>
 800b2c2:	bf00      	nop
 800b2c4:	f3af 8000 	nop.w
 800b2c8:	636f4361 	.word	0x636f4361
 800b2cc:	3fd287a7 	.word	0x3fd287a7
 800b2d0:	8b60c8b3 	.word	0x8b60c8b3
 800b2d4:	3fc68a28 	.word	0x3fc68a28
 800b2d8:	509f79fb 	.word	0x509f79fb
 800b2dc:	3fd34413 	.word	0x3fd34413
 800b2e0:	0800d4b1 	.word	0x0800d4b1
 800b2e4:	0800d4c8 	.word	0x0800d4c8
 800b2e8:	7ff00000 	.word	0x7ff00000
 800b2ec:	0800d481 	.word	0x0800d481
 800b2f0:	3ff80000 	.word	0x3ff80000
 800b2f4:	0800d5c0 	.word	0x0800d5c0
 800b2f8:	0800d520 	.word	0x0800d520
 800b2fc:	0800d4ad 	.word	0x0800d4ad
 800b300:	0800d480 	.word	0x0800d480
 800b304:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b308:	6018      	str	r0, [r3, #0]
 800b30a:	9b07      	ldr	r3, [sp, #28]
 800b30c:	2b0e      	cmp	r3, #14
 800b30e:	f200 80a4 	bhi.w	800b45a <_dtoa_r+0x442>
 800b312:	2c00      	cmp	r4, #0
 800b314:	f000 80a1 	beq.w	800b45a <_dtoa_r+0x442>
 800b318:	2f00      	cmp	r7, #0
 800b31a:	dd33      	ble.n	800b384 <_dtoa_r+0x36c>
 800b31c:	4bad      	ldr	r3, [pc, #692]	@ (800b5d4 <_dtoa_r+0x5bc>)
 800b31e:	f007 020f 	and.w	r2, r7, #15
 800b322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b326:	ed93 7b00 	vldr	d7, [r3]
 800b32a:	05f8      	lsls	r0, r7, #23
 800b32c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b330:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b334:	d516      	bpl.n	800b364 <_dtoa_r+0x34c>
 800b336:	4ba8      	ldr	r3, [pc, #672]	@ (800b5d8 <_dtoa_r+0x5c0>)
 800b338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b33c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b340:	f7f5 fa84 	bl	800084c <__aeabi_ddiv>
 800b344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b348:	f004 040f 	and.w	r4, r4, #15
 800b34c:	2603      	movs	r6, #3
 800b34e:	4da2      	ldr	r5, [pc, #648]	@ (800b5d8 <_dtoa_r+0x5c0>)
 800b350:	b954      	cbnz	r4, 800b368 <_dtoa_r+0x350>
 800b352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b35a:	f7f5 fa77 	bl	800084c <__aeabi_ddiv>
 800b35e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b362:	e028      	b.n	800b3b6 <_dtoa_r+0x39e>
 800b364:	2602      	movs	r6, #2
 800b366:	e7f2      	b.n	800b34e <_dtoa_r+0x336>
 800b368:	07e1      	lsls	r1, r4, #31
 800b36a:	d508      	bpl.n	800b37e <_dtoa_r+0x366>
 800b36c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b370:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b374:	f7f5 f940 	bl	80005f8 <__aeabi_dmul>
 800b378:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b37c:	3601      	adds	r6, #1
 800b37e:	1064      	asrs	r4, r4, #1
 800b380:	3508      	adds	r5, #8
 800b382:	e7e5      	b.n	800b350 <_dtoa_r+0x338>
 800b384:	f000 80d2 	beq.w	800b52c <_dtoa_r+0x514>
 800b388:	427c      	negs	r4, r7
 800b38a:	4b92      	ldr	r3, [pc, #584]	@ (800b5d4 <_dtoa_r+0x5bc>)
 800b38c:	4d92      	ldr	r5, [pc, #584]	@ (800b5d8 <_dtoa_r+0x5c0>)
 800b38e:	f004 020f 	and.w	r2, r4, #15
 800b392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b39e:	f7f5 f92b 	bl	80005f8 <__aeabi_dmul>
 800b3a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3a6:	1124      	asrs	r4, r4, #4
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	2602      	movs	r6, #2
 800b3ac:	2c00      	cmp	r4, #0
 800b3ae:	f040 80b2 	bne.w	800b516 <_dtoa_r+0x4fe>
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d1d3      	bne.n	800b35e <_dtoa_r+0x346>
 800b3b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b3b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	f000 80b7 	beq.w	800b530 <_dtoa_r+0x518>
 800b3c2:	4b86      	ldr	r3, [pc, #536]	@ (800b5dc <_dtoa_r+0x5c4>)
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	f7f5 fb87 	bl	8000adc <__aeabi_dcmplt>
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	f000 80ae 	beq.w	800b530 <_dtoa_r+0x518>
 800b3d4:	9b07      	ldr	r3, [sp, #28]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	f000 80aa 	beq.w	800b530 <_dtoa_r+0x518>
 800b3dc:	9b00      	ldr	r3, [sp, #0]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	dd37      	ble.n	800b452 <_dtoa_r+0x43a>
 800b3e2:	1e7b      	subs	r3, r7, #1
 800b3e4:	9304      	str	r3, [sp, #16]
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	4b7d      	ldr	r3, [pc, #500]	@ (800b5e0 <_dtoa_r+0x5c8>)
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	f7f5 f903 	bl	80005f8 <__aeabi_dmul>
 800b3f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3f6:	9c00      	ldr	r4, [sp, #0]
 800b3f8:	3601      	adds	r6, #1
 800b3fa:	4630      	mov	r0, r6
 800b3fc:	f7f5 f892 	bl	8000524 <__aeabi_i2d>
 800b400:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b404:	f7f5 f8f8 	bl	80005f8 <__aeabi_dmul>
 800b408:	4b76      	ldr	r3, [pc, #472]	@ (800b5e4 <_dtoa_r+0x5cc>)
 800b40a:	2200      	movs	r2, #0
 800b40c:	f7f4 ff3e 	bl	800028c <__adddf3>
 800b410:	4605      	mov	r5, r0
 800b412:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b416:	2c00      	cmp	r4, #0
 800b418:	f040 808d 	bne.w	800b536 <_dtoa_r+0x51e>
 800b41c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b420:	4b71      	ldr	r3, [pc, #452]	@ (800b5e8 <_dtoa_r+0x5d0>)
 800b422:	2200      	movs	r2, #0
 800b424:	f7f4 ff30 	bl	8000288 <__aeabi_dsub>
 800b428:	4602      	mov	r2, r0
 800b42a:	460b      	mov	r3, r1
 800b42c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b430:	462a      	mov	r2, r5
 800b432:	4633      	mov	r3, r6
 800b434:	f7f5 fb70 	bl	8000b18 <__aeabi_dcmpgt>
 800b438:	2800      	cmp	r0, #0
 800b43a:	f040 828b 	bne.w	800b954 <_dtoa_r+0x93c>
 800b43e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b442:	462a      	mov	r2, r5
 800b444:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b448:	f7f5 fb48 	bl	8000adc <__aeabi_dcmplt>
 800b44c:	2800      	cmp	r0, #0
 800b44e:	f040 8128 	bne.w	800b6a2 <_dtoa_r+0x68a>
 800b452:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b456:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b45a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	f2c0 815a 	blt.w	800b716 <_dtoa_r+0x6fe>
 800b462:	2f0e      	cmp	r7, #14
 800b464:	f300 8157 	bgt.w	800b716 <_dtoa_r+0x6fe>
 800b468:	4b5a      	ldr	r3, [pc, #360]	@ (800b5d4 <_dtoa_r+0x5bc>)
 800b46a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b46e:	ed93 7b00 	vldr	d7, [r3]
 800b472:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b474:	2b00      	cmp	r3, #0
 800b476:	ed8d 7b00 	vstr	d7, [sp]
 800b47a:	da03      	bge.n	800b484 <_dtoa_r+0x46c>
 800b47c:	9b07      	ldr	r3, [sp, #28]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f340 8101 	ble.w	800b686 <_dtoa_r+0x66e>
 800b484:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b488:	4656      	mov	r6, sl
 800b48a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f5 f9db 	bl	800084c <__aeabi_ddiv>
 800b496:	f7f5 fb5f 	bl	8000b58 <__aeabi_d2iz>
 800b49a:	4680      	mov	r8, r0
 800b49c:	f7f5 f842 	bl	8000524 <__aeabi_i2d>
 800b4a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4a4:	f7f5 f8a8 	bl	80005f8 <__aeabi_dmul>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	4629      	mov	r1, r5
 800b4b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b4b4:	f7f4 fee8 	bl	8000288 <__aeabi_dsub>
 800b4b8:	f806 4b01 	strb.w	r4, [r6], #1
 800b4bc:	9d07      	ldr	r5, [sp, #28]
 800b4be:	eba6 040a 	sub.w	r4, r6, sl
 800b4c2:	42a5      	cmp	r5, r4
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	f040 8117 	bne.w	800b6fa <_dtoa_r+0x6e2>
 800b4cc:	f7f4 fede 	bl	800028c <__adddf3>
 800b4d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	460d      	mov	r5, r1
 800b4d8:	f7f5 fb1e 	bl	8000b18 <__aeabi_dcmpgt>
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	f040 80f9 	bne.w	800b6d4 <_dtoa_r+0x6bc>
 800b4e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	4629      	mov	r1, r5
 800b4ea:	f7f5 faed 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4ee:	b118      	cbz	r0, 800b4f8 <_dtoa_r+0x4e0>
 800b4f0:	f018 0f01 	tst.w	r8, #1
 800b4f4:	f040 80ee 	bne.w	800b6d4 <_dtoa_r+0x6bc>
 800b4f8:	4649      	mov	r1, r9
 800b4fa:	4658      	mov	r0, fp
 800b4fc:	f000 fc90 	bl	800be20 <_Bfree>
 800b500:	2300      	movs	r3, #0
 800b502:	7033      	strb	r3, [r6, #0]
 800b504:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b506:	3701      	adds	r7, #1
 800b508:	601f      	str	r7, [r3, #0]
 800b50a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	f000 831d 	beq.w	800bb4c <_dtoa_r+0xb34>
 800b512:	601e      	str	r6, [r3, #0]
 800b514:	e31a      	b.n	800bb4c <_dtoa_r+0xb34>
 800b516:	07e2      	lsls	r2, r4, #31
 800b518:	d505      	bpl.n	800b526 <_dtoa_r+0x50e>
 800b51a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b51e:	f7f5 f86b 	bl	80005f8 <__aeabi_dmul>
 800b522:	3601      	adds	r6, #1
 800b524:	2301      	movs	r3, #1
 800b526:	1064      	asrs	r4, r4, #1
 800b528:	3508      	adds	r5, #8
 800b52a:	e73f      	b.n	800b3ac <_dtoa_r+0x394>
 800b52c:	2602      	movs	r6, #2
 800b52e:	e742      	b.n	800b3b6 <_dtoa_r+0x39e>
 800b530:	9c07      	ldr	r4, [sp, #28]
 800b532:	9704      	str	r7, [sp, #16]
 800b534:	e761      	b.n	800b3fa <_dtoa_r+0x3e2>
 800b536:	4b27      	ldr	r3, [pc, #156]	@ (800b5d4 <_dtoa_r+0x5bc>)
 800b538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b53a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b53e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b542:	4454      	add	r4, sl
 800b544:	2900      	cmp	r1, #0
 800b546:	d053      	beq.n	800b5f0 <_dtoa_r+0x5d8>
 800b548:	4928      	ldr	r1, [pc, #160]	@ (800b5ec <_dtoa_r+0x5d4>)
 800b54a:	2000      	movs	r0, #0
 800b54c:	f7f5 f97e 	bl	800084c <__aeabi_ddiv>
 800b550:	4633      	mov	r3, r6
 800b552:	462a      	mov	r2, r5
 800b554:	f7f4 fe98 	bl	8000288 <__aeabi_dsub>
 800b558:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b55c:	4656      	mov	r6, sl
 800b55e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b562:	f7f5 faf9 	bl	8000b58 <__aeabi_d2iz>
 800b566:	4605      	mov	r5, r0
 800b568:	f7f4 ffdc 	bl	8000524 <__aeabi_i2d>
 800b56c:	4602      	mov	r2, r0
 800b56e:	460b      	mov	r3, r1
 800b570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b574:	f7f4 fe88 	bl	8000288 <__aeabi_dsub>
 800b578:	3530      	adds	r5, #48	@ 0x30
 800b57a:	4602      	mov	r2, r0
 800b57c:	460b      	mov	r3, r1
 800b57e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b582:	f806 5b01 	strb.w	r5, [r6], #1
 800b586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b58a:	f7f5 faa7 	bl	8000adc <__aeabi_dcmplt>
 800b58e:	2800      	cmp	r0, #0
 800b590:	d171      	bne.n	800b676 <_dtoa_r+0x65e>
 800b592:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b596:	4911      	ldr	r1, [pc, #68]	@ (800b5dc <_dtoa_r+0x5c4>)
 800b598:	2000      	movs	r0, #0
 800b59a:	f7f4 fe75 	bl	8000288 <__aeabi_dsub>
 800b59e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b5a2:	f7f5 fa9b 	bl	8000adc <__aeabi_dcmplt>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	f040 8095 	bne.w	800b6d6 <_dtoa_r+0x6be>
 800b5ac:	42a6      	cmp	r6, r4
 800b5ae:	f43f af50 	beq.w	800b452 <_dtoa_r+0x43a>
 800b5b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b5b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b5e0 <_dtoa_r+0x5c8>)
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f7f5 f81d 	bl	80005f8 <__aeabi_dmul>
 800b5be:	4b08      	ldr	r3, [pc, #32]	@ (800b5e0 <_dtoa_r+0x5c8>)
 800b5c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5ca:	f7f5 f815 	bl	80005f8 <__aeabi_dmul>
 800b5ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5d2:	e7c4      	b.n	800b55e <_dtoa_r+0x546>
 800b5d4:	0800d5c0 	.word	0x0800d5c0
 800b5d8:	0800d598 	.word	0x0800d598
 800b5dc:	3ff00000 	.word	0x3ff00000
 800b5e0:	40240000 	.word	0x40240000
 800b5e4:	401c0000 	.word	0x401c0000
 800b5e8:	40140000 	.word	0x40140000
 800b5ec:	3fe00000 	.word	0x3fe00000
 800b5f0:	4631      	mov	r1, r6
 800b5f2:	4628      	mov	r0, r5
 800b5f4:	f7f5 f800 	bl	80005f8 <__aeabi_dmul>
 800b5f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b5fc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b5fe:	4656      	mov	r6, sl
 800b600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b604:	f7f5 faa8 	bl	8000b58 <__aeabi_d2iz>
 800b608:	4605      	mov	r5, r0
 800b60a:	f7f4 ff8b 	bl	8000524 <__aeabi_i2d>
 800b60e:	4602      	mov	r2, r0
 800b610:	460b      	mov	r3, r1
 800b612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b616:	f7f4 fe37 	bl	8000288 <__aeabi_dsub>
 800b61a:	3530      	adds	r5, #48	@ 0x30
 800b61c:	f806 5b01 	strb.w	r5, [r6], #1
 800b620:	4602      	mov	r2, r0
 800b622:	460b      	mov	r3, r1
 800b624:	42a6      	cmp	r6, r4
 800b626:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b62a:	f04f 0200 	mov.w	r2, #0
 800b62e:	d124      	bne.n	800b67a <_dtoa_r+0x662>
 800b630:	4bac      	ldr	r3, [pc, #688]	@ (800b8e4 <_dtoa_r+0x8cc>)
 800b632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b636:	f7f4 fe29 	bl	800028c <__adddf3>
 800b63a:	4602      	mov	r2, r0
 800b63c:	460b      	mov	r3, r1
 800b63e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b642:	f7f5 fa69 	bl	8000b18 <__aeabi_dcmpgt>
 800b646:	2800      	cmp	r0, #0
 800b648:	d145      	bne.n	800b6d6 <_dtoa_r+0x6be>
 800b64a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b64e:	49a5      	ldr	r1, [pc, #660]	@ (800b8e4 <_dtoa_r+0x8cc>)
 800b650:	2000      	movs	r0, #0
 800b652:	f7f4 fe19 	bl	8000288 <__aeabi_dsub>
 800b656:	4602      	mov	r2, r0
 800b658:	460b      	mov	r3, r1
 800b65a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b65e:	f7f5 fa3d 	bl	8000adc <__aeabi_dcmplt>
 800b662:	2800      	cmp	r0, #0
 800b664:	f43f aef5 	beq.w	800b452 <_dtoa_r+0x43a>
 800b668:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b66a:	1e73      	subs	r3, r6, #1
 800b66c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b66e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b672:	2b30      	cmp	r3, #48	@ 0x30
 800b674:	d0f8      	beq.n	800b668 <_dtoa_r+0x650>
 800b676:	9f04      	ldr	r7, [sp, #16]
 800b678:	e73e      	b.n	800b4f8 <_dtoa_r+0x4e0>
 800b67a:	4b9b      	ldr	r3, [pc, #620]	@ (800b8e8 <_dtoa_r+0x8d0>)
 800b67c:	f7f4 ffbc 	bl	80005f8 <__aeabi_dmul>
 800b680:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b684:	e7bc      	b.n	800b600 <_dtoa_r+0x5e8>
 800b686:	d10c      	bne.n	800b6a2 <_dtoa_r+0x68a>
 800b688:	4b98      	ldr	r3, [pc, #608]	@ (800b8ec <_dtoa_r+0x8d4>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b690:	f7f4 ffb2 	bl	80005f8 <__aeabi_dmul>
 800b694:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b698:	f7f5 fa34 	bl	8000b04 <__aeabi_dcmpge>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	f000 8157 	beq.w	800b950 <_dtoa_r+0x938>
 800b6a2:	2400      	movs	r4, #0
 800b6a4:	4625      	mov	r5, r4
 800b6a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6a8:	43db      	mvns	r3, r3
 800b6aa:	9304      	str	r3, [sp, #16]
 800b6ac:	4656      	mov	r6, sl
 800b6ae:	2700      	movs	r7, #0
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	4658      	mov	r0, fp
 800b6b4:	f000 fbb4 	bl	800be20 <_Bfree>
 800b6b8:	2d00      	cmp	r5, #0
 800b6ba:	d0dc      	beq.n	800b676 <_dtoa_r+0x65e>
 800b6bc:	b12f      	cbz	r7, 800b6ca <_dtoa_r+0x6b2>
 800b6be:	42af      	cmp	r7, r5
 800b6c0:	d003      	beq.n	800b6ca <_dtoa_r+0x6b2>
 800b6c2:	4639      	mov	r1, r7
 800b6c4:	4658      	mov	r0, fp
 800b6c6:	f000 fbab 	bl	800be20 <_Bfree>
 800b6ca:	4629      	mov	r1, r5
 800b6cc:	4658      	mov	r0, fp
 800b6ce:	f000 fba7 	bl	800be20 <_Bfree>
 800b6d2:	e7d0      	b.n	800b676 <_dtoa_r+0x65e>
 800b6d4:	9704      	str	r7, [sp, #16]
 800b6d6:	4633      	mov	r3, r6
 800b6d8:	461e      	mov	r6, r3
 800b6da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6de:	2a39      	cmp	r2, #57	@ 0x39
 800b6e0:	d107      	bne.n	800b6f2 <_dtoa_r+0x6da>
 800b6e2:	459a      	cmp	sl, r3
 800b6e4:	d1f8      	bne.n	800b6d8 <_dtoa_r+0x6c0>
 800b6e6:	9a04      	ldr	r2, [sp, #16]
 800b6e8:	3201      	adds	r2, #1
 800b6ea:	9204      	str	r2, [sp, #16]
 800b6ec:	2230      	movs	r2, #48	@ 0x30
 800b6ee:	f88a 2000 	strb.w	r2, [sl]
 800b6f2:	781a      	ldrb	r2, [r3, #0]
 800b6f4:	3201      	adds	r2, #1
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	e7bd      	b.n	800b676 <_dtoa_r+0x65e>
 800b6fa:	4b7b      	ldr	r3, [pc, #492]	@ (800b8e8 <_dtoa_r+0x8d0>)
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	f7f4 ff7b 	bl	80005f8 <__aeabi_dmul>
 800b702:	2200      	movs	r2, #0
 800b704:	2300      	movs	r3, #0
 800b706:	4604      	mov	r4, r0
 800b708:	460d      	mov	r5, r1
 800b70a:	f7f5 f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b70e:	2800      	cmp	r0, #0
 800b710:	f43f aebb 	beq.w	800b48a <_dtoa_r+0x472>
 800b714:	e6f0      	b.n	800b4f8 <_dtoa_r+0x4e0>
 800b716:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b718:	2a00      	cmp	r2, #0
 800b71a:	f000 80db 	beq.w	800b8d4 <_dtoa_r+0x8bc>
 800b71e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b720:	2a01      	cmp	r2, #1
 800b722:	f300 80bf 	bgt.w	800b8a4 <_dtoa_r+0x88c>
 800b726:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b728:	2a00      	cmp	r2, #0
 800b72a:	f000 80b7 	beq.w	800b89c <_dtoa_r+0x884>
 800b72e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b732:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b734:	4646      	mov	r6, r8
 800b736:	9a08      	ldr	r2, [sp, #32]
 800b738:	2101      	movs	r1, #1
 800b73a:	441a      	add	r2, r3
 800b73c:	4658      	mov	r0, fp
 800b73e:	4498      	add	r8, r3
 800b740:	9208      	str	r2, [sp, #32]
 800b742:	f000 fc21 	bl	800bf88 <__i2b>
 800b746:	4605      	mov	r5, r0
 800b748:	b15e      	cbz	r6, 800b762 <_dtoa_r+0x74a>
 800b74a:	9b08      	ldr	r3, [sp, #32]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	dd08      	ble.n	800b762 <_dtoa_r+0x74a>
 800b750:	42b3      	cmp	r3, r6
 800b752:	9a08      	ldr	r2, [sp, #32]
 800b754:	bfa8      	it	ge
 800b756:	4633      	movge	r3, r6
 800b758:	eba8 0803 	sub.w	r8, r8, r3
 800b75c:	1af6      	subs	r6, r6, r3
 800b75e:	1ad3      	subs	r3, r2, r3
 800b760:	9308      	str	r3, [sp, #32]
 800b762:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b764:	b1f3      	cbz	r3, 800b7a4 <_dtoa_r+0x78c>
 800b766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f000 80b7 	beq.w	800b8dc <_dtoa_r+0x8c4>
 800b76e:	b18c      	cbz	r4, 800b794 <_dtoa_r+0x77c>
 800b770:	4629      	mov	r1, r5
 800b772:	4622      	mov	r2, r4
 800b774:	4658      	mov	r0, fp
 800b776:	f000 fcc7 	bl	800c108 <__pow5mult>
 800b77a:	464a      	mov	r2, r9
 800b77c:	4601      	mov	r1, r0
 800b77e:	4605      	mov	r5, r0
 800b780:	4658      	mov	r0, fp
 800b782:	f000 fc17 	bl	800bfb4 <__multiply>
 800b786:	4649      	mov	r1, r9
 800b788:	9004      	str	r0, [sp, #16]
 800b78a:	4658      	mov	r0, fp
 800b78c:	f000 fb48 	bl	800be20 <_Bfree>
 800b790:	9b04      	ldr	r3, [sp, #16]
 800b792:	4699      	mov	r9, r3
 800b794:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b796:	1b1a      	subs	r2, r3, r4
 800b798:	d004      	beq.n	800b7a4 <_dtoa_r+0x78c>
 800b79a:	4649      	mov	r1, r9
 800b79c:	4658      	mov	r0, fp
 800b79e:	f000 fcb3 	bl	800c108 <__pow5mult>
 800b7a2:	4681      	mov	r9, r0
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	4658      	mov	r0, fp
 800b7a8:	f000 fbee 	bl	800bf88 <__i2b>
 800b7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7ae:	4604      	mov	r4, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f000 81cf 	beq.w	800bb54 <_dtoa_r+0xb3c>
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	4601      	mov	r1, r0
 800b7ba:	4658      	mov	r0, fp
 800b7bc:	f000 fca4 	bl	800c108 <__pow5mult>
 800b7c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	4604      	mov	r4, r0
 800b7c6:	f300 8095 	bgt.w	800b8f4 <_dtoa_r+0x8dc>
 800b7ca:	9b02      	ldr	r3, [sp, #8]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	f040 8087 	bne.w	800b8e0 <_dtoa_r+0x8c8>
 800b7d2:	9b03      	ldr	r3, [sp, #12]
 800b7d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f040 8089 	bne.w	800b8f0 <_dtoa_r+0x8d8>
 800b7de:	9b03      	ldr	r3, [sp, #12]
 800b7e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7e4:	0d1b      	lsrs	r3, r3, #20
 800b7e6:	051b      	lsls	r3, r3, #20
 800b7e8:	b12b      	cbz	r3, 800b7f6 <_dtoa_r+0x7de>
 800b7ea:	9b08      	ldr	r3, [sp, #32]
 800b7ec:	3301      	adds	r3, #1
 800b7ee:	9308      	str	r3, [sp, #32]
 800b7f0:	f108 0801 	add.w	r8, r8, #1
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f000 81b0 	beq.w	800bb60 <_dtoa_r+0xb48>
 800b800:	6923      	ldr	r3, [r4, #16]
 800b802:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b806:	6918      	ldr	r0, [r3, #16]
 800b808:	f000 fb72 	bl	800bef0 <__hi0bits>
 800b80c:	f1c0 0020 	rsb	r0, r0, #32
 800b810:	9b08      	ldr	r3, [sp, #32]
 800b812:	4418      	add	r0, r3
 800b814:	f010 001f 	ands.w	r0, r0, #31
 800b818:	d077      	beq.n	800b90a <_dtoa_r+0x8f2>
 800b81a:	f1c0 0320 	rsb	r3, r0, #32
 800b81e:	2b04      	cmp	r3, #4
 800b820:	dd6b      	ble.n	800b8fa <_dtoa_r+0x8e2>
 800b822:	9b08      	ldr	r3, [sp, #32]
 800b824:	f1c0 001c 	rsb	r0, r0, #28
 800b828:	4403      	add	r3, r0
 800b82a:	4480      	add	r8, r0
 800b82c:	4406      	add	r6, r0
 800b82e:	9308      	str	r3, [sp, #32]
 800b830:	f1b8 0f00 	cmp.w	r8, #0
 800b834:	dd05      	ble.n	800b842 <_dtoa_r+0x82a>
 800b836:	4649      	mov	r1, r9
 800b838:	4642      	mov	r2, r8
 800b83a:	4658      	mov	r0, fp
 800b83c:	f000 fcbe 	bl	800c1bc <__lshift>
 800b840:	4681      	mov	r9, r0
 800b842:	9b08      	ldr	r3, [sp, #32]
 800b844:	2b00      	cmp	r3, #0
 800b846:	dd05      	ble.n	800b854 <_dtoa_r+0x83c>
 800b848:	4621      	mov	r1, r4
 800b84a:	461a      	mov	r2, r3
 800b84c:	4658      	mov	r0, fp
 800b84e:	f000 fcb5 	bl	800c1bc <__lshift>
 800b852:	4604      	mov	r4, r0
 800b854:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b856:	2b00      	cmp	r3, #0
 800b858:	d059      	beq.n	800b90e <_dtoa_r+0x8f6>
 800b85a:	4621      	mov	r1, r4
 800b85c:	4648      	mov	r0, r9
 800b85e:	f000 fd19 	bl	800c294 <__mcmp>
 800b862:	2800      	cmp	r0, #0
 800b864:	da53      	bge.n	800b90e <_dtoa_r+0x8f6>
 800b866:	1e7b      	subs	r3, r7, #1
 800b868:	9304      	str	r3, [sp, #16]
 800b86a:	4649      	mov	r1, r9
 800b86c:	2300      	movs	r3, #0
 800b86e:	220a      	movs	r2, #10
 800b870:	4658      	mov	r0, fp
 800b872:	f000 faf7 	bl	800be64 <__multadd>
 800b876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b878:	4681      	mov	r9, r0
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f000 8172 	beq.w	800bb64 <_dtoa_r+0xb4c>
 800b880:	2300      	movs	r3, #0
 800b882:	4629      	mov	r1, r5
 800b884:	220a      	movs	r2, #10
 800b886:	4658      	mov	r0, fp
 800b888:	f000 faec 	bl	800be64 <__multadd>
 800b88c:	9b00      	ldr	r3, [sp, #0]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	4605      	mov	r5, r0
 800b892:	dc67      	bgt.n	800b964 <_dtoa_r+0x94c>
 800b894:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b896:	2b02      	cmp	r3, #2
 800b898:	dc41      	bgt.n	800b91e <_dtoa_r+0x906>
 800b89a:	e063      	b.n	800b964 <_dtoa_r+0x94c>
 800b89c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b89e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8a2:	e746      	b.n	800b732 <_dtoa_r+0x71a>
 800b8a4:	9b07      	ldr	r3, [sp, #28]
 800b8a6:	1e5c      	subs	r4, r3, #1
 800b8a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8aa:	42a3      	cmp	r3, r4
 800b8ac:	bfbf      	itttt	lt
 800b8ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b8b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b8b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b8b4:	1ae3      	sublt	r3, r4, r3
 800b8b6:	bfb4      	ite	lt
 800b8b8:	18d2      	addlt	r2, r2, r3
 800b8ba:	1b1c      	subge	r4, r3, r4
 800b8bc:	9b07      	ldr	r3, [sp, #28]
 800b8be:	bfbc      	itt	lt
 800b8c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b8c2:	2400      	movlt	r4, #0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	bfb5      	itete	lt
 800b8c8:	eba8 0603 	sublt.w	r6, r8, r3
 800b8cc:	9b07      	ldrge	r3, [sp, #28]
 800b8ce:	2300      	movlt	r3, #0
 800b8d0:	4646      	movge	r6, r8
 800b8d2:	e730      	b.n	800b736 <_dtoa_r+0x71e>
 800b8d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b8d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b8d8:	4646      	mov	r6, r8
 800b8da:	e735      	b.n	800b748 <_dtoa_r+0x730>
 800b8dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8de:	e75c      	b.n	800b79a <_dtoa_r+0x782>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	e788      	b.n	800b7f6 <_dtoa_r+0x7de>
 800b8e4:	3fe00000 	.word	0x3fe00000
 800b8e8:	40240000 	.word	0x40240000
 800b8ec:	40140000 	.word	0x40140000
 800b8f0:	9b02      	ldr	r3, [sp, #8]
 800b8f2:	e780      	b.n	800b7f6 <_dtoa_r+0x7de>
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8f8:	e782      	b.n	800b800 <_dtoa_r+0x7e8>
 800b8fa:	d099      	beq.n	800b830 <_dtoa_r+0x818>
 800b8fc:	9a08      	ldr	r2, [sp, #32]
 800b8fe:	331c      	adds	r3, #28
 800b900:	441a      	add	r2, r3
 800b902:	4498      	add	r8, r3
 800b904:	441e      	add	r6, r3
 800b906:	9208      	str	r2, [sp, #32]
 800b908:	e792      	b.n	800b830 <_dtoa_r+0x818>
 800b90a:	4603      	mov	r3, r0
 800b90c:	e7f6      	b.n	800b8fc <_dtoa_r+0x8e4>
 800b90e:	9b07      	ldr	r3, [sp, #28]
 800b910:	9704      	str	r7, [sp, #16]
 800b912:	2b00      	cmp	r3, #0
 800b914:	dc20      	bgt.n	800b958 <_dtoa_r+0x940>
 800b916:	9300      	str	r3, [sp, #0]
 800b918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b91a:	2b02      	cmp	r3, #2
 800b91c:	dd1e      	ble.n	800b95c <_dtoa_r+0x944>
 800b91e:	9b00      	ldr	r3, [sp, #0]
 800b920:	2b00      	cmp	r3, #0
 800b922:	f47f aec0 	bne.w	800b6a6 <_dtoa_r+0x68e>
 800b926:	4621      	mov	r1, r4
 800b928:	2205      	movs	r2, #5
 800b92a:	4658      	mov	r0, fp
 800b92c:	f000 fa9a 	bl	800be64 <__multadd>
 800b930:	4601      	mov	r1, r0
 800b932:	4604      	mov	r4, r0
 800b934:	4648      	mov	r0, r9
 800b936:	f000 fcad 	bl	800c294 <__mcmp>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	f77f aeb3 	ble.w	800b6a6 <_dtoa_r+0x68e>
 800b940:	4656      	mov	r6, sl
 800b942:	2331      	movs	r3, #49	@ 0x31
 800b944:	f806 3b01 	strb.w	r3, [r6], #1
 800b948:	9b04      	ldr	r3, [sp, #16]
 800b94a:	3301      	adds	r3, #1
 800b94c:	9304      	str	r3, [sp, #16]
 800b94e:	e6ae      	b.n	800b6ae <_dtoa_r+0x696>
 800b950:	9c07      	ldr	r4, [sp, #28]
 800b952:	9704      	str	r7, [sp, #16]
 800b954:	4625      	mov	r5, r4
 800b956:	e7f3      	b.n	800b940 <_dtoa_r+0x928>
 800b958:	9b07      	ldr	r3, [sp, #28]
 800b95a:	9300      	str	r3, [sp, #0]
 800b95c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f000 8104 	beq.w	800bb6c <_dtoa_r+0xb54>
 800b964:	2e00      	cmp	r6, #0
 800b966:	dd05      	ble.n	800b974 <_dtoa_r+0x95c>
 800b968:	4629      	mov	r1, r5
 800b96a:	4632      	mov	r2, r6
 800b96c:	4658      	mov	r0, fp
 800b96e:	f000 fc25 	bl	800c1bc <__lshift>
 800b972:	4605      	mov	r5, r0
 800b974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b976:	2b00      	cmp	r3, #0
 800b978:	d05a      	beq.n	800ba30 <_dtoa_r+0xa18>
 800b97a:	6869      	ldr	r1, [r5, #4]
 800b97c:	4658      	mov	r0, fp
 800b97e:	f000 fa0f 	bl	800bda0 <_Balloc>
 800b982:	4606      	mov	r6, r0
 800b984:	b928      	cbnz	r0, 800b992 <_dtoa_r+0x97a>
 800b986:	4b84      	ldr	r3, [pc, #528]	@ (800bb98 <_dtoa_r+0xb80>)
 800b988:	4602      	mov	r2, r0
 800b98a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b98e:	f7ff bb5a 	b.w	800b046 <_dtoa_r+0x2e>
 800b992:	692a      	ldr	r2, [r5, #16]
 800b994:	3202      	adds	r2, #2
 800b996:	0092      	lsls	r2, r2, #2
 800b998:	f105 010c 	add.w	r1, r5, #12
 800b99c:	300c      	adds	r0, #12
 800b99e:	f7ff faa2 	bl	800aee6 <memcpy>
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	4631      	mov	r1, r6
 800b9a6:	4658      	mov	r0, fp
 800b9a8:	f000 fc08 	bl	800c1bc <__lshift>
 800b9ac:	f10a 0301 	add.w	r3, sl, #1
 800b9b0:	9307      	str	r3, [sp, #28]
 800b9b2:	9b00      	ldr	r3, [sp, #0]
 800b9b4:	4453      	add	r3, sl
 800b9b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9b8:	9b02      	ldr	r3, [sp, #8]
 800b9ba:	f003 0301 	and.w	r3, r3, #1
 800b9be:	462f      	mov	r7, r5
 800b9c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9c2:	4605      	mov	r5, r0
 800b9c4:	9b07      	ldr	r3, [sp, #28]
 800b9c6:	4621      	mov	r1, r4
 800b9c8:	3b01      	subs	r3, #1
 800b9ca:	4648      	mov	r0, r9
 800b9cc:	9300      	str	r3, [sp, #0]
 800b9ce:	f7ff fa98 	bl	800af02 <quorem>
 800b9d2:	4639      	mov	r1, r7
 800b9d4:	9002      	str	r0, [sp, #8]
 800b9d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b9da:	4648      	mov	r0, r9
 800b9dc:	f000 fc5a 	bl	800c294 <__mcmp>
 800b9e0:	462a      	mov	r2, r5
 800b9e2:	9008      	str	r0, [sp, #32]
 800b9e4:	4621      	mov	r1, r4
 800b9e6:	4658      	mov	r0, fp
 800b9e8:	f000 fc70 	bl	800c2cc <__mdiff>
 800b9ec:	68c2      	ldr	r2, [r0, #12]
 800b9ee:	4606      	mov	r6, r0
 800b9f0:	bb02      	cbnz	r2, 800ba34 <_dtoa_r+0xa1c>
 800b9f2:	4601      	mov	r1, r0
 800b9f4:	4648      	mov	r0, r9
 800b9f6:	f000 fc4d 	bl	800c294 <__mcmp>
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	4631      	mov	r1, r6
 800b9fe:	4658      	mov	r0, fp
 800ba00:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba02:	f000 fa0d 	bl	800be20 <_Bfree>
 800ba06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba0a:	9e07      	ldr	r6, [sp, #28]
 800ba0c:	ea43 0102 	orr.w	r1, r3, r2
 800ba10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba12:	4319      	orrs	r1, r3
 800ba14:	d110      	bne.n	800ba38 <_dtoa_r+0xa20>
 800ba16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba1a:	d029      	beq.n	800ba70 <_dtoa_r+0xa58>
 800ba1c:	9b08      	ldr	r3, [sp, #32]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	dd02      	ble.n	800ba28 <_dtoa_r+0xa10>
 800ba22:	9b02      	ldr	r3, [sp, #8]
 800ba24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ba28:	9b00      	ldr	r3, [sp, #0]
 800ba2a:	f883 8000 	strb.w	r8, [r3]
 800ba2e:	e63f      	b.n	800b6b0 <_dtoa_r+0x698>
 800ba30:	4628      	mov	r0, r5
 800ba32:	e7bb      	b.n	800b9ac <_dtoa_r+0x994>
 800ba34:	2201      	movs	r2, #1
 800ba36:	e7e1      	b.n	800b9fc <_dtoa_r+0x9e4>
 800ba38:	9b08      	ldr	r3, [sp, #32]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	db04      	blt.n	800ba48 <_dtoa_r+0xa30>
 800ba3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba40:	430b      	orrs	r3, r1
 800ba42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba44:	430b      	orrs	r3, r1
 800ba46:	d120      	bne.n	800ba8a <_dtoa_r+0xa72>
 800ba48:	2a00      	cmp	r2, #0
 800ba4a:	dded      	ble.n	800ba28 <_dtoa_r+0xa10>
 800ba4c:	4649      	mov	r1, r9
 800ba4e:	2201      	movs	r2, #1
 800ba50:	4658      	mov	r0, fp
 800ba52:	f000 fbb3 	bl	800c1bc <__lshift>
 800ba56:	4621      	mov	r1, r4
 800ba58:	4681      	mov	r9, r0
 800ba5a:	f000 fc1b 	bl	800c294 <__mcmp>
 800ba5e:	2800      	cmp	r0, #0
 800ba60:	dc03      	bgt.n	800ba6a <_dtoa_r+0xa52>
 800ba62:	d1e1      	bne.n	800ba28 <_dtoa_r+0xa10>
 800ba64:	f018 0f01 	tst.w	r8, #1
 800ba68:	d0de      	beq.n	800ba28 <_dtoa_r+0xa10>
 800ba6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba6e:	d1d8      	bne.n	800ba22 <_dtoa_r+0xa0a>
 800ba70:	9a00      	ldr	r2, [sp, #0]
 800ba72:	2339      	movs	r3, #57	@ 0x39
 800ba74:	7013      	strb	r3, [r2, #0]
 800ba76:	4633      	mov	r3, r6
 800ba78:	461e      	mov	r6, r3
 800ba7a:	3b01      	subs	r3, #1
 800ba7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba80:	2a39      	cmp	r2, #57	@ 0x39
 800ba82:	d052      	beq.n	800bb2a <_dtoa_r+0xb12>
 800ba84:	3201      	adds	r2, #1
 800ba86:	701a      	strb	r2, [r3, #0]
 800ba88:	e612      	b.n	800b6b0 <_dtoa_r+0x698>
 800ba8a:	2a00      	cmp	r2, #0
 800ba8c:	dd07      	ble.n	800ba9e <_dtoa_r+0xa86>
 800ba8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba92:	d0ed      	beq.n	800ba70 <_dtoa_r+0xa58>
 800ba94:	9a00      	ldr	r2, [sp, #0]
 800ba96:	f108 0301 	add.w	r3, r8, #1
 800ba9a:	7013      	strb	r3, [r2, #0]
 800ba9c:	e608      	b.n	800b6b0 <_dtoa_r+0x698>
 800ba9e:	9b07      	ldr	r3, [sp, #28]
 800baa0:	9a07      	ldr	r2, [sp, #28]
 800baa2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800baa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d028      	beq.n	800bafe <_dtoa_r+0xae6>
 800baac:	4649      	mov	r1, r9
 800baae:	2300      	movs	r3, #0
 800bab0:	220a      	movs	r2, #10
 800bab2:	4658      	mov	r0, fp
 800bab4:	f000 f9d6 	bl	800be64 <__multadd>
 800bab8:	42af      	cmp	r7, r5
 800baba:	4681      	mov	r9, r0
 800babc:	f04f 0300 	mov.w	r3, #0
 800bac0:	f04f 020a 	mov.w	r2, #10
 800bac4:	4639      	mov	r1, r7
 800bac6:	4658      	mov	r0, fp
 800bac8:	d107      	bne.n	800bada <_dtoa_r+0xac2>
 800baca:	f000 f9cb 	bl	800be64 <__multadd>
 800bace:	4607      	mov	r7, r0
 800bad0:	4605      	mov	r5, r0
 800bad2:	9b07      	ldr	r3, [sp, #28]
 800bad4:	3301      	adds	r3, #1
 800bad6:	9307      	str	r3, [sp, #28]
 800bad8:	e774      	b.n	800b9c4 <_dtoa_r+0x9ac>
 800bada:	f000 f9c3 	bl	800be64 <__multadd>
 800bade:	4629      	mov	r1, r5
 800bae0:	4607      	mov	r7, r0
 800bae2:	2300      	movs	r3, #0
 800bae4:	220a      	movs	r2, #10
 800bae6:	4658      	mov	r0, fp
 800bae8:	f000 f9bc 	bl	800be64 <__multadd>
 800baec:	4605      	mov	r5, r0
 800baee:	e7f0      	b.n	800bad2 <_dtoa_r+0xaba>
 800baf0:	9b00      	ldr	r3, [sp, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	bfcc      	ite	gt
 800baf6:	461e      	movgt	r6, r3
 800baf8:	2601      	movle	r6, #1
 800bafa:	4456      	add	r6, sl
 800bafc:	2700      	movs	r7, #0
 800bafe:	4649      	mov	r1, r9
 800bb00:	2201      	movs	r2, #1
 800bb02:	4658      	mov	r0, fp
 800bb04:	f000 fb5a 	bl	800c1bc <__lshift>
 800bb08:	4621      	mov	r1, r4
 800bb0a:	4681      	mov	r9, r0
 800bb0c:	f000 fbc2 	bl	800c294 <__mcmp>
 800bb10:	2800      	cmp	r0, #0
 800bb12:	dcb0      	bgt.n	800ba76 <_dtoa_r+0xa5e>
 800bb14:	d102      	bne.n	800bb1c <_dtoa_r+0xb04>
 800bb16:	f018 0f01 	tst.w	r8, #1
 800bb1a:	d1ac      	bne.n	800ba76 <_dtoa_r+0xa5e>
 800bb1c:	4633      	mov	r3, r6
 800bb1e:	461e      	mov	r6, r3
 800bb20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb24:	2a30      	cmp	r2, #48	@ 0x30
 800bb26:	d0fa      	beq.n	800bb1e <_dtoa_r+0xb06>
 800bb28:	e5c2      	b.n	800b6b0 <_dtoa_r+0x698>
 800bb2a:	459a      	cmp	sl, r3
 800bb2c:	d1a4      	bne.n	800ba78 <_dtoa_r+0xa60>
 800bb2e:	9b04      	ldr	r3, [sp, #16]
 800bb30:	3301      	adds	r3, #1
 800bb32:	9304      	str	r3, [sp, #16]
 800bb34:	2331      	movs	r3, #49	@ 0x31
 800bb36:	f88a 3000 	strb.w	r3, [sl]
 800bb3a:	e5b9      	b.n	800b6b0 <_dtoa_r+0x698>
 800bb3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bb3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bb9c <_dtoa_r+0xb84>
 800bb42:	b11b      	cbz	r3, 800bb4c <_dtoa_r+0xb34>
 800bb44:	f10a 0308 	add.w	r3, sl, #8
 800bb48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bb4a:	6013      	str	r3, [r2, #0]
 800bb4c:	4650      	mov	r0, sl
 800bb4e:	b019      	add	sp, #100	@ 0x64
 800bb50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	f77f ae37 	ble.w	800b7ca <_dtoa_r+0x7b2>
 800bb5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb5e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb60:	2001      	movs	r0, #1
 800bb62:	e655      	b.n	800b810 <_dtoa_r+0x7f8>
 800bb64:	9b00      	ldr	r3, [sp, #0]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	f77f aed6 	ble.w	800b918 <_dtoa_r+0x900>
 800bb6c:	4656      	mov	r6, sl
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4648      	mov	r0, r9
 800bb72:	f7ff f9c6 	bl	800af02 <quorem>
 800bb76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bb7a:	f806 8b01 	strb.w	r8, [r6], #1
 800bb7e:	9b00      	ldr	r3, [sp, #0]
 800bb80:	eba6 020a 	sub.w	r2, r6, sl
 800bb84:	4293      	cmp	r3, r2
 800bb86:	ddb3      	ble.n	800baf0 <_dtoa_r+0xad8>
 800bb88:	4649      	mov	r1, r9
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	220a      	movs	r2, #10
 800bb8e:	4658      	mov	r0, fp
 800bb90:	f000 f968 	bl	800be64 <__multadd>
 800bb94:	4681      	mov	r9, r0
 800bb96:	e7ea      	b.n	800bb6e <_dtoa_r+0xb56>
 800bb98:	0800d520 	.word	0x0800d520
 800bb9c:	0800d4a4 	.word	0x0800d4a4

0800bba0 <_free_r>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	4605      	mov	r5, r0
 800bba4:	2900      	cmp	r1, #0
 800bba6:	d041      	beq.n	800bc2c <_free_r+0x8c>
 800bba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbac:	1f0c      	subs	r4, r1, #4
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	bfb8      	it	lt
 800bbb2:	18e4      	addlt	r4, r4, r3
 800bbb4:	f000 f8e8 	bl	800bd88 <__malloc_lock>
 800bbb8:	4a1d      	ldr	r2, [pc, #116]	@ (800bc30 <_free_r+0x90>)
 800bbba:	6813      	ldr	r3, [r2, #0]
 800bbbc:	b933      	cbnz	r3, 800bbcc <_free_r+0x2c>
 800bbbe:	6063      	str	r3, [r4, #4]
 800bbc0:	6014      	str	r4, [r2, #0]
 800bbc2:	4628      	mov	r0, r5
 800bbc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbc8:	f000 b8e4 	b.w	800bd94 <__malloc_unlock>
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	d908      	bls.n	800bbe2 <_free_r+0x42>
 800bbd0:	6820      	ldr	r0, [r4, #0]
 800bbd2:	1821      	adds	r1, r4, r0
 800bbd4:	428b      	cmp	r3, r1
 800bbd6:	bf01      	itttt	eq
 800bbd8:	6819      	ldreq	r1, [r3, #0]
 800bbda:	685b      	ldreq	r3, [r3, #4]
 800bbdc:	1809      	addeq	r1, r1, r0
 800bbde:	6021      	streq	r1, [r4, #0]
 800bbe0:	e7ed      	b.n	800bbbe <_free_r+0x1e>
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	b10b      	cbz	r3, 800bbec <_free_r+0x4c>
 800bbe8:	42a3      	cmp	r3, r4
 800bbea:	d9fa      	bls.n	800bbe2 <_free_r+0x42>
 800bbec:	6811      	ldr	r1, [r2, #0]
 800bbee:	1850      	adds	r0, r2, r1
 800bbf0:	42a0      	cmp	r0, r4
 800bbf2:	d10b      	bne.n	800bc0c <_free_r+0x6c>
 800bbf4:	6820      	ldr	r0, [r4, #0]
 800bbf6:	4401      	add	r1, r0
 800bbf8:	1850      	adds	r0, r2, r1
 800bbfa:	4283      	cmp	r3, r0
 800bbfc:	6011      	str	r1, [r2, #0]
 800bbfe:	d1e0      	bne.n	800bbc2 <_free_r+0x22>
 800bc00:	6818      	ldr	r0, [r3, #0]
 800bc02:	685b      	ldr	r3, [r3, #4]
 800bc04:	6053      	str	r3, [r2, #4]
 800bc06:	4408      	add	r0, r1
 800bc08:	6010      	str	r0, [r2, #0]
 800bc0a:	e7da      	b.n	800bbc2 <_free_r+0x22>
 800bc0c:	d902      	bls.n	800bc14 <_free_r+0x74>
 800bc0e:	230c      	movs	r3, #12
 800bc10:	602b      	str	r3, [r5, #0]
 800bc12:	e7d6      	b.n	800bbc2 <_free_r+0x22>
 800bc14:	6820      	ldr	r0, [r4, #0]
 800bc16:	1821      	adds	r1, r4, r0
 800bc18:	428b      	cmp	r3, r1
 800bc1a:	bf04      	itt	eq
 800bc1c:	6819      	ldreq	r1, [r3, #0]
 800bc1e:	685b      	ldreq	r3, [r3, #4]
 800bc20:	6063      	str	r3, [r4, #4]
 800bc22:	bf04      	itt	eq
 800bc24:	1809      	addeq	r1, r1, r0
 800bc26:	6021      	streq	r1, [r4, #0]
 800bc28:	6054      	str	r4, [r2, #4]
 800bc2a:	e7ca      	b.n	800bbc2 <_free_r+0x22>
 800bc2c:	bd38      	pop	{r3, r4, r5, pc}
 800bc2e:	bf00      	nop
 800bc30:	20006ab8 	.word	0x20006ab8

0800bc34 <malloc>:
 800bc34:	4b02      	ldr	r3, [pc, #8]	@ (800bc40 <malloc+0xc>)
 800bc36:	4601      	mov	r1, r0
 800bc38:	6818      	ldr	r0, [r3, #0]
 800bc3a:	f000 b825 	b.w	800bc88 <_malloc_r>
 800bc3e:	bf00      	nop
 800bc40:	2000001c 	.word	0x2000001c

0800bc44 <sbrk_aligned>:
 800bc44:	b570      	push	{r4, r5, r6, lr}
 800bc46:	4e0f      	ldr	r6, [pc, #60]	@ (800bc84 <sbrk_aligned+0x40>)
 800bc48:	460c      	mov	r4, r1
 800bc4a:	6831      	ldr	r1, [r6, #0]
 800bc4c:	4605      	mov	r5, r0
 800bc4e:	b911      	cbnz	r1, 800bc56 <sbrk_aligned+0x12>
 800bc50:	f000 fe46 	bl	800c8e0 <_sbrk_r>
 800bc54:	6030      	str	r0, [r6, #0]
 800bc56:	4621      	mov	r1, r4
 800bc58:	4628      	mov	r0, r5
 800bc5a:	f000 fe41 	bl	800c8e0 <_sbrk_r>
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	d103      	bne.n	800bc6a <sbrk_aligned+0x26>
 800bc62:	f04f 34ff 	mov.w	r4, #4294967295
 800bc66:	4620      	mov	r0, r4
 800bc68:	bd70      	pop	{r4, r5, r6, pc}
 800bc6a:	1cc4      	adds	r4, r0, #3
 800bc6c:	f024 0403 	bic.w	r4, r4, #3
 800bc70:	42a0      	cmp	r0, r4
 800bc72:	d0f8      	beq.n	800bc66 <sbrk_aligned+0x22>
 800bc74:	1a21      	subs	r1, r4, r0
 800bc76:	4628      	mov	r0, r5
 800bc78:	f000 fe32 	bl	800c8e0 <_sbrk_r>
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	d1f2      	bne.n	800bc66 <sbrk_aligned+0x22>
 800bc80:	e7ef      	b.n	800bc62 <sbrk_aligned+0x1e>
 800bc82:	bf00      	nop
 800bc84:	20006ab4 	.word	0x20006ab4

0800bc88 <_malloc_r>:
 800bc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc8c:	1ccd      	adds	r5, r1, #3
 800bc8e:	f025 0503 	bic.w	r5, r5, #3
 800bc92:	3508      	adds	r5, #8
 800bc94:	2d0c      	cmp	r5, #12
 800bc96:	bf38      	it	cc
 800bc98:	250c      	movcc	r5, #12
 800bc9a:	2d00      	cmp	r5, #0
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	db01      	blt.n	800bca4 <_malloc_r+0x1c>
 800bca0:	42a9      	cmp	r1, r5
 800bca2:	d904      	bls.n	800bcae <_malloc_r+0x26>
 800bca4:	230c      	movs	r3, #12
 800bca6:	6033      	str	r3, [r6, #0]
 800bca8:	2000      	movs	r0, #0
 800bcaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd84 <_malloc_r+0xfc>
 800bcb2:	f000 f869 	bl	800bd88 <__malloc_lock>
 800bcb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bcba:	461c      	mov	r4, r3
 800bcbc:	bb44      	cbnz	r4, 800bd10 <_malloc_r+0x88>
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7ff ffbf 	bl	800bc44 <sbrk_aligned>
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	4604      	mov	r4, r0
 800bcca:	d158      	bne.n	800bd7e <_malloc_r+0xf6>
 800bccc:	f8d8 4000 	ldr.w	r4, [r8]
 800bcd0:	4627      	mov	r7, r4
 800bcd2:	2f00      	cmp	r7, #0
 800bcd4:	d143      	bne.n	800bd5e <_malloc_r+0xd6>
 800bcd6:	2c00      	cmp	r4, #0
 800bcd8:	d04b      	beq.n	800bd72 <_malloc_r+0xea>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4630      	mov	r0, r6
 800bce0:	eb04 0903 	add.w	r9, r4, r3
 800bce4:	f000 fdfc 	bl	800c8e0 <_sbrk_r>
 800bce8:	4581      	cmp	r9, r0
 800bcea:	d142      	bne.n	800bd72 <_malloc_r+0xea>
 800bcec:	6821      	ldr	r1, [r4, #0]
 800bcee:	1a6d      	subs	r5, r5, r1
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7ff ffa6 	bl	800bc44 <sbrk_aligned>
 800bcf8:	3001      	adds	r0, #1
 800bcfa:	d03a      	beq.n	800bd72 <_malloc_r+0xea>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	442b      	add	r3, r5
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	f8d8 3000 	ldr.w	r3, [r8]
 800bd06:	685a      	ldr	r2, [r3, #4]
 800bd08:	bb62      	cbnz	r2, 800bd64 <_malloc_r+0xdc>
 800bd0a:	f8c8 7000 	str.w	r7, [r8]
 800bd0e:	e00f      	b.n	800bd30 <_malloc_r+0xa8>
 800bd10:	6822      	ldr	r2, [r4, #0]
 800bd12:	1b52      	subs	r2, r2, r5
 800bd14:	d420      	bmi.n	800bd58 <_malloc_r+0xd0>
 800bd16:	2a0b      	cmp	r2, #11
 800bd18:	d917      	bls.n	800bd4a <_malloc_r+0xc2>
 800bd1a:	1961      	adds	r1, r4, r5
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	6025      	str	r5, [r4, #0]
 800bd20:	bf18      	it	ne
 800bd22:	6059      	strne	r1, [r3, #4]
 800bd24:	6863      	ldr	r3, [r4, #4]
 800bd26:	bf08      	it	eq
 800bd28:	f8c8 1000 	streq.w	r1, [r8]
 800bd2c:	5162      	str	r2, [r4, r5]
 800bd2e:	604b      	str	r3, [r1, #4]
 800bd30:	4630      	mov	r0, r6
 800bd32:	f000 f82f 	bl	800bd94 <__malloc_unlock>
 800bd36:	f104 000b 	add.w	r0, r4, #11
 800bd3a:	1d23      	adds	r3, r4, #4
 800bd3c:	f020 0007 	bic.w	r0, r0, #7
 800bd40:	1ac2      	subs	r2, r0, r3
 800bd42:	bf1c      	itt	ne
 800bd44:	1a1b      	subne	r3, r3, r0
 800bd46:	50a3      	strne	r3, [r4, r2]
 800bd48:	e7af      	b.n	800bcaa <_malloc_r+0x22>
 800bd4a:	6862      	ldr	r2, [r4, #4]
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	bf0c      	ite	eq
 800bd50:	f8c8 2000 	streq.w	r2, [r8]
 800bd54:	605a      	strne	r2, [r3, #4]
 800bd56:	e7eb      	b.n	800bd30 <_malloc_r+0xa8>
 800bd58:	4623      	mov	r3, r4
 800bd5a:	6864      	ldr	r4, [r4, #4]
 800bd5c:	e7ae      	b.n	800bcbc <_malloc_r+0x34>
 800bd5e:	463c      	mov	r4, r7
 800bd60:	687f      	ldr	r7, [r7, #4]
 800bd62:	e7b6      	b.n	800bcd2 <_malloc_r+0x4a>
 800bd64:	461a      	mov	r2, r3
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d1fb      	bne.n	800bd64 <_malloc_r+0xdc>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6053      	str	r3, [r2, #4]
 800bd70:	e7de      	b.n	800bd30 <_malloc_r+0xa8>
 800bd72:	230c      	movs	r3, #12
 800bd74:	6033      	str	r3, [r6, #0]
 800bd76:	4630      	mov	r0, r6
 800bd78:	f000 f80c 	bl	800bd94 <__malloc_unlock>
 800bd7c:	e794      	b.n	800bca8 <_malloc_r+0x20>
 800bd7e:	6005      	str	r5, [r0, #0]
 800bd80:	e7d6      	b.n	800bd30 <_malloc_r+0xa8>
 800bd82:	bf00      	nop
 800bd84:	20006ab8 	.word	0x20006ab8

0800bd88 <__malloc_lock>:
 800bd88:	4801      	ldr	r0, [pc, #4]	@ (800bd90 <__malloc_lock+0x8>)
 800bd8a:	f7ff b8aa 	b.w	800aee2 <__retarget_lock_acquire_recursive>
 800bd8e:	bf00      	nop
 800bd90:	20006ab0 	.word	0x20006ab0

0800bd94 <__malloc_unlock>:
 800bd94:	4801      	ldr	r0, [pc, #4]	@ (800bd9c <__malloc_unlock+0x8>)
 800bd96:	f7ff b8a5 	b.w	800aee4 <__retarget_lock_release_recursive>
 800bd9a:	bf00      	nop
 800bd9c:	20006ab0 	.word	0x20006ab0

0800bda0 <_Balloc>:
 800bda0:	b570      	push	{r4, r5, r6, lr}
 800bda2:	69c6      	ldr	r6, [r0, #28]
 800bda4:	4604      	mov	r4, r0
 800bda6:	460d      	mov	r5, r1
 800bda8:	b976      	cbnz	r6, 800bdc8 <_Balloc+0x28>
 800bdaa:	2010      	movs	r0, #16
 800bdac:	f7ff ff42 	bl	800bc34 <malloc>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	61e0      	str	r0, [r4, #28]
 800bdb4:	b920      	cbnz	r0, 800bdc0 <_Balloc+0x20>
 800bdb6:	4b18      	ldr	r3, [pc, #96]	@ (800be18 <_Balloc+0x78>)
 800bdb8:	4818      	ldr	r0, [pc, #96]	@ (800be1c <_Balloc+0x7c>)
 800bdba:	216b      	movs	r1, #107	@ 0x6b
 800bdbc:	f000 fda0 	bl	800c900 <__assert_func>
 800bdc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdc4:	6006      	str	r6, [r0, #0]
 800bdc6:	60c6      	str	r6, [r0, #12]
 800bdc8:	69e6      	ldr	r6, [r4, #28]
 800bdca:	68f3      	ldr	r3, [r6, #12]
 800bdcc:	b183      	cbz	r3, 800bdf0 <_Balloc+0x50>
 800bdce:	69e3      	ldr	r3, [r4, #28]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdd6:	b9b8      	cbnz	r0, 800be08 <_Balloc+0x68>
 800bdd8:	2101      	movs	r1, #1
 800bdda:	fa01 f605 	lsl.w	r6, r1, r5
 800bdde:	1d72      	adds	r2, r6, #5
 800bde0:	0092      	lsls	r2, r2, #2
 800bde2:	4620      	mov	r0, r4
 800bde4:	f000 fdaa 	bl	800c93c <_calloc_r>
 800bde8:	b160      	cbz	r0, 800be04 <_Balloc+0x64>
 800bdea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdee:	e00e      	b.n	800be0e <_Balloc+0x6e>
 800bdf0:	2221      	movs	r2, #33	@ 0x21
 800bdf2:	2104      	movs	r1, #4
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	f000 fda1 	bl	800c93c <_calloc_r>
 800bdfa:	69e3      	ldr	r3, [r4, #28]
 800bdfc:	60f0      	str	r0, [r6, #12]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d1e4      	bne.n	800bdce <_Balloc+0x2e>
 800be04:	2000      	movs	r0, #0
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	6802      	ldr	r2, [r0, #0]
 800be0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be0e:	2300      	movs	r3, #0
 800be10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be14:	e7f7      	b.n	800be06 <_Balloc+0x66>
 800be16:	bf00      	nop
 800be18:	0800d4b1 	.word	0x0800d4b1
 800be1c:	0800d531 	.word	0x0800d531

0800be20 <_Bfree>:
 800be20:	b570      	push	{r4, r5, r6, lr}
 800be22:	69c6      	ldr	r6, [r0, #28]
 800be24:	4605      	mov	r5, r0
 800be26:	460c      	mov	r4, r1
 800be28:	b976      	cbnz	r6, 800be48 <_Bfree+0x28>
 800be2a:	2010      	movs	r0, #16
 800be2c:	f7ff ff02 	bl	800bc34 <malloc>
 800be30:	4602      	mov	r2, r0
 800be32:	61e8      	str	r0, [r5, #28]
 800be34:	b920      	cbnz	r0, 800be40 <_Bfree+0x20>
 800be36:	4b09      	ldr	r3, [pc, #36]	@ (800be5c <_Bfree+0x3c>)
 800be38:	4809      	ldr	r0, [pc, #36]	@ (800be60 <_Bfree+0x40>)
 800be3a:	218f      	movs	r1, #143	@ 0x8f
 800be3c:	f000 fd60 	bl	800c900 <__assert_func>
 800be40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be44:	6006      	str	r6, [r0, #0]
 800be46:	60c6      	str	r6, [r0, #12]
 800be48:	b13c      	cbz	r4, 800be5a <_Bfree+0x3a>
 800be4a:	69eb      	ldr	r3, [r5, #28]
 800be4c:	6862      	ldr	r2, [r4, #4]
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be54:	6021      	str	r1, [r4, #0]
 800be56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be5a:	bd70      	pop	{r4, r5, r6, pc}
 800be5c:	0800d4b1 	.word	0x0800d4b1
 800be60:	0800d531 	.word	0x0800d531

0800be64 <__multadd>:
 800be64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be68:	690d      	ldr	r5, [r1, #16]
 800be6a:	4607      	mov	r7, r0
 800be6c:	460c      	mov	r4, r1
 800be6e:	461e      	mov	r6, r3
 800be70:	f101 0c14 	add.w	ip, r1, #20
 800be74:	2000      	movs	r0, #0
 800be76:	f8dc 3000 	ldr.w	r3, [ip]
 800be7a:	b299      	uxth	r1, r3
 800be7c:	fb02 6101 	mla	r1, r2, r1, r6
 800be80:	0c1e      	lsrs	r6, r3, #16
 800be82:	0c0b      	lsrs	r3, r1, #16
 800be84:	fb02 3306 	mla	r3, r2, r6, r3
 800be88:	b289      	uxth	r1, r1
 800be8a:	3001      	adds	r0, #1
 800be8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be90:	4285      	cmp	r5, r0
 800be92:	f84c 1b04 	str.w	r1, [ip], #4
 800be96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be9a:	dcec      	bgt.n	800be76 <__multadd+0x12>
 800be9c:	b30e      	cbz	r6, 800bee2 <__multadd+0x7e>
 800be9e:	68a3      	ldr	r3, [r4, #8]
 800bea0:	42ab      	cmp	r3, r5
 800bea2:	dc19      	bgt.n	800bed8 <__multadd+0x74>
 800bea4:	6861      	ldr	r1, [r4, #4]
 800bea6:	4638      	mov	r0, r7
 800bea8:	3101      	adds	r1, #1
 800beaa:	f7ff ff79 	bl	800bda0 <_Balloc>
 800beae:	4680      	mov	r8, r0
 800beb0:	b928      	cbnz	r0, 800bebe <__multadd+0x5a>
 800beb2:	4602      	mov	r2, r0
 800beb4:	4b0c      	ldr	r3, [pc, #48]	@ (800bee8 <__multadd+0x84>)
 800beb6:	480d      	ldr	r0, [pc, #52]	@ (800beec <__multadd+0x88>)
 800beb8:	21ba      	movs	r1, #186	@ 0xba
 800beba:	f000 fd21 	bl	800c900 <__assert_func>
 800bebe:	6922      	ldr	r2, [r4, #16]
 800bec0:	3202      	adds	r2, #2
 800bec2:	f104 010c 	add.w	r1, r4, #12
 800bec6:	0092      	lsls	r2, r2, #2
 800bec8:	300c      	adds	r0, #12
 800beca:	f7ff f80c 	bl	800aee6 <memcpy>
 800bece:	4621      	mov	r1, r4
 800bed0:	4638      	mov	r0, r7
 800bed2:	f7ff ffa5 	bl	800be20 <_Bfree>
 800bed6:	4644      	mov	r4, r8
 800bed8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bedc:	3501      	adds	r5, #1
 800bede:	615e      	str	r6, [r3, #20]
 800bee0:	6125      	str	r5, [r4, #16]
 800bee2:	4620      	mov	r0, r4
 800bee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee8:	0800d520 	.word	0x0800d520
 800beec:	0800d531 	.word	0x0800d531

0800bef0 <__hi0bits>:
 800bef0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bef4:	4603      	mov	r3, r0
 800bef6:	bf36      	itet	cc
 800bef8:	0403      	lslcc	r3, r0, #16
 800befa:	2000      	movcs	r0, #0
 800befc:	2010      	movcc	r0, #16
 800befe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf02:	bf3c      	itt	cc
 800bf04:	021b      	lslcc	r3, r3, #8
 800bf06:	3008      	addcc	r0, #8
 800bf08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf0c:	bf3c      	itt	cc
 800bf0e:	011b      	lslcc	r3, r3, #4
 800bf10:	3004      	addcc	r0, #4
 800bf12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf16:	bf3c      	itt	cc
 800bf18:	009b      	lslcc	r3, r3, #2
 800bf1a:	3002      	addcc	r0, #2
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	db05      	blt.n	800bf2c <__hi0bits+0x3c>
 800bf20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf24:	f100 0001 	add.w	r0, r0, #1
 800bf28:	bf08      	it	eq
 800bf2a:	2020      	moveq	r0, #32
 800bf2c:	4770      	bx	lr

0800bf2e <__lo0bits>:
 800bf2e:	6803      	ldr	r3, [r0, #0]
 800bf30:	4602      	mov	r2, r0
 800bf32:	f013 0007 	ands.w	r0, r3, #7
 800bf36:	d00b      	beq.n	800bf50 <__lo0bits+0x22>
 800bf38:	07d9      	lsls	r1, r3, #31
 800bf3a:	d421      	bmi.n	800bf80 <__lo0bits+0x52>
 800bf3c:	0798      	lsls	r0, r3, #30
 800bf3e:	bf49      	itett	mi
 800bf40:	085b      	lsrmi	r3, r3, #1
 800bf42:	089b      	lsrpl	r3, r3, #2
 800bf44:	2001      	movmi	r0, #1
 800bf46:	6013      	strmi	r3, [r2, #0]
 800bf48:	bf5c      	itt	pl
 800bf4a:	6013      	strpl	r3, [r2, #0]
 800bf4c:	2002      	movpl	r0, #2
 800bf4e:	4770      	bx	lr
 800bf50:	b299      	uxth	r1, r3
 800bf52:	b909      	cbnz	r1, 800bf58 <__lo0bits+0x2a>
 800bf54:	0c1b      	lsrs	r3, r3, #16
 800bf56:	2010      	movs	r0, #16
 800bf58:	b2d9      	uxtb	r1, r3
 800bf5a:	b909      	cbnz	r1, 800bf60 <__lo0bits+0x32>
 800bf5c:	3008      	adds	r0, #8
 800bf5e:	0a1b      	lsrs	r3, r3, #8
 800bf60:	0719      	lsls	r1, r3, #28
 800bf62:	bf04      	itt	eq
 800bf64:	091b      	lsreq	r3, r3, #4
 800bf66:	3004      	addeq	r0, #4
 800bf68:	0799      	lsls	r1, r3, #30
 800bf6a:	bf04      	itt	eq
 800bf6c:	089b      	lsreq	r3, r3, #2
 800bf6e:	3002      	addeq	r0, #2
 800bf70:	07d9      	lsls	r1, r3, #31
 800bf72:	d403      	bmi.n	800bf7c <__lo0bits+0x4e>
 800bf74:	085b      	lsrs	r3, r3, #1
 800bf76:	f100 0001 	add.w	r0, r0, #1
 800bf7a:	d003      	beq.n	800bf84 <__lo0bits+0x56>
 800bf7c:	6013      	str	r3, [r2, #0]
 800bf7e:	4770      	bx	lr
 800bf80:	2000      	movs	r0, #0
 800bf82:	4770      	bx	lr
 800bf84:	2020      	movs	r0, #32
 800bf86:	4770      	bx	lr

0800bf88 <__i2b>:
 800bf88:	b510      	push	{r4, lr}
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	f7ff ff07 	bl	800bda0 <_Balloc>
 800bf92:	4602      	mov	r2, r0
 800bf94:	b928      	cbnz	r0, 800bfa2 <__i2b+0x1a>
 800bf96:	4b05      	ldr	r3, [pc, #20]	@ (800bfac <__i2b+0x24>)
 800bf98:	4805      	ldr	r0, [pc, #20]	@ (800bfb0 <__i2b+0x28>)
 800bf9a:	f240 1145 	movw	r1, #325	@ 0x145
 800bf9e:	f000 fcaf 	bl	800c900 <__assert_func>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	6144      	str	r4, [r0, #20]
 800bfa6:	6103      	str	r3, [r0, #16]
 800bfa8:	bd10      	pop	{r4, pc}
 800bfaa:	bf00      	nop
 800bfac:	0800d520 	.word	0x0800d520
 800bfb0:	0800d531 	.word	0x0800d531

0800bfb4 <__multiply>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	4614      	mov	r4, r2
 800bfba:	690a      	ldr	r2, [r1, #16]
 800bfbc:	6923      	ldr	r3, [r4, #16]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	bfa8      	it	ge
 800bfc2:	4623      	movge	r3, r4
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	bfa4      	itt	ge
 800bfc8:	460c      	movge	r4, r1
 800bfca:	461f      	movge	r7, r3
 800bfcc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bfd0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bfd4:	68a3      	ldr	r3, [r4, #8]
 800bfd6:	6861      	ldr	r1, [r4, #4]
 800bfd8:	eb0a 0609 	add.w	r6, sl, r9
 800bfdc:	42b3      	cmp	r3, r6
 800bfde:	b085      	sub	sp, #20
 800bfe0:	bfb8      	it	lt
 800bfe2:	3101      	addlt	r1, #1
 800bfe4:	f7ff fedc 	bl	800bda0 <_Balloc>
 800bfe8:	b930      	cbnz	r0, 800bff8 <__multiply+0x44>
 800bfea:	4602      	mov	r2, r0
 800bfec:	4b44      	ldr	r3, [pc, #272]	@ (800c100 <__multiply+0x14c>)
 800bfee:	4845      	ldr	r0, [pc, #276]	@ (800c104 <__multiply+0x150>)
 800bff0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bff4:	f000 fc84 	bl	800c900 <__assert_func>
 800bff8:	f100 0514 	add.w	r5, r0, #20
 800bffc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c000:	462b      	mov	r3, r5
 800c002:	2200      	movs	r2, #0
 800c004:	4543      	cmp	r3, r8
 800c006:	d321      	bcc.n	800c04c <__multiply+0x98>
 800c008:	f107 0114 	add.w	r1, r7, #20
 800c00c:	f104 0214 	add.w	r2, r4, #20
 800c010:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c014:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c018:	9302      	str	r3, [sp, #8]
 800c01a:	1b13      	subs	r3, r2, r4
 800c01c:	3b15      	subs	r3, #21
 800c01e:	f023 0303 	bic.w	r3, r3, #3
 800c022:	3304      	adds	r3, #4
 800c024:	f104 0715 	add.w	r7, r4, #21
 800c028:	42ba      	cmp	r2, r7
 800c02a:	bf38      	it	cc
 800c02c:	2304      	movcc	r3, #4
 800c02e:	9301      	str	r3, [sp, #4]
 800c030:	9b02      	ldr	r3, [sp, #8]
 800c032:	9103      	str	r1, [sp, #12]
 800c034:	428b      	cmp	r3, r1
 800c036:	d80c      	bhi.n	800c052 <__multiply+0x9e>
 800c038:	2e00      	cmp	r6, #0
 800c03a:	dd03      	ble.n	800c044 <__multiply+0x90>
 800c03c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c040:	2b00      	cmp	r3, #0
 800c042:	d05b      	beq.n	800c0fc <__multiply+0x148>
 800c044:	6106      	str	r6, [r0, #16]
 800c046:	b005      	add	sp, #20
 800c048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04c:	f843 2b04 	str.w	r2, [r3], #4
 800c050:	e7d8      	b.n	800c004 <__multiply+0x50>
 800c052:	f8b1 a000 	ldrh.w	sl, [r1]
 800c056:	f1ba 0f00 	cmp.w	sl, #0
 800c05a:	d024      	beq.n	800c0a6 <__multiply+0xf2>
 800c05c:	f104 0e14 	add.w	lr, r4, #20
 800c060:	46a9      	mov	r9, r5
 800c062:	f04f 0c00 	mov.w	ip, #0
 800c066:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c06a:	f8d9 3000 	ldr.w	r3, [r9]
 800c06e:	fa1f fb87 	uxth.w	fp, r7
 800c072:	b29b      	uxth	r3, r3
 800c074:	fb0a 330b 	mla	r3, sl, fp, r3
 800c078:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c07c:	f8d9 7000 	ldr.w	r7, [r9]
 800c080:	4463      	add	r3, ip
 800c082:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c086:	fb0a c70b 	mla	r7, sl, fp, ip
 800c08a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c08e:	b29b      	uxth	r3, r3
 800c090:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c094:	4572      	cmp	r2, lr
 800c096:	f849 3b04 	str.w	r3, [r9], #4
 800c09a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c09e:	d8e2      	bhi.n	800c066 <__multiply+0xb2>
 800c0a0:	9b01      	ldr	r3, [sp, #4]
 800c0a2:	f845 c003 	str.w	ip, [r5, r3]
 800c0a6:	9b03      	ldr	r3, [sp, #12]
 800c0a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c0ac:	3104      	adds	r1, #4
 800c0ae:	f1b9 0f00 	cmp.w	r9, #0
 800c0b2:	d021      	beq.n	800c0f8 <__multiply+0x144>
 800c0b4:	682b      	ldr	r3, [r5, #0]
 800c0b6:	f104 0c14 	add.w	ip, r4, #20
 800c0ba:	46ae      	mov	lr, r5
 800c0bc:	f04f 0a00 	mov.w	sl, #0
 800c0c0:	f8bc b000 	ldrh.w	fp, [ip]
 800c0c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c0c8:	fb09 770b 	mla	r7, r9, fp, r7
 800c0cc:	4457      	add	r7, sl
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c0d4:	f84e 3b04 	str.w	r3, [lr], #4
 800c0d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c0dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0e0:	f8be 3000 	ldrh.w	r3, [lr]
 800c0e4:	fb09 330a 	mla	r3, r9, sl, r3
 800c0e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c0ec:	4562      	cmp	r2, ip
 800c0ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0f2:	d8e5      	bhi.n	800c0c0 <__multiply+0x10c>
 800c0f4:	9f01      	ldr	r7, [sp, #4]
 800c0f6:	51eb      	str	r3, [r5, r7]
 800c0f8:	3504      	adds	r5, #4
 800c0fa:	e799      	b.n	800c030 <__multiply+0x7c>
 800c0fc:	3e01      	subs	r6, #1
 800c0fe:	e79b      	b.n	800c038 <__multiply+0x84>
 800c100:	0800d520 	.word	0x0800d520
 800c104:	0800d531 	.word	0x0800d531

0800c108 <__pow5mult>:
 800c108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c10c:	4615      	mov	r5, r2
 800c10e:	f012 0203 	ands.w	r2, r2, #3
 800c112:	4607      	mov	r7, r0
 800c114:	460e      	mov	r6, r1
 800c116:	d007      	beq.n	800c128 <__pow5mult+0x20>
 800c118:	4c25      	ldr	r4, [pc, #148]	@ (800c1b0 <__pow5mult+0xa8>)
 800c11a:	3a01      	subs	r2, #1
 800c11c:	2300      	movs	r3, #0
 800c11e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c122:	f7ff fe9f 	bl	800be64 <__multadd>
 800c126:	4606      	mov	r6, r0
 800c128:	10ad      	asrs	r5, r5, #2
 800c12a:	d03d      	beq.n	800c1a8 <__pow5mult+0xa0>
 800c12c:	69fc      	ldr	r4, [r7, #28]
 800c12e:	b97c      	cbnz	r4, 800c150 <__pow5mult+0x48>
 800c130:	2010      	movs	r0, #16
 800c132:	f7ff fd7f 	bl	800bc34 <malloc>
 800c136:	4602      	mov	r2, r0
 800c138:	61f8      	str	r0, [r7, #28]
 800c13a:	b928      	cbnz	r0, 800c148 <__pow5mult+0x40>
 800c13c:	4b1d      	ldr	r3, [pc, #116]	@ (800c1b4 <__pow5mult+0xac>)
 800c13e:	481e      	ldr	r0, [pc, #120]	@ (800c1b8 <__pow5mult+0xb0>)
 800c140:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c144:	f000 fbdc 	bl	800c900 <__assert_func>
 800c148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c14c:	6004      	str	r4, [r0, #0]
 800c14e:	60c4      	str	r4, [r0, #12]
 800c150:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c158:	b94c      	cbnz	r4, 800c16e <__pow5mult+0x66>
 800c15a:	f240 2171 	movw	r1, #625	@ 0x271
 800c15e:	4638      	mov	r0, r7
 800c160:	f7ff ff12 	bl	800bf88 <__i2b>
 800c164:	2300      	movs	r3, #0
 800c166:	f8c8 0008 	str.w	r0, [r8, #8]
 800c16a:	4604      	mov	r4, r0
 800c16c:	6003      	str	r3, [r0, #0]
 800c16e:	f04f 0900 	mov.w	r9, #0
 800c172:	07eb      	lsls	r3, r5, #31
 800c174:	d50a      	bpl.n	800c18c <__pow5mult+0x84>
 800c176:	4631      	mov	r1, r6
 800c178:	4622      	mov	r2, r4
 800c17a:	4638      	mov	r0, r7
 800c17c:	f7ff ff1a 	bl	800bfb4 <__multiply>
 800c180:	4631      	mov	r1, r6
 800c182:	4680      	mov	r8, r0
 800c184:	4638      	mov	r0, r7
 800c186:	f7ff fe4b 	bl	800be20 <_Bfree>
 800c18a:	4646      	mov	r6, r8
 800c18c:	106d      	asrs	r5, r5, #1
 800c18e:	d00b      	beq.n	800c1a8 <__pow5mult+0xa0>
 800c190:	6820      	ldr	r0, [r4, #0]
 800c192:	b938      	cbnz	r0, 800c1a4 <__pow5mult+0x9c>
 800c194:	4622      	mov	r2, r4
 800c196:	4621      	mov	r1, r4
 800c198:	4638      	mov	r0, r7
 800c19a:	f7ff ff0b 	bl	800bfb4 <__multiply>
 800c19e:	6020      	str	r0, [r4, #0]
 800c1a0:	f8c0 9000 	str.w	r9, [r0]
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	e7e4      	b.n	800c172 <__pow5mult+0x6a>
 800c1a8:	4630      	mov	r0, r6
 800c1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1ae:	bf00      	nop
 800c1b0:	0800d58c 	.word	0x0800d58c
 800c1b4:	0800d4b1 	.word	0x0800d4b1
 800c1b8:	0800d531 	.word	0x0800d531

0800c1bc <__lshift>:
 800c1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c0:	460c      	mov	r4, r1
 800c1c2:	6849      	ldr	r1, [r1, #4]
 800c1c4:	6923      	ldr	r3, [r4, #16]
 800c1c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1ca:	68a3      	ldr	r3, [r4, #8]
 800c1cc:	4607      	mov	r7, r0
 800c1ce:	4691      	mov	r9, r2
 800c1d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1d4:	f108 0601 	add.w	r6, r8, #1
 800c1d8:	42b3      	cmp	r3, r6
 800c1da:	db0b      	blt.n	800c1f4 <__lshift+0x38>
 800c1dc:	4638      	mov	r0, r7
 800c1de:	f7ff fddf 	bl	800bda0 <_Balloc>
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	b948      	cbnz	r0, 800c1fa <__lshift+0x3e>
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	4b28      	ldr	r3, [pc, #160]	@ (800c28c <__lshift+0xd0>)
 800c1ea:	4829      	ldr	r0, [pc, #164]	@ (800c290 <__lshift+0xd4>)
 800c1ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c1f0:	f000 fb86 	bl	800c900 <__assert_func>
 800c1f4:	3101      	adds	r1, #1
 800c1f6:	005b      	lsls	r3, r3, #1
 800c1f8:	e7ee      	b.n	800c1d8 <__lshift+0x1c>
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	f100 0114 	add.w	r1, r0, #20
 800c200:	f100 0210 	add.w	r2, r0, #16
 800c204:	4618      	mov	r0, r3
 800c206:	4553      	cmp	r3, sl
 800c208:	db33      	blt.n	800c272 <__lshift+0xb6>
 800c20a:	6920      	ldr	r0, [r4, #16]
 800c20c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c210:	f104 0314 	add.w	r3, r4, #20
 800c214:	f019 091f 	ands.w	r9, r9, #31
 800c218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c21c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c220:	d02b      	beq.n	800c27a <__lshift+0xbe>
 800c222:	f1c9 0e20 	rsb	lr, r9, #32
 800c226:	468a      	mov	sl, r1
 800c228:	2200      	movs	r2, #0
 800c22a:	6818      	ldr	r0, [r3, #0]
 800c22c:	fa00 f009 	lsl.w	r0, r0, r9
 800c230:	4310      	orrs	r0, r2
 800c232:	f84a 0b04 	str.w	r0, [sl], #4
 800c236:	f853 2b04 	ldr.w	r2, [r3], #4
 800c23a:	459c      	cmp	ip, r3
 800c23c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c240:	d8f3      	bhi.n	800c22a <__lshift+0x6e>
 800c242:	ebac 0304 	sub.w	r3, ip, r4
 800c246:	3b15      	subs	r3, #21
 800c248:	f023 0303 	bic.w	r3, r3, #3
 800c24c:	3304      	adds	r3, #4
 800c24e:	f104 0015 	add.w	r0, r4, #21
 800c252:	4584      	cmp	ip, r0
 800c254:	bf38      	it	cc
 800c256:	2304      	movcc	r3, #4
 800c258:	50ca      	str	r2, [r1, r3]
 800c25a:	b10a      	cbz	r2, 800c260 <__lshift+0xa4>
 800c25c:	f108 0602 	add.w	r6, r8, #2
 800c260:	3e01      	subs	r6, #1
 800c262:	4638      	mov	r0, r7
 800c264:	612e      	str	r6, [r5, #16]
 800c266:	4621      	mov	r1, r4
 800c268:	f7ff fdda 	bl	800be20 <_Bfree>
 800c26c:	4628      	mov	r0, r5
 800c26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c272:	f842 0f04 	str.w	r0, [r2, #4]!
 800c276:	3301      	adds	r3, #1
 800c278:	e7c5      	b.n	800c206 <__lshift+0x4a>
 800c27a:	3904      	subs	r1, #4
 800c27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c280:	f841 2f04 	str.w	r2, [r1, #4]!
 800c284:	459c      	cmp	ip, r3
 800c286:	d8f9      	bhi.n	800c27c <__lshift+0xc0>
 800c288:	e7ea      	b.n	800c260 <__lshift+0xa4>
 800c28a:	bf00      	nop
 800c28c:	0800d520 	.word	0x0800d520
 800c290:	0800d531 	.word	0x0800d531

0800c294 <__mcmp>:
 800c294:	690a      	ldr	r2, [r1, #16]
 800c296:	4603      	mov	r3, r0
 800c298:	6900      	ldr	r0, [r0, #16]
 800c29a:	1a80      	subs	r0, r0, r2
 800c29c:	b530      	push	{r4, r5, lr}
 800c29e:	d10e      	bne.n	800c2be <__mcmp+0x2a>
 800c2a0:	3314      	adds	r3, #20
 800c2a2:	3114      	adds	r1, #20
 800c2a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2b4:	4295      	cmp	r5, r2
 800c2b6:	d003      	beq.n	800c2c0 <__mcmp+0x2c>
 800c2b8:	d205      	bcs.n	800c2c6 <__mcmp+0x32>
 800c2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c2be:	bd30      	pop	{r4, r5, pc}
 800c2c0:	42a3      	cmp	r3, r4
 800c2c2:	d3f3      	bcc.n	800c2ac <__mcmp+0x18>
 800c2c4:	e7fb      	b.n	800c2be <__mcmp+0x2a>
 800c2c6:	2001      	movs	r0, #1
 800c2c8:	e7f9      	b.n	800c2be <__mcmp+0x2a>
	...

0800c2cc <__mdiff>:
 800c2cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d0:	4689      	mov	r9, r1
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	4648      	mov	r0, r9
 800c2d8:	4614      	mov	r4, r2
 800c2da:	f7ff ffdb 	bl	800c294 <__mcmp>
 800c2de:	1e05      	subs	r5, r0, #0
 800c2e0:	d112      	bne.n	800c308 <__mdiff+0x3c>
 800c2e2:	4629      	mov	r1, r5
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	f7ff fd5b 	bl	800bda0 <_Balloc>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	b928      	cbnz	r0, 800c2fa <__mdiff+0x2e>
 800c2ee:	4b3f      	ldr	r3, [pc, #252]	@ (800c3ec <__mdiff+0x120>)
 800c2f0:	f240 2137 	movw	r1, #567	@ 0x237
 800c2f4:	483e      	ldr	r0, [pc, #248]	@ (800c3f0 <__mdiff+0x124>)
 800c2f6:	f000 fb03 	bl	800c900 <__assert_func>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c300:	4610      	mov	r0, r2
 800c302:	b003      	add	sp, #12
 800c304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c308:	bfbc      	itt	lt
 800c30a:	464b      	movlt	r3, r9
 800c30c:	46a1      	movlt	r9, r4
 800c30e:	4630      	mov	r0, r6
 800c310:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c314:	bfba      	itte	lt
 800c316:	461c      	movlt	r4, r3
 800c318:	2501      	movlt	r5, #1
 800c31a:	2500      	movge	r5, #0
 800c31c:	f7ff fd40 	bl	800bda0 <_Balloc>
 800c320:	4602      	mov	r2, r0
 800c322:	b918      	cbnz	r0, 800c32c <__mdiff+0x60>
 800c324:	4b31      	ldr	r3, [pc, #196]	@ (800c3ec <__mdiff+0x120>)
 800c326:	f240 2145 	movw	r1, #581	@ 0x245
 800c32a:	e7e3      	b.n	800c2f4 <__mdiff+0x28>
 800c32c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c330:	6926      	ldr	r6, [r4, #16]
 800c332:	60c5      	str	r5, [r0, #12]
 800c334:	f109 0310 	add.w	r3, r9, #16
 800c338:	f109 0514 	add.w	r5, r9, #20
 800c33c:	f104 0e14 	add.w	lr, r4, #20
 800c340:	f100 0b14 	add.w	fp, r0, #20
 800c344:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c348:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c34c:	9301      	str	r3, [sp, #4]
 800c34e:	46d9      	mov	r9, fp
 800c350:	f04f 0c00 	mov.w	ip, #0
 800c354:	9b01      	ldr	r3, [sp, #4]
 800c356:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c35a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c35e:	9301      	str	r3, [sp, #4]
 800c360:	fa1f f38a 	uxth.w	r3, sl
 800c364:	4619      	mov	r1, r3
 800c366:	b283      	uxth	r3, r0
 800c368:	1acb      	subs	r3, r1, r3
 800c36a:	0c00      	lsrs	r0, r0, #16
 800c36c:	4463      	add	r3, ip
 800c36e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c372:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c376:	b29b      	uxth	r3, r3
 800c378:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c37c:	4576      	cmp	r6, lr
 800c37e:	f849 3b04 	str.w	r3, [r9], #4
 800c382:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c386:	d8e5      	bhi.n	800c354 <__mdiff+0x88>
 800c388:	1b33      	subs	r3, r6, r4
 800c38a:	3b15      	subs	r3, #21
 800c38c:	f023 0303 	bic.w	r3, r3, #3
 800c390:	3415      	adds	r4, #21
 800c392:	3304      	adds	r3, #4
 800c394:	42a6      	cmp	r6, r4
 800c396:	bf38      	it	cc
 800c398:	2304      	movcc	r3, #4
 800c39a:	441d      	add	r5, r3
 800c39c:	445b      	add	r3, fp
 800c39e:	461e      	mov	r6, r3
 800c3a0:	462c      	mov	r4, r5
 800c3a2:	4544      	cmp	r4, r8
 800c3a4:	d30e      	bcc.n	800c3c4 <__mdiff+0xf8>
 800c3a6:	f108 0103 	add.w	r1, r8, #3
 800c3aa:	1b49      	subs	r1, r1, r5
 800c3ac:	f021 0103 	bic.w	r1, r1, #3
 800c3b0:	3d03      	subs	r5, #3
 800c3b2:	45a8      	cmp	r8, r5
 800c3b4:	bf38      	it	cc
 800c3b6:	2100      	movcc	r1, #0
 800c3b8:	440b      	add	r3, r1
 800c3ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3be:	b191      	cbz	r1, 800c3e6 <__mdiff+0x11a>
 800c3c0:	6117      	str	r7, [r2, #16]
 800c3c2:	e79d      	b.n	800c300 <__mdiff+0x34>
 800c3c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c3c8:	46e6      	mov	lr, ip
 800c3ca:	0c08      	lsrs	r0, r1, #16
 800c3cc:	fa1c fc81 	uxtah	ip, ip, r1
 800c3d0:	4471      	add	r1, lr
 800c3d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c3d6:	b289      	uxth	r1, r1
 800c3d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c3dc:	f846 1b04 	str.w	r1, [r6], #4
 800c3e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3e4:	e7dd      	b.n	800c3a2 <__mdiff+0xd6>
 800c3e6:	3f01      	subs	r7, #1
 800c3e8:	e7e7      	b.n	800c3ba <__mdiff+0xee>
 800c3ea:	bf00      	nop
 800c3ec:	0800d520 	.word	0x0800d520
 800c3f0:	0800d531 	.word	0x0800d531

0800c3f4 <__d2b>:
 800c3f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c3f8:	460f      	mov	r7, r1
 800c3fa:	2101      	movs	r1, #1
 800c3fc:	ec59 8b10 	vmov	r8, r9, d0
 800c400:	4616      	mov	r6, r2
 800c402:	f7ff fccd 	bl	800bda0 <_Balloc>
 800c406:	4604      	mov	r4, r0
 800c408:	b930      	cbnz	r0, 800c418 <__d2b+0x24>
 800c40a:	4602      	mov	r2, r0
 800c40c:	4b23      	ldr	r3, [pc, #140]	@ (800c49c <__d2b+0xa8>)
 800c40e:	4824      	ldr	r0, [pc, #144]	@ (800c4a0 <__d2b+0xac>)
 800c410:	f240 310f 	movw	r1, #783	@ 0x30f
 800c414:	f000 fa74 	bl	800c900 <__assert_func>
 800c418:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c41c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c420:	b10d      	cbz	r5, 800c426 <__d2b+0x32>
 800c422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c426:	9301      	str	r3, [sp, #4]
 800c428:	f1b8 0300 	subs.w	r3, r8, #0
 800c42c:	d023      	beq.n	800c476 <__d2b+0x82>
 800c42e:	4668      	mov	r0, sp
 800c430:	9300      	str	r3, [sp, #0]
 800c432:	f7ff fd7c 	bl	800bf2e <__lo0bits>
 800c436:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c43a:	b1d0      	cbz	r0, 800c472 <__d2b+0x7e>
 800c43c:	f1c0 0320 	rsb	r3, r0, #32
 800c440:	fa02 f303 	lsl.w	r3, r2, r3
 800c444:	430b      	orrs	r3, r1
 800c446:	40c2      	lsrs	r2, r0
 800c448:	6163      	str	r3, [r4, #20]
 800c44a:	9201      	str	r2, [sp, #4]
 800c44c:	9b01      	ldr	r3, [sp, #4]
 800c44e:	61a3      	str	r3, [r4, #24]
 800c450:	2b00      	cmp	r3, #0
 800c452:	bf0c      	ite	eq
 800c454:	2201      	moveq	r2, #1
 800c456:	2202      	movne	r2, #2
 800c458:	6122      	str	r2, [r4, #16]
 800c45a:	b1a5      	cbz	r5, 800c486 <__d2b+0x92>
 800c45c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c460:	4405      	add	r5, r0
 800c462:	603d      	str	r5, [r7, #0]
 800c464:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c468:	6030      	str	r0, [r6, #0]
 800c46a:	4620      	mov	r0, r4
 800c46c:	b003      	add	sp, #12
 800c46e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c472:	6161      	str	r1, [r4, #20]
 800c474:	e7ea      	b.n	800c44c <__d2b+0x58>
 800c476:	a801      	add	r0, sp, #4
 800c478:	f7ff fd59 	bl	800bf2e <__lo0bits>
 800c47c:	9b01      	ldr	r3, [sp, #4]
 800c47e:	6163      	str	r3, [r4, #20]
 800c480:	3020      	adds	r0, #32
 800c482:	2201      	movs	r2, #1
 800c484:	e7e8      	b.n	800c458 <__d2b+0x64>
 800c486:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c48a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c48e:	6038      	str	r0, [r7, #0]
 800c490:	6918      	ldr	r0, [r3, #16]
 800c492:	f7ff fd2d 	bl	800bef0 <__hi0bits>
 800c496:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c49a:	e7e5      	b.n	800c468 <__d2b+0x74>
 800c49c:	0800d520 	.word	0x0800d520
 800c4a0:	0800d531 	.word	0x0800d531

0800c4a4 <__ssputs_r>:
 800c4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4a8:	688e      	ldr	r6, [r1, #8]
 800c4aa:	461f      	mov	r7, r3
 800c4ac:	42be      	cmp	r6, r7
 800c4ae:	680b      	ldr	r3, [r1, #0]
 800c4b0:	4682      	mov	sl, r0
 800c4b2:	460c      	mov	r4, r1
 800c4b4:	4690      	mov	r8, r2
 800c4b6:	d82d      	bhi.n	800c514 <__ssputs_r+0x70>
 800c4b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4c0:	d026      	beq.n	800c510 <__ssputs_r+0x6c>
 800c4c2:	6965      	ldr	r5, [r4, #20]
 800c4c4:	6909      	ldr	r1, [r1, #16]
 800c4c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c4ca:	eba3 0901 	sub.w	r9, r3, r1
 800c4ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c4d2:	1c7b      	adds	r3, r7, #1
 800c4d4:	444b      	add	r3, r9
 800c4d6:	106d      	asrs	r5, r5, #1
 800c4d8:	429d      	cmp	r5, r3
 800c4da:	bf38      	it	cc
 800c4dc:	461d      	movcc	r5, r3
 800c4de:	0553      	lsls	r3, r2, #21
 800c4e0:	d527      	bpl.n	800c532 <__ssputs_r+0x8e>
 800c4e2:	4629      	mov	r1, r5
 800c4e4:	f7ff fbd0 	bl	800bc88 <_malloc_r>
 800c4e8:	4606      	mov	r6, r0
 800c4ea:	b360      	cbz	r0, 800c546 <__ssputs_r+0xa2>
 800c4ec:	6921      	ldr	r1, [r4, #16]
 800c4ee:	464a      	mov	r2, r9
 800c4f0:	f7fe fcf9 	bl	800aee6 <memcpy>
 800c4f4:	89a3      	ldrh	r3, [r4, #12]
 800c4f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c4fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4fe:	81a3      	strh	r3, [r4, #12]
 800c500:	6126      	str	r6, [r4, #16]
 800c502:	6165      	str	r5, [r4, #20]
 800c504:	444e      	add	r6, r9
 800c506:	eba5 0509 	sub.w	r5, r5, r9
 800c50a:	6026      	str	r6, [r4, #0]
 800c50c:	60a5      	str	r5, [r4, #8]
 800c50e:	463e      	mov	r6, r7
 800c510:	42be      	cmp	r6, r7
 800c512:	d900      	bls.n	800c516 <__ssputs_r+0x72>
 800c514:	463e      	mov	r6, r7
 800c516:	6820      	ldr	r0, [r4, #0]
 800c518:	4632      	mov	r2, r6
 800c51a:	4641      	mov	r1, r8
 800c51c:	f000 f9c6 	bl	800c8ac <memmove>
 800c520:	68a3      	ldr	r3, [r4, #8]
 800c522:	1b9b      	subs	r3, r3, r6
 800c524:	60a3      	str	r3, [r4, #8]
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	4433      	add	r3, r6
 800c52a:	6023      	str	r3, [r4, #0]
 800c52c:	2000      	movs	r0, #0
 800c52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c532:	462a      	mov	r2, r5
 800c534:	f000 fa28 	bl	800c988 <_realloc_r>
 800c538:	4606      	mov	r6, r0
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d1e0      	bne.n	800c500 <__ssputs_r+0x5c>
 800c53e:	6921      	ldr	r1, [r4, #16]
 800c540:	4650      	mov	r0, sl
 800c542:	f7ff fb2d 	bl	800bba0 <_free_r>
 800c546:	230c      	movs	r3, #12
 800c548:	f8ca 3000 	str.w	r3, [sl]
 800c54c:	89a3      	ldrh	r3, [r4, #12]
 800c54e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c552:	81a3      	strh	r3, [r4, #12]
 800c554:	f04f 30ff 	mov.w	r0, #4294967295
 800c558:	e7e9      	b.n	800c52e <__ssputs_r+0x8a>
	...

0800c55c <_svfiprintf_r>:
 800c55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c560:	4698      	mov	r8, r3
 800c562:	898b      	ldrh	r3, [r1, #12]
 800c564:	061b      	lsls	r3, r3, #24
 800c566:	b09d      	sub	sp, #116	@ 0x74
 800c568:	4607      	mov	r7, r0
 800c56a:	460d      	mov	r5, r1
 800c56c:	4614      	mov	r4, r2
 800c56e:	d510      	bpl.n	800c592 <_svfiprintf_r+0x36>
 800c570:	690b      	ldr	r3, [r1, #16]
 800c572:	b973      	cbnz	r3, 800c592 <_svfiprintf_r+0x36>
 800c574:	2140      	movs	r1, #64	@ 0x40
 800c576:	f7ff fb87 	bl	800bc88 <_malloc_r>
 800c57a:	6028      	str	r0, [r5, #0]
 800c57c:	6128      	str	r0, [r5, #16]
 800c57e:	b930      	cbnz	r0, 800c58e <_svfiprintf_r+0x32>
 800c580:	230c      	movs	r3, #12
 800c582:	603b      	str	r3, [r7, #0]
 800c584:	f04f 30ff 	mov.w	r0, #4294967295
 800c588:	b01d      	add	sp, #116	@ 0x74
 800c58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58e:	2340      	movs	r3, #64	@ 0x40
 800c590:	616b      	str	r3, [r5, #20]
 800c592:	2300      	movs	r3, #0
 800c594:	9309      	str	r3, [sp, #36]	@ 0x24
 800c596:	2320      	movs	r3, #32
 800c598:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c59c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5a0:	2330      	movs	r3, #48	@ 0x30
 800c5a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c740 <_svfiprintf_r+0x1e4>
 800c5a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5aa:	f04f 0901 	mov.w	r9, #1
 800c5ae:	4623      	mov	r3, r4
 800c5b0:	469a      	mov	sl, r3
 800c5b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5b6:	b10a      	cbz	r2, 800c5bc <_svfiprintf_r+0x60>
 800c5b8:	2a25      	cmp	r2, #37	@ 0x25
 800c5ba:	d1f9      	bne.n	800c5b0 <_svfiprintf_r+0x54>
 800c5bc:	ebba 0b04 	subs.w	fp, sl, r4
 800c5c0:	d00b      	beq.n	800c5da <_svfiprintf_r+0x7e>
 800c5c2:	465b      	mov	r3, fp
 800c5c4:	4622      	mov	r2, r4
 800c5c6:	4629      	mov	r1, r5
 800c5c8:	4638      	mov	r0, r7
 800c5ca:	f7ff ff6b 	bl	800c4a4 <__ssputs_r>
 800c5ce:	3001      	adds	r0, #1
 800c5d0:	f000 80a7 	beq.w	800c722 <_svfiprintf_r+0x1c6>
 800c5d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5d6:	445a      	add	r2, fp
 800c5d8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5da:	f89a 3000 	ldrb.w	r3, [sl]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	f000 809f 	beq.w	800c722 <_svfiprintf_r+0x1c6>
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5ee:	f10a 0a01 	add.w	sl, sl, #1
 800c5f2:	9304      	str	r3, [sp, #16]
 800c5f4:	9307      	str	r3, [sp, #28]
 800c5f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5fa:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5fc:	4654      	mov	r4, sl
 800c5fe:	2205      	movs	r2, #5
 800c600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c604:	484e      	ldr	r0, [pc, #312]	@ (800c740 <_svfiprintf_r+0x1e4>)
 800c606:	f7f3 fde3 	bl	80001d0 <memchr>
 800c60a:	9a04      	ldr	r2, [sp, #16]
 800c60c:	b9d8      	cbnz	r0, 800c646 <_svfiprintf_r+0xea>
 800c60e:	06d0      	lsls	r0, r2, #27
 800c610:	bf44      	itt	mi
 800c612:	2320      	movmi	r3, #32
 800c614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c618:	0711      	lsls	r1, r2, #28
 800c61a:	bf44      	itt	mi
 800c61c:	232b      	movmi	r3, #43	@ 0x2b
 800c61e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c622:	f89a 3000 	ldrb.w	r3, [sl]
 800c626:	2b2a      	cmp	r3, #42	@ 0x2a
 800c628:	d015      	beq.n	800c656 <_svfiprintf_r+0xfa>
 800c62a:	9a07      	ldr	r2, [sp, #28]
 800c62c:	4654      	mov	r4, sl
 800c62e:	2000      	movs	r0, #0
 800c630:	f04f 0c0a 	mov.w	ip, #10
 800c634:	4621      	mov	r1, r4
 800c636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c63a:	3b30      	subs	r3, #48	@ 0x30
 800c63c:	2b09      	cmp	r3, #9
 800c63e:	d94b      	bls.n	800c6d8 <_svfiprintf_r+0x17c>
 800c640:	b1b0      	cbz	r0, 800c670 <_svfiprintf_r+0x114>
 800c642:	9207      	str	r2, [sp, #28]
 800c644:	e014      	b.n	800c670 <_svfiprintf_r+0x114>
 800c646:	eba0 0308 	sub.w	r3, r0, r8
 800c64a:	fa09 f303 	lsl.w	r3, r9, r3
 800c64e:	4313      	orrs	r3, r2
 800c650:	9304      	str	r3, [sp, #16]
 800c652:	46a2      	mov	sl, r4
 800c654:	e7d2      	b.n	800c5fc <_svfiprintf_r+0xa0>
 800c656:	9b03      	ldr	r3, [sp, #12]
 800c658:	1d19      	adds	r1, r3, #4
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	9103      	str	r1, [sp, #12]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	bfbb      	ittet	lt
 800c662:	425b      	neglt	r3, r3
 800c664:	f042 0202 	orrlt.w	r2, r2, #2
 800c668:	9307      	strge	r3, [sp, #28]
 800c66a:	9307      	strlt	r3, [sp, #28]
 800c66c:	bfb8      	it	lt
 800c66e:	9204      	strlt	r2, [sp, #16]
 800c670:	7823      	ldrb	r3, [r4, #0]
 800c672:	2b2e      	cmp	r3, #46	@ 0x2e
 800c674:	d10a      	bne.n	800c68c <_svfiprintf_r+0x130>
 800c676:	7863      	ldrb	r3, [r4, #1]
 800c678:	2b2a      	cmp	r3, #42	@ 0x2a
 800c67a:	d132      	bne.n	800c6e2 <_svfiprintf_r+0x186>
 800c67c:	9b03      	ldr	r3, [sp, #12]
 800c67e:	1d1a      	adds	r2, r3, #4
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	9203      	str	r2, [sp, #12]
 800c684:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c688:	3402      	adds	r4, #2
 800c68a:	9305      	str	r3, [sp, #20]
 800c68c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c750 <_svfiprintf_r+0x1f4>
 800c690:	7821      	ldrb	r1, [r4, #0]
 800c692:	2203      	movs	r2, #3
 800c694:	4650      	mov	r0, sl
 800c696:	f7f3 fd9b 	bl	80001d0 <memchr>
 800c69a:	b138      	cbz	r0, 800c6ac <_svfiprintf_r+0x150>
 800c69c:	9b04      	ldr	r3, [sp, #16]
 800c69e:	eba0 000a 	sub.w	r0, r0, sl
 800c6a2:	2240      	movs	r2, #64	@ 0x40
 800c6a4:	4082      	lsls	r2, r0
 800c6a6:	4313      	orrs	r3, r2
 800c6a8:	3401      	adds	r4, #1
 800c6aa:	9304      	str	r3, [sp, #16]
 800c6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6b0:	4824      	ldr	r0, [pc, #144]	@ (800c744 <_svfiprintf_r+0x1e8>)
 800c6b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6b6:	2206      	movs	r2, #6
 800c6b8:	f7f3 fd8a 	bl	80001d0 <memchr>
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	d036      	beq.n	800c72e <_svfiprintf_r+0x1d2>
 800c6c0:	4b21      	ldr	r3, [pc, #132]	@ (800c748 <_svfiprintf_r+0x1ec>)
 800c6c2:	bb1b      	cbnz	r3, 800c70c <_svfiprintf_r+0x1b0>
 800c6c4:	9b03      	ldr	r3, [sp, #12]
 800c6c6:	3307      	adds	r3, #7
 800c6c8:	f023 0307 	bic.w	r3, r3, #7
 800c6cc:	3308      	adds	r3, #8
 800c6ce:	9303      	str	r3, [sp, #12]
 800c6d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d2:	4433      	add	r3, r6
 800c6d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6d6:	e76a      	b.n	800c5ae <_svfiprintf_r+0x52>
 800c6d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6dc:	460c      	mov	r4, r1
 800c6de:	2001      	movs	r0, #1
 800c6e0:	e7a8      	b.n	800c634 <_svfiprintf_r+0xd8>
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	3401      	adds	r4, #1
 800c6e6:	9305      	str	r3, [sp, #20]
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	f04f 0c0a 	mov.w	ip, #10
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6f4:	3a30      	subs	r2, #48	@ 0x30
 800c6f6:	2a09      	cmp	r2, #9
 800c6f8:	d903      	bls.n	800c702 <_svfiprintf_r+0x1a6>
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d0c6      	beq.n	800c68c <_svfiprintf_r+0x130>
 800c6fe:	9105      	str	r1, [sp, #20]
 800c700:	e7c4      	b.n	800c68c <_svfiprintf_r+0x130>
 800c702:	fb0c 2101 	mla	r1, ip, r1, r2
 800c706:	4604      	mov	r4, r0
 800c708:	2301      	movs	r3, #1
 800c70a:	e7f0      	b.n	800c6ee <_svfiprintf_r+0x192>
 800c70c:	ab03      	add	r3, sp, #12
 800c70e:	9300      	str	r3, [sp, #0]
 800c710:	462a      	mov	r2, r5
 800c712:	4b0e      	ldr	r3, [pc, #56]	@ (800c74c <_svfiprintf_r+0x1f0>)
 800c714:	a904      	add	r1, sp, #16
 800c716:	4638      	mov	r0, r7
 800c718:	f7fd fe8e 	bl	800a438 <_printf_float>
 800c71c:	1c42      	adds	r2, r0, #1
 800c71e:	4606      	mov	r6, r0
 800c720:	d1d6      	bne.n	800c6d0 <_svfiprintf_r+0x174>
 800c722:	89ab      	ldrh	r3, [r5, #12]
 800c724:	065b      	lsls	r3, r3, #25
 800c726:	f53f af2d 	bmi.w	800c584 <_svfiprintf_r+0x28>
 800c72a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c72c:	e72c      	b.n	800c588 <_svfiprintf_r+0x2c>
 800c72e:	ab03      	add	r3, sp, #12
 800c730:	9300      	str	r3, [sp, #0]
 800c732:	462a      	mov	r2, r5
 800c734:	4b05      	ldr	r3, [pc, #20]	@ (800c74c <_svfiprintf_r+0x1f0>)
 800c736:	a904      	add	r1, sp, #16
 800c738:	4638      	mov	r0, r7
 800c73a:	f7fe f915 	bl	800a968 <_printf_i>
 800c73e:	e7ed      	b.n	800c71c <_svfiprintf_r+0x1c0>
 800c740:	0800d688 	.word	0x0800d688
 800c744:	0800d692 	.word	0x0800d692
 800c748:	0800a439 	.word	0x0800a439
 800c74c:	0800c4a5 	.word	0x0800c4a5
 800c750:	0800d68e 	.word	0x0800d68e

0800c754 <__sflush_r>:
 800c754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c75c:	0716      	lsls	r6, r2, #28
 800c75e:	4605      	mov	r5, r0
 800c760:	460c      	mov	r4, r1
 800c762:	d454      	bmi.n	800c80e <__sflush_r+0xba>
 800c764:	684b      	ldr	r3, [r1, #4]
 800c766:	2b00      	cmp	r3, #0
 800c768:	dc02      	bgt.n	800c770 <__sflush_r+0x1c>
 800c76a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	dd48      	ble.n	800c802 <__sflush_r+0xae>
 800c770:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c772:	2e00      	cmp	r6, #0
 800c774:	d045      	beq.n	800c802 <__sflush_r+0xae>
 800c776:	2300      	movs	r3, #0
 800c778:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c77c:	682f      	ldr	r7, [r5, #0]
 800c77e:	6a21      	ldr	r1, [r4, #32]
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	d030      	beq.n	800c7e6 <__sflush_r+0x92>
 800c784:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c786:	89a3      	ldrh	r3, [r4, #12]
 800c788:	0759      	lsls	r1, r3, #29
 800c78a:	d505      	bpl.n	800c798 <__sflush_r+0x44>
 800c78c:	6863      	ldr	r3, [r4, #4]
 800c78e:	1ad2      	subs	r2, r2, r3
 800c790:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c792:	b10b      	cbz	r3, 800c798 <__sflush_r+0x44>
 800c794:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c796:	1ad2      	subs	r2, r2, r3
 800c798:	2300      	movs	r3, #0
 800c79a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c79c:	6a21      	ldr	r1, [r4, #32]
 800c79e:	4628      	mov	r0, r5
 800c7a0:	47b0      	blx	r6
 800c7a2:	1c43      	adds	r3, r0, #1
 800c7a4:	89a3      	ldrh	r3, [r4, #12]
 800c7a6:	d106      	bne.n	800c7b6 <__sflush_r+0x62>
 800c7a8:	6829      	ldr	r1, [r5, #0]
 800c7aa:	291d      	cmp	r1, #29
 800c7ac:	d82b      	bhi.n	800c806 <__sflush_r+0xb2>
 800c7ae:	4a2a      	ldr	r2, [pc, #168]	@ (800c858 <__sflush_r+0x104>)
 800c7b0:	410a      	asrs	r2, r1
 800c7b2:	07d6      	lsls	r6, r2, #31
 800c7b4:	d427      	bmi.n	800c806 <__sflush_r+0xb2>
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	6062      	str	r2, [r4, #4]
 800c7ba:	04d9      	lsls	r1, r3, #19
 800c7bc:	6922      	ldr	r2, [r4, #16]
 800c7be:	6022      	str	r2, [r4, #0]
 800c7c0:	d504      	bpl.n	800c7cc <__sflush_r+0x78>
 800c7c2:	1c42      	adds	r2, r0, #1
 800c7c4:	d101      	bne.n	800c7ca <__sflush_r+0x76>
 800c7c6:	682b      	ldr	r3, [r5, #0]
 800c7c8:	b903      	cbnz	r3, 800c7cc <__sflush_r+0x78>
 800c7ca:	6560      	str	r0, [r4, #84]	@ 0x54
 800c7cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7ce:	602f      	str	r7, [r5, #0]
 800c7d0:	b1b9      	cbz	r1, 800c802 <__sflush_r+0xae>
 800c7d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7d6:	4299      	cmp	r1, r3
 800c7d8:	d002      	beq.n	800c7e0 <__sflush_r+0x8c>
 800c7da:	4628      	mov	r0, r5
 800c7dc:	f7ff f9e0 	bl	800bba0 <_free_r>
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c7e4:	e00d      	b.n	800c802 <__sflush_r+0xae>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	4628      	mov	r0, r5
 800c7ea:	47b0      	blx	r6
 800c7ec:	4602      	mov	r2, r0
 800c7ee:	1c50      	adds	r0, r2, #1
 800c7f0:	d1c9      	bne.n	800c786 <__sflush_r+0x32>
 800c7f2:	682b      	ldr	r3, [r5, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d0c6      	beq.n	800c786 <__sflush_r+0x32>
 800c7f8:	2b1d      	cmp	r3, #29
 800c7fa:	d001      	beq.n	800c800 <__sflush_r+0xac>
 800c7fc:	2b16      	cmp	r3, #22
 800c7fe:	d11e      	bne.n	800c83e <__sflush_r+0xea>
 800c800:	602f      	str	r7, [r5, #0]
 800c802:	2000      	movs	r0, #0
 800c804:	e022      	b.n	800c84c <__sflush_r+0xf8>
 800c806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c80a:	b21b      	sxth	r3, r3
 800c80c:	e01b      	b.n	800c846 <__sflush_r+0xf2>
 800c80e:	690f      	ldr	r7, [r1, #16]
 800c810:	2f00      	cmp	r7, #0
 800c812:	d0f6      	beq.n	800c802 <__sflush_r+0xae>
 800c814:	0793      	lsls	r3, r2, #30
 800c816:	680e      	ldr	r6, [r1, #0]
 800c818:	bf08      	it	eq
 800c81a:	694b      	ldreq	r3, [r1, #20]
 800c81c:	600f      	str	r7, [r1, #0]
 800c81e:	bf18      	it	ne
 800c820:	2300      	movne	r3, #0
 800c822:	eba6 0807 	sub.w	r8, r6, r7
 800c826:	608b      	str	r3, [r1, #8]
 800c828:	f1b8 0f00 	cmp.w	r8, #0
 800c82c:	dde9      	ble.n	800c802 <__sflush_r+0xae>
 800c82e:	6a21      	ldr	r1, [r4, #32]
 800c830:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c832:	4643      	mov	r3, r8
 800c834:	463a      	mov	r2, r7
 800c836:	4628      	mov	r0, r5
 800c838:	47b0      	blx	r6
 800c83a:	2800      	cmp	r0, #0
 800c83c:	dc08      	bgt.n	800c850 <__sflush_r+0xfc>
 800c83e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c846:	81a3      	strh	r3, [r4, #12]
 800c848:	f04f 30ff 	mov.w	r0, #4294967295
 800c84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c850:	4407      	add	r7, r0
 800c852:	eba8 0800 	sub.w	r8, r8, r0
 800c856:	e7e7      	b.n	800c828 <__sflush_r+0xd4>
 800c858:	dfbffffe 	.word	0xdfbffffe

0800c85c <_fflush_r>:
 800c85c:	b538      	push	{r3, r4, r5, lr}
 800c85e:	690b      	ldr	r3, [r1, #16]
 800c860:	4605      	mov	r5, r0
 800c862:	460c      	mov	r4, r1
 800c864:	b913      	cbnz	r3, 800c86c <_fflush_r+0x10>
 800c866:	2500      	movs	r5, #0
 800c868:	4628      	mov	r0, r5
 800c86a:	bd38      	pop	{r3, r4, r5, pc}
 800c86c:	b118      	cbz	r0, 800c876 <_fflush_r+0x1a>
 800c86e:	6a03      	ldr	r3, [r0, #32]
 800c870:	b90b      	cbnz	r3, 800c876 <_fflush_r+0x1a>
 800c872:	f7fe fa25 	bl	800acc0 <__sinit>
 800c876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d0f3      	beq.n	800c866 <_fflush_r+0xa>
 800c87e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c880:	07d0      	lsls	r0, r2, #31
 800c882:	d404      	bmi.n	800c88e <_fflush_r+0x32>
 800c884:	0599      	lsls	r1, r3, #22
 800c886:	d402      	bmi.n	800c88e <_fflush_r+0x32>
 800c888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c88a:	f7fe fb2a 	bl	800aee2 <__retarget_lock_acquire_recursive>
 800c88e:	4628      	mov	r0, r5
 800c890:	4621      	mov	r1, r4
 800c892:	f7ff ff5f 	bl	800c754 <__sflush_r>
 800c896:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c898:	07da      	lsls	r2, r3, #31
 800c89a:	4605      	mov	r5, r0
 800c89c:	d4e4      	bmi.n	800c868 <_fflush_r+0xc>
 800c89e:	89a3      	ldrh	r3, [r4, #12]
 800c8a0:	059b      	lsls	r3, r3, #22
 800c8a2:	d4e1      	bmi.n	800c868 <_fflush_r+0xc>
 800c8a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8a6:	f7fe fb1d 	bl	800aee4 <__retarget_lock_release_recursive>
 800c8aa:	e7dd      	b.n	800c868 <_fflush_r+0xc>

0800c8ac <memmove>:
 800c8ac:	4288      	cmp	r0, r1
 800c8ae:	b510      	push	{r4, lr}
 800c8b0:	eb01 0402 	add.w	r4, r1, r2
 800c8b4:	d902      	bls.n	800c8bc <memmove+0x10>
 800c8b6:	4284      	cmp	r4, r0
 800c8b8:	4623      	mov	r3, r4
 800c8ba:	d807      	bhi.n	800c8cc <memmove+0x20>
 800c8bc:	1e43      	subs	r3, r0, #1
 800c8be:	42a1      	cmp	r1, r4
 800c8c0:	d008      	beq.n	800c8d4 <memmove+0x28>
 800c8c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8ca:	e7f8      	b.n	800c8be <memmove+0x12>
 800c8cc:	4402      	add	r2, r0
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	428a      	cmp	r2, r1
 800c8d2:	d100      	bne.n	800c8d6 <memmove+0x2a>
 800c8d4:	bd10      	pop	{r4, pc}
 800c8d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8de:	e7f7      	b.n	800c8d0 <memmove+0x24>

0800c8e0 <_sbrk_r>:
 800c8e0:	b538      	push	{r3, r4, r5, lr}
 800c8e2:	4d06      	ldr	r5, [pc, #24]	@ (800c8fc <_sbrk_r+0x1c>)
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	4608      	mov	r0, r1
 800c8ea:	602b      	str	r3, [r5, #0]
 800c8ec:	f000 fd24 	bl	800d338 <_sbrk>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	d102      	bne.n	800c8fa <_sbrk_r+0x1a>
 800c8f4:	682b      	ldr	r3, [r5, #0]
 800c8f6:	b103      	cbz	r3, 800c8fa <_sbrk_r+0x1a>
 800c8f8:	6023      	str	r3, [r4, #0]
 800c8fa:	bd38      	pop	{r3, r4, r5, pc}
 800c8fc:	20006aac 	.word	0x20006aac

0800c900 <__assert_func>:
 800c900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c902:	4614      	mov	r4, r2
 800c904:	461a      	mov	r2, r3
 800c906:	4b09      	ldr	r3, [pc, #36]	@ (800c92c <__assert_func+0x2c>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	4605      	mov	r5, r0
 800c90c:	68d8      	ldr	r0, [r3, #12]
 800c90e:	b954      	cbnz	r4, 800c926 <__assert_func+0x26>
 800c910:	4b07      	ldr	r3, [pc, #28]	@ (800c930 <__assert_func+0x30>)
 800c912:	461c      	mov	r4, r3
 800c914:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c918:	9100      	str	r1, [sp, #0]
 800c91a:	462b      	mov	r3, r5
 800c91c:	4905      	ldr	r1, [pc, #20]	@ (800c934 <__assert_func+0x34>)
 800c91e:	f000 f86f 	bl	800ca00 <fiprintf>
 800c922:	f000 f87f 	bl	800ca24 <abort>
 800c926:	4b04      	ldr	r3, [pc, #16]	@ (800c938 <__assert_func+0x38>)
 800c928:	e7f4      	b.n	800c914 <__assert_func+0x14>
 800c92a:	bf00      	nop
 800c92c:	2000001c 	.word	0x2000001c
 800c930:	0800d6de 	.word	0x0800d6de
 800c934:	0800d6b0 	.word	0x0800d6b0
 800c938:	0800d6a3 	.word	0x0800d6a3

0800c93c <_calloc_r>:
 800c93c:	b570      	push	{r4, r5, r6, lr}
 800c93e:	fba1 5402 	umull	r5, r4, r1, r2
 800c942:	b93c      	cbnz	r4, 800c954 <_calloc_r+0x18>
 800c944:	4629      	mov	r1, r5
 800c946:	f7ff f99f 	bl	800bc88 <_malloc_r>
 800c94a:	4606      	mov	r6, r0
 800c94c:	b928      	cbnz	r0, 800c95a <_calloc_r+0x1e>
 800c94e:	2600      	movs	r6, #0
 800c950:	4630      	mov	r0, r6
 800c952:	bd70      	pop	{r4, r5, r6, pc}
 800c954:	220c      	movs	r2, #12
 800c956:	6002      	str	r2, [r0, #0]
 800c958:	e7f9      	b.n	800c94e <_calloc_r+0x12>
 800c95a:	462a      	mov	r2, r5
 800c95c:	4621      	mov	r1, r4
 800c95e:	f7fe fa48 	bl	800adf2 <memset>
 800c962:	e7f5      	b.n	800c950 <_calloc_r+0x14>

0800c964 <__ascii_mbtowc>:
 800c964:	b082      	sub	sp, #8
 800c966:	b901      	cbnz	r1, 800c96a <__ascii_mbtowc+0x6>
 800c968:	a901      	add	r1, sp, #4
 800c96a:	b142      	cbz	r2, 800c97e <__ascii_mbtowc+0x1a>
 800c96c:	b14b      	cbz	r3, 800c982 <__ascii_mbtowc+0x1e>
 800c96e:	7813      	ldrb	r3, [r2, #0]
 800c970:	600b      	str	r3, [r1, #0]
 800c972:	7812      	ldrb	r2, [r2, #0]
 800c974:	1e10      	subs	r0, r2, #0
 800c976:	bf18      	it	ne
 800c978:	2001      	movne	r0, #1
 800c97a:	b002      	add	sp, #8
 800c97c:	4770      	bx	lr
 800c97e:	4610      	mov	r0, r2
 800c980:	e7fb      	b.n	800c97a <__ascii_mbtowc+0x16>
 800c982:	f06f 0001 	mvn.w	r0, #1
 800c986:	e7f8      	b.n	800c97a <__ascii_mbtowc+0x16>

0800c988 <_realloc_r>:
 800c988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c98c:	4680      	mov	r8, r0
 800c98e:	4615      	mov	r5, r2
 800c990:	460c      	mov	r4, r1
 800c992:	b921      	cbnz	r1, 800c99e <_realloc_r+0x16>
 800c994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c998:	4611      	mov	r1, r2
 800c99a:	f7ff b975 	b.w	800bc88 <_malloc_r>
 800c99e:	b92a      	cbnz	r2, 800c9ac <_realloc_r+0x24>
 800c9a0:	f7ff f8fe 	bl	800bba0 <_free_r>
 800c9a4:	2400      	movs	r4, #0
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ac:	f000 f841 	bl	800ca32 <_malloc_usable_size_r>
 800c9b0:	4285      	cmp	r5, r0
 800c9b2:	4606      	mov	r6, r0
 800c9b4:	d802      	bhi.n	800c9bc <_realloc_r+0x34>
 800c9b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c9ba:	d8f4      	bhi.n	800c9a6 <_realloc_r+0x1e>
 800c9bc:	4629      	mov	r1, r5
 800c9be:	4640      	mov	r0, r8
 800c9c0:	f7ff f962 	bl	800bc88 <_malloc_r>
 800c9c4:	4607      	mov	r7, r0
 800c9c6:	2800      	cmp	r0, #0
 800c9c8:	d0ec      	beq.n	800c9a4 <_realloc_r+0x1c>
 800c9ca:	42b5      	cmp	r5, r6
 800c9cc:	462a      	mov	r2, r5
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	bf28      	it	cs
 800c9d2:	4632      	movcs	r2, r6
 800c9d4:	f7fe fa87 	bl	800aee6 <memcpy>
 800c9d8:	4621      	mov	r1, r4
 800c9da:	4640      	mov	r0, r8
 800c9dc:	f7ff f8e0 	bl	800bba0 <_free_r>
 800c9e0:	463c      	mov	r4, r7
 800c9e2:	e7e0      	b.n	800c9a6 <_realloc_r+0x1e>

0800c9e4 <__ascii_wctomb>:
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	4608      	mov	r0, r1
 800c9e8:	b141      	cbz	r1, 800c9fc <__ascii_wctomb+0x18>
 800c9ea:	2aff      	cmp	r2, #255	@ 0xff
 800c9ec:	d904      	bls.n	800c9f8 <__ascii_wctomb+0x14>
 800c9ee:	228a      	movs	r2, #138	@ 0x8a
 800c9f0:	601a      	str	r2, [r3, #0]
 800c9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800c9f6:	4770      	bx	lr
 800c9f8:	700a      	strb	r2, [r1, #0]
 800c9fa:	2001      	movs	r0, #1
 800c9fc:	4770      	bx	lr
	...

0800ca00 <fiprintf>:
 800ca00:	b40e      	push	{r1, r2, r3}
 800ca02:	b503      	push	{r0, r1, lr}
 800ca04:	4601      	mov	r1, r0
 800ca06:	ab03      	add	r3, sp, #12
 800ca08:	4805      	ldr	r0, [pc, #20]	@ (800ca20 <fiprintf+0x20>)
 800ca0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca0e:	6800      	ldr	r0, [r0, #0]
 800ca10:	9301      	str	r3, [sp, #4]
 800ca12:	f000 f83f 	bl	800ca94 <_vfiprintf_r>
 800ca16:	b002      	add	sp, #8
 800ca18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca1c:	b003      	add	sp, #12
 800ca1e:	4770      	bx	lr
 800ca20:	2000001c 	.word	0x2000001c

0800ca24 <abort>:
 800ca24:	b508      	push	{r3, lr}
 800ca26:	2006      	movs	r0, #6
 800ca28:	f000 fa08 	bl	800ce3c <raise>
 800ca2c:	2001      	movs	r0, #1
 800ca2e:	f000 fc99 	bl	800d364 <_exit>

0800ca32 <_malloc_usable_size_r>:
 800ca32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca36:	1f18      	subs	r0, r3, #4
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	bfbc      	itt	lt
 800ca3c:	580b      	ldrlt	r3, [r1, r0]
 800ca3e:	18c0      	addlt	r0, r0, r3
 800ca40:	4770      	bx	lr

0800ca42 <__sfputc_r>:
 800ca42:	6893      	ldr	r3, [r2, #8]
 800ca44:	3b01      	subs	r3, #1
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	b410      	push	{r4}
 800ca4a:	6093      	str	r3, [r2, #8]
 800ca4c:	da08      	bge.n	800ca60 <__sfputc_r+0x1e>
 800ca4e:	6994      	ldr	r4, [r2, #24]
 800ca50:	42a3      	cmp	r3, r4
 800ca52:	db01      	blt.n	800ca58 <__sfputc_r+0x16>
 800ca54:	290a      	cmp	r1, #10
 800ca56:	d103      	bne.n	800ca60 <__sfputc_r+0x1e>
 800ca58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca5c:	f000 b932 	b.w	800ccc4 <__swbuf_r>
 800ca60:	6813      	ldr	r3, [r2, #0]
 800ca62:	1c58      	adds	r0, r3, #1
 800ca64:	6010      	str	r0, [r2, #0]
 800ca66:	7019      	strb	r1, [r3, #0]
 800ca68:	4608      	mov	r0, r1
 800ca6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <__sfputs_r>:
 800ca70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca72:	4606      	mov	r6, r0
 800ca74:	460f      	mov	r7, r1
 800ca76:	4614      	mov	r4, r2
 800ca78:	18d5      	adds	r5, r2, r3
 800ca7a:	42ac      	cmp	r4, r5
 800ca7c:	d101      	bne.n	800ca82 <__sfputs_r+0x12>
 800ca7e:	2000      	movs	r0, #0
 800ca80:	e007      	b.n	800ca92 <__sfputs_r+0x22>
 800ca82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca86:	463a      	mov	r2, r7
 800ca88:	4630      	mov	r0, r6
 800ca8a:	f7ff ffda 	bl	800ca42 <__sfputc_r>
 800ca8e:	1c43      	adds	r3, r0, #1
 800ca90:	d1f3      	bne.n	800ca7a <__sfputs_r+0xa>
 800ca92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ca94 <_vfiprintf_r>:
 800ca94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca98:	460d      	mov	r5, r1
 800ca9a:	b09d      	sub	sp, #116	@ 0x74
 800ca9c:	4614      	mov	r4, r2
 800ca9e:	4698      	mov	r8, r3
 800caa0:	4606      	mov	r6, r0
 800caa2:	b118      	cbz	r0, 800caac <_vfiprintf_r+0x18>
 800caa4:	6a03      	ldr	r3, [r0, #32]
 800caa6:	b90b      	cbnz	r3, 800caac <_vfiprintf_r+0x18>
 800caa8:	f7fe f90a 	bl	800acc0 <__sinit>
 800caac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caae:	07d9      	lsls	r1, r3, #31
 800cab0:	d405      	bmi.n	800cabe <_vfiprintf_r+0x2a>
 800cab2:	89ab      	ldrh	r3, [r5, #12]
 800cab4:	059a      	lsls	r2, r3, #22
 800cab6:	d402      	bmi.n	800cabe <_vfiprintf_r+0x2a>
 800cab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caba:	f7fe fa12 	bl	800aee2 <__retarget_lock_acquire_recursive>
 800cabe:	89ab      	ldrh	r3, [r5, #12]
 800cac0:	071b      	lsls	r3, r3, #28
 800cac2:	d501      	bpl.n	800cac8 <_vfiprintf_r+0x34>
 800cac4:	692b      	ldr	r3, [r5, #16]
 800cac6:	b99b      	cbnz	r3, 800caf0 <_vfiprintf_r+0x5c>
 800cac8:	4629      	mov	r1, r5
 800caca:	4630      	mov	r0, r6
 800cacc:	f000 f938 	bl	800cd40 <__swsetup_r>
 800cad0:	b170      	cbz	r0, 800caf0 <_vfiprintf_r+0x5c>
 800cad2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cad4:	07dc      	lsls	r4, r3, #31
 800cad6:	d504      	bpl.n	800cae2 <_vfiprintf_r+0x4e>
 800cad8:	f04f 30ff 	mov.w	r0, #4294967295
 800cadc:	b01d      	add	sp, #116	@ 0x74
 800cade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cae2:	89ab      	ldrh	r3, [r5, #12]
 800cae4:	0598      	lsls	r0, r3, #22
 800cae6:	d4f7      	bmi.n	800cad8 <_vfiprintf_r+0x44>
 800cae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caea:	f7fe f9fb 	bl	800aee4 <__retarget_lock_release_recursive>
 800caee:	e7f3      	b.n	800cad8 <_vfiprintf_r+0x44>
 800caf0:	2300      	movs	r3, #0
 800caf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800caf4:	2320      	movs	r3, #32
 800caf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cafa:	f8cd 800c 	str.w	r8, [sp, #12]
 800cafe:	2330      	movs	r3, #48	@ 0x30
 800cb00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ccb0 <_vfiprintf_r+0x21c>
 800cb04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb08:	f04f 0901 	mov.w	r9, #1
 800cb0c:	4623      	mov	r3, r4
 800cb0e:	469a      	mov	sl, r3
 800cb10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb14:	b10a      	cbz	r2, 800cb1a <_vfiprintf_r+0x86>
 800cb16:	2a25      	cmp	r2, #37	@ 0x25
 800cb18:	d1f9      	bne.n	800cb0e <_vfiprintf_r+0x7a>
 800cb1a:	ebba 0b04 	subs.w	fp, sl, r4
 800cb1e:	d00b      	beq.n	800cb38 <_vfiprintf_r+0xa4>
 800cb20:	465b      	mov	r3, fp
 800cb22:	4622      	mov	r2, r4
 800cb24:	4629      	mov	r1, r5
 800cb26:	4630      	mov	r0, r6
 800cb28:	f7ff ffa2 	bl	800ca70 <__sfputs_r>
 800cb2c:	3001      	adds	r0, #1
 800cb2e:	f000 80a7 	beq.w	800cc80 <_vfiprintf_r+0x1ec>
 800cb32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb34:	445a      	add	r2, fp
 800cb36:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb38:	f89a 3000 	ldrb.w	r3, [sl]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f000 809f 	beq.w	800cc80 <_vfiprintf_r+0x1ec>
 800cb42:	2300      	movs	r3, #0
 800cb44:	f04f 32ff 	mov.w	r2, #4294967295
 800cb48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb4c:	f10a 0a01 	add.w	sl, sl, #1
 800cb50:	9304      	str	r3, [sp, #16]
 800cb52:	9307      	str	r3, [sp, #28]
 800cb54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb58:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb5a:	4654      	mov	r4, sl
 800cb5c:	2205      	movs	r2, #5
 800cb5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb62:	4853      	ldr	r0, [pc, #332]	@ (800ccb0 <_vfiprintf_r+0x21c>)
 800cb64:	f7f3 fb34 	bl	80001d0 <memchr>
 800cb68:	9a04      	ldr	r2, [sp, #16]
 800cb6a:	b9d8      	cbnz	r0, 800cba4 <_vfiprintf_r+0x110>
 800cb6c:	06d1      	lsls	r1, r2, #27
 800cb6e:	bf44      	itt	mi
 800cb70:	2320      	movmi	r3, #32
 800cb72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb76:	0713      	lsls	r3, r2, #28
 800cb78:	bf44      	itt	mi
 800cb7a:	232b      	movmi	r3, #43	@ 0x2b
 800cb7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb80:	f89a 3000 	ldrb.w	r3, [sl]
 800cb84:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb86:	d015      	beq.n	800cbb4 <_vfiprintf_r+0x120>
 800cb88:	9a07      	ldr	r2, [sp, #28]
 800cb8a:	4654      	mov	r4, sl
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	f04f 0c0a 	mov.w	ip, #10
 800cb92:	4621      	mov	r1, r4
 800cb94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb98:	3b30      	subs	r3, #48	@ 0x30
 800cb9a:	2b09      	cmp	r3, #9
 800cb9c:	d94b      	bls.n	800cc36 <_vfiprintf_r+0x1a2>
 800cb9e:	b1b0      	cbz	r0, 800cbce <_vfiprintf_r+0x13a>
 800cba0:	9207      	str	r2, [sp, #28]
 800cba2:	e014      	b.n	800cbce <_vfiprintf_r+0x13a>
 800cba4:	eba0 0308 	sub.w	r3, r0, r8
 800cba8:	fa09 f303 	lsl.w	r3, r9, r3
 800cbac:	4313      	orrs	r3, r2
 800cbae:	9304      	str	r3, [sp, #16]
 800cbb0:	46a2      	mov	sl, r4
 800cbb2:	e7d2      	b.n	800cb5a <_vfiprintf_r+0xc6>
 800cbb4:	9b03      	ldr	r3, [sp, #12]
 800cbb6:	1d19      	adds	r1, r3, #4
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	9103      	str	r1, [sp, #12]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	bfbb      	ittet	lt
 800cbc0:	425b      	neglt	r3, r3
 800cbc2:	f042 0202 	orrlt.w	r2, r2, #2
 800cbc6:	9307      	strge	r3, [sp, #28]
 800cbc8:	9307      	strlt	r3, [sp, #28]
 800cbca:	bfb8      	it	lt
 800cbcc:	9204      	strlt	r2, [sp, #16]
 800cbce:	7823      	ldrb	r3, [r4, #0]
 800cbd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbd2:	d10a      	bne.n	800cbea <_vfiprintf_r+0x156>
 800cbd4:	7863      	ldrb	r3, [r4, #1]
 800cbd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbd8:	d132      	bne.n	800cc40 <_vfiprintf_r+0x1ac>
 800cbda:	9b03      	ldr	r3, [sp, #12]
 800cbdc:	1d1a      	adds	r2, r3, #4
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	9203      	str	r2, [sp, #12]
 800cbe2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cbe6:	3402      	adds	r4, #2
 800cbe8:	9305      	str	r3, [sp, #20]
 800cbea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ccc0 <_vfiprintf_r+0x22c>
 800cbee:	7821      	ldrb	r1, [r4, #0]
 800cbf0:	2203      	movs	r2, #3
 800cbf2:	4650      	mov	r0, sl
 800cbf4:	f7f3 faec 	bl	80001d0 <memchr>
 800cbf8:	b138      	cbz	r0, 800cc0a <_vfiprintf_r+0x176>
 800cbfa:	9b04      	ldr	r3, [sp, #16]
 800cbfc:	eba0 000a 	sub.w	r0, r0, sl
 800cc00:	2240      	movs	r2, #64	@ 0x40
 800cc02:	4082      	lsls	r2, r0
 800cc04:	4313      	orrs	r3, r2
 800cc06:	3401      	adds	r4, #1
 800cc08:	9304      	str	r3, [sp, #16]
 800cc0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc0e:	4829      	ldr	r0, [pc, #164]	@ (800ccb4 <_vfiprintf_r+0x220>)
 800cc10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc14:	2206      	movs	r2, #6
 800cc16:	f7f3 fadb 	bl	80001d0 <memchr>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d03f      	beq.n	800cc9e <_vfiprintf_r+0x20a>
 800cc1e:	4b26      	ldr	r3, [pc, #152]	@ (800ccb8 <_vfiprintf_r+0x224>)
 800cc20:	bb1b      	cbnz	r3, 800cc6a <_vfiprintf_r+0x1d6>
 800cc22:	9b03      	ldr	r3, [sp, #12]
 800cc24:	3307      	adds	r3, #7
 800cc26:	f023 0307 	bic.w	r3, r3, #7
 800cc2a:	3308      	adds	r3, #8
 800cc2c:	9303      	str	r3, [sp, #12]
 800cc2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc30:	443b      	add	r3, r7
 800cc32:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc34:	e76a      	b.n	800cb0c <_vfiprintf_r+0x78>
 800cc36:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc3a:	460c      	mov	r4, r1
 800cc3c:	2001      	movs	r0, #1
 800cc3e:	e7a8      	b.n	800cb92 <_vfiprintf_r+0xfe>
 800cc40:	2300      	movs	r3, #0
 800cc42:	3401      	adds	r4, #1
 800cc44:	9305      	str	r3, [sp, #20]
 800cc46:	4619      	mov	r1, r3
 800cc48:	f04f 0c0a 	mov.w	ip, #10
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc52:	3a30      	subs	r2, #48	@ 0x30
 800cc54:	2a09      	cmp	r2, #9
 800cc56:	d903      	bls.n	800cc60 <_vfiprintf_r+0x1cc>
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d0c6      	beq.n	800cbea <_vfiprintf_r+0x156>
 800cc5c:	9105      	str	r1, [sp, #20]
 800cc5e:	e7c4      	b.n	800cbea <_vfiprintf_r+0x156>
 800cc60:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc64:	4604      	mov	r4, r0
 800cc66:	2301      	movs	r3, #1
 800cc68:	e7f0      	b.n	800cc4c <_vfiprintf_r+0x1b8>
 800cc6a:	ab03      	add	r3, sp, #12
 800cc6c:	9300      	str	r3, [sp, #0]
 800cc6e:	462a      	mov	r2, r5
 800cc70:	4b12      	ldr	r3, [pc, #72]	@ (800ccbc <_vfiprintf_r+0x228>)
 800cc72:	a904      	add	r1, sp, #16
 800cc74:	4630      	mov	r0, r6
 800cc76:	f7fd fbdf 	bl	800a438 <_printf_float>
 800cc7a:	4607      	mov	r7, r0
 800cc7c:	1c78      	adds	r0, r7, #1
 800cc7e:	d1d6      	bne.n	800cc2e <_vfiprintf_r+0x19a>
 800cc80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc82:	07d9      	lsls	r1, r3, #31
 800cc84:	d405      	bmi.n	800cc92 <_vfiprintf_r+0x1fe>
 800cc86:	89ab      	ldrh	r3, [r5, #12]
 800cc88:	059a      	lsls	r2, r3, #22
 800cc8a:	d402      	bmi.n	800cc92 <_vfiprintf_r+0x1fe>
 800cc8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc8e:	f7fe f929 	bl	800aee4 <__retarget_lock_release_recursive>
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	065b      	lsls	r3, r3, #25
 800cc96:	f53f af1f 	bmi.w	800cad8 <_vfiprintf_r+0x44>
 800cc9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cc9c:	e71e      	b.n	800cadc <_vfiprintf_r+0x48>
 800cc9e:	ab03      	add	r3, sp, #12
 800cca0:	9300      	str	r3, [sp, #0]
 800cca2:	462a      	mov	r2, r5
 800cca4:	4b05      	ldr	r3, [pc, #20]	@ (800ccbc <_vfiprintf_r+0x228>)
 800cca6:	a904      	add	r1, sp, #16
 800cca8:	4630      	mov	r0, r6
 800ccaa:	f7fd fe5d 	bl	800a968 <_printf_i>
 800ccae:	e7e4      	b.n	800cc7a <_vfiprintf_r+0x1e6>
 800ccb0:	0800d688 	.word	0x0800d688
 800ccb4:	0800d692 	.word	0x0800d692
 800ccb8:	0800a439 	.word	0x0800a439
 800ccbc:	0800ca71 	.word	0x0800ca71
 800ccc0:	0800d68e 	.word	0x0800d68e

0800ccc4 <__swbuf_r>:
 800ccc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccc6:	460e      	mov	r6, r1
 800ccc8:	4614      	mov	r4, r2
 800ccca:	4605      	mov	r5, r0
 800cccc:	b118      	cbz	r0, 800ccd6 <__swbuf_r+0x12>
 800ccce:	6a03      	ldr	r3, [r0, #32]
 800ccd0:	b90b      	cbnz	r3, 800ccd6 <__swbuf_r+0x12>
 800ccd2:	f7fd fff5 	bl	800acc0 <__sinit>
 800ccd6:	69a3      	ldr	r3, [r4, #24]
 800ccd8:	60a3      	str	r3, [r4, #8]
 800ccda:	89a3      	ldrh	r3, [r4, #12]
 800ccdc:	071a      	lsls	r2, r3, #28
 800ccde:	d501      	bpl.n	800cce4 <__swbuf_r+0x20>
 800cce0:	6923      	ldr	r3, [r4, #16]
 800cce2:	b943      	cbnz	r3, 800ccf6 <__swbuf_r+0x32>
 800cce4:	4621      	mov	r1, r4
 800cce6:	4628      	mov	r0, r5
 800cce8:	f000 f82a 	bl	800cd40 <__swsetup_r>
 800ccec:	b118      	cbz	r0, 800ccf6 <__swbuf_r+0x32>
 800ccee:	f04f 37ff 	mov.w	r7, #4294967295
 800ccf2:	4638      	mov	r0, r7
 800ccf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccf6:	6823      	ldr	r3, [r4, #0]
 800ccf8:	6922      	ldr	r2, [r4, #16]
 800ccfa:	1a98      	subs	r0, r3, r2
 800ccfc:	6963      	ldr	r3, [r4, #20]
 800ccfe:	b2f6      	uxtb	r6, r6
 800cd00:	4283      	cmp	r3, r0
 800cd02:	4637      	mov	r7, r6
 800cd04:	dc05      	bgt.n	800cd12 <__swbuf_r+0x4e>
 800cd06:	4621      	mov	r1, r4
 800cd08:	4628      	mov	r0, r5
 800cd0a:	f7ff fda7 	bl	800c85c <_fflush_r>
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	d1ed      	bne.n	800ccee <__swbuf_r+0x2a>
 800cd12:	68a3      	ldr	r3, [r4, #8]
 800cd14:	3b01      	subs	r3, #1
 800cd16:	60a3      	str	r3, [r4, #8]
 800cd18:	6823      	ldr	r3, [r4, #0]
 800cd1a:	1c5a      	adds	r2, r3, #1
 800cd1c:	6022      	str	r2, [r4, #0]
 800cd1e:	701e      	strb	r6, [r3, #0]
 800cd20:	6962      	ldr	r2, [r4, #20]
 800cd22:	1c43      	adds	r3, r0, #1
 800cd24:	429a      	cmp	r2, r3
 800cd26:	d004      	beq.n	800cd32 <__swbuf_r+0x6e>
 800cd28:	89a3      	ldrh	r3, [r4, #12]
 800cd2a:	07db      	lsls	r3, r3, #31
 800cd2c:	d5e1      	bpl.n	800ccf2 <__swbuf_r+0x2e>
 800cd2e:	2e0a      	cmp	r6, #10
 800cd30:	d1df      	bne.n	800ccf2 <__swbuf_r+0x2e>
 800cd32:	4621      	mov	r1, r4
 800cd34:	4628      	mov	r0, r5
 800cd36:	f7ff fd91 	bl	800c85c <_fflush_r>
 800cd3a:	2800      	cmp	r0, #0
 800cd3c:	d0d9      	beq.n	800ccf2 <__swbuf_r+0x2e>
 800cd3e:	e7d6      	b.n	800ccee <__swbuf_r+0x2a>

0800cd40 <__swsetup_r>:
 800cd40:	b538      	push	{r3, r4, r5, lr}
 800cd42:	4b29      	ldr	r3, [pc, #164]	@ (800cde8 <__swsetup_r+0xa8>)
 800cd44:	4605      	mov	r5, r0
 800cd46:	6818      	ldr	r0, [r3, #0]
 800cd48:	460c      	mov	r4, r1
 800cd4a:	b118      	cbz	r0, 800cd54 <__swsetup_r+0x14>
 800cd4c:	6a03      	ldr	r3, [r0, #32]
 800cd4e:	b90b      	cbnz	r3, 800cd54 <__swsetup_r+0x14>
 800cd50:	f7fd ffb6 	bl	800acc0 <__sinit>
 800cd54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd58:	0719      	lsls	r1, r3, #28
 800cd5a:	d422      	bmi.n	800cda2 <__swsetup_r+0x62>
 800cd5c:	06da      	lsls	r2, r3, #27
 800cd5e:	d407      	bmi.n	800cd70 <__swsetup_r+0x30>
 800cd60:	2209      	movs	r2, #9
 800cd62:	602a      	str	r2, [r5, #0]
 800cd64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd68:	81a3      	strh	r3, [r4, #12]
 800cd6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6e:	e033      	b.n	800cdd8 <__swsetup_r+0x98>
 800cd70:	0758      	lsls	r0, r3, #29
 800cd72:	d512      	bpl.n	800cd9a <__swsetup_r+0x5a>
 800cd74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd76:	b141      	cbz	r1, 800cd8a <__swsetup_r+0x4a>
 800cd78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd7c:	4299      	cmp	r1, r3
 800cd7e:	d002      	beq.n	800cd86 <__swsetup_r+0x46>
 800cd80:	4628      	mov	r0, r5
 800cd82:	f7fe ff0d 	bl	800bba0 <_free_r>
 800cd86:	2300      	movs	r3, #0
 800cd88:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd8a:	89a3      	ldrh	r3, [r4, #12]
 800cd8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cd90:	81a3      	strh	r3, [r4, #12]
 800cd92:	2300      	movs	r3, #0
 800cd94:	6063      	str	r3, [r4, #4]
 800cd96:	6923      	ldr	r3, [r4, #16]
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	89a3      	ldrh	r3, [r4, #12]
 800cd9c:	f043 0308 	orr.w	r3, r3, #8
 800cda0:	81a3      	strh	r3, [r4, #12]
 800cda2:	6923      	ldr	r3, [r4, #16]
 800cda4:	b94b      	cbnz	r3, 800cdba <__swsetup_r+0x7a>
 800cda6:	89a3      	ldrh	r3, [r4, #12]
 800cda8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdb0:	d003      	beq.n	800cdba <__swsetup_r+0x7a>
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	4628      	mov	r0, r5
 800cdb6:	f000 f883 	bl	800cec0 <__smakebuf_r>
 800cdba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdbe:	f013 0201 	ands.w	r2, r3, #1
 800cdc2:	d00a      	beq.n	800cdda <__swsetup_r+0x9a>
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	60a2      	str	r2, [r4, #8]
 800cdc8:	6962      	ldr	r2, [r4, #20]
 800cdca:	4252      	negs	r2, r2
 800cdcc:	61a2      	str	r2, [r4, #24]
 800cdce:	6922      	ldr	r2, [r4, #16]
 800cdd0:	b942      	cbnz	r2, 800cde4 <__swsetup_r+0xa4>
 800cdd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cdd6:	d1c5      	bne.n	800cd64 <__swsetup_r+0x24>
 800cdd8:	bd38      	pop	{r3, r4, r5, pc}
 800cdda:	0799      	lsls	r1, r3, #30
 800cddc:	bf58      	it	pl
 800cdde:	6962      	ldrpl	r2, [r4, #20]
 800cde0:	60a2      	str	r2, [r4, #8]
 800cde2:	e7f4      	b.n	800cdce <__swsetup_r+0x8e>
 800cde4:	2000      	movs	r0, #0
 800cde6:	e7f7      	b.n	800cdd8 <__swsetup_r+0x98>
 800cde8:	2000001c 	.word	0x2000001c

0800cdec <_raise_r>:
 800cdec:	291f      	cmp	r1, #31
 800cdee:	b538      	push	{r3, r4, r5, lr}
 800cdf0:	4605      	mov	r5, r0
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	d904      	bls.n	800ce00 <_raise_r+0x14>
 800cdf6:	2316      	movs	r3, #22
 800cdf8:	6003      	str	r3, [r0, #0]
 800cdfa:	f04f 30ff 	mov.w	r0, #4294967295
 800cdfe:	bd38      	pop	{r3, r4, r5, pc}
 800ce00:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce02:	b112      	cbz	r2, 800ce0a <_raise_r+0x1e>
 800ce04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce08:	b94b      	cbnz	r3, 800ce1e <_raise_r+0x32>
 800ce0a:	4628      	mov	r0, r5
 800ce0c:	f000 f830 	bl	800ce70 <_getpid_r>
 800ce10:	4622      	mov	r2, r4
 800ce12:	4601      	mov	r1, r0
 800ce14:	4628      	mov	r0, r5
 800ce16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce1a:	f000 b817 	b.w	800ce4c <_kill_r>
 800ce1e:	2b01      	cmp	r3, #1
 800ce20:	d00a      	beq.n	800ce38 <_raise_r+0x4c>
 800ce22:	1c59      	adds	r1, r3, #1
 800ce24:	d103      	bne.n	800ce2e <_raise_r+0x42>
 800ce26:	2316      	movs	r3, #22
 800ce28:	6003      	str	r3, [r0, #0]
 800ce2a:	2001      	movs	r0, #1
 800ce2c:	e7e7      	b.n	800cdfe <_raise_r+0x12>
 800ce2e:	2100      	movs	r1, #0
 800ce30:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce34:	4620      	mov	r0, r4
 800ce36:	4798      	blx	r3
 800ce38:	2000      	movs	r0, #0
 800ce3a:	e7e0      	b.n	800cdfe <_raise_r+0x12>

0800ce3c <raise>:
 800ce3c:	4b02      	ldr	r3, [pc, #8]	@ (800ce48 <raise+0xc>)
 800ce3e:	4601      	mov	r1, r0
 800ce40:	6818      	ldr	r0, [r3, #0]
 800ce42:	f7ff bfd3 	b.w	800cdec <_raise_r>
 800ce46:	bf00      	nop
 800ce48:	2000001c 	.word	0x2000001c

0800ce4c <_kill_r>:
 800ce4c:	b538      	push	{r3, r4, r5, lr}
 800ce4e:	4d07      	ldr	r5, [pc, #28]	@ (800ce6c <_kill_r+0x20>)
 800ce50:	2300      	movs	r3, #0
 800ce52:	4604      	mov	r4, r0
 800ce54:	4608      	mov	r0, r1
 800ce56:	4611      	mov	r1, r2
 800ce58:	602b      	str	r3, [r5, #0]
 800ce5a:	f000 fa55 	bl	800d308 <_kill>
 800ce5e:	1c43      	adds	r3, r0, #1
 800ce60:	d102      	bne.n	800ce68 <_kill_r+0x1c>
 800ce62:	682b      	ldr	r3, [r5, #0]
 800ce64:	b103      	cbz	r3, 800ce68 <_kill_r+0x1c>
 800ce66:	6023      	str	r3, [r4, #0]
 800ce68:	bd38      	pop	{r3, r4, r5, pc}
 800ce6a:	bf00      	nop
 800ce6c:	20006aac 	.word	0x20006aac

0800ce70 <_getpid_r>:
 800ce70:	f000 ba3a 	b.w	800d2e8 <_getpid>

0800ce74 <__swhatbuf_r>:
 800ce74:	b570      	push	{r4, r5, r6, lr}
 800ce76:	460c      	mov	r4, r1
 800ce78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce7c:	2900      	cmp	r1, #0
 800ce7e:	b096      	sub	sp, #88	@ 0x58
 800ce80:	4615      	mov	r5, r2
 800ce82:	461e      	mov	r6, r3
 800ce84:	da0d      	bge.n	800cea2 <__swhatbuf_r+0x2e>
 800ce86:	89a3      	ldrh	r3, [r4, #12]
 800ce88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce8c:	f04f 0100 	mov.w	r1, #0
 800ce90:	bf14      	ite	ne
 800ce92:	2340      	movne	r3, #64	@ 0x40
 800ce94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ce98:	2000      	movs	r0, #0
 800ce9a:	6031      	str	r1, [r6, #0]
 800ce9c:	602b      	str	r3, [r5, #0]
 800ce9e:	b016      	add	sp, #88	@ 0x58
 800cea0:	bd70      	pop	{r4, r5, r6, pc}
 800cea2:	466a      	mov	r2, sp
 800cea4:	f000 f848 	bl	800cf38 <_fstat_r>
 800cea8:	2800      	cmp	r0, #0
 800ceaa:	dbec      	blt.n	800ce86 <__swhatbuf_r+0x12>
 800ceac:	9901      	ldr	r1, [sp, #4]
 800ceae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ceb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ceb6:	4259      	negs	r1, r3
 800ceb8:	4159      	adcs	r1, r3
 800ceba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cebe:	e7eb      	b.n	800ce98 <__swhatbuf_r+0x24>

0800cec0 <__smakebuf_r>:
 800cec0:	898b      	ldrh	r3, [r1, #12]
 800cec2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cec4:	079d      	lsls	r5, r3, #30
 800cec6:	4606      	mov	r6, r0
 800cec8:	460c      	mov	r4, r1
 800ceca:	d507      	bpl.n	800cedc <__smakebuf_r+0x1c>
 800cecc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ced0:	6023      	str	r3, [r4, #0]
 800ced2:	6123      	str	r3, [r4, #16]
 800ced4:	2301      	movs	r3, #1
 800ced6:	6163      	str	r3, [r4, #20]
 800ced8:	b003      	add	sp, #12
 800ceda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cedc:	ab01      	add	r3, sp, #4
 800cede:	466a      	mov	r2, sp
 800cee0:	f7ff ffc8 	bl	800ce74 <__swhatbuf_r>
 800cee4:	9f00      	ldr	r7, [sp, #0]
 800cee6:	4605      	mov	r5, r0
 800cee8:	4639      	mov	r1, r7
 800ceea:	4630      	mov	r0, r6
 800ceec:	f7fe fecc 	bl	800bc88 <_malloc_r>
 800cef0:	b948      	cbnz	r0, 800cf06 <__smakebuf_r+0x46>
 800cef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cef6:	059a      	lsls	r2, r3, #22
 800cef8:	d4ee      	bmi.n	800ced8 <__smakebuf_r+0x18>
 800cefa:	f023 0303 	bic.w	r3, r3, #3
 800cefe:	f043 0302 	orr.w	r3, r3, #2
 800cf02:	81a3      	strh	r3, [r4, #12]
 800cf04:	e7e2      	b.n	800cecc <__smakebuf_r+0xc>
 800cf06:	89a3      	ldrh	r3, [r4, #12]
 800cf08:	6020      	str	r0, [r4, #0]
 800cf0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf0e:	81a3      	strh	r3, [r4, #12]
 800cf10:	9b01      	ldr	r3, [sp, #4]
 800cf12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cf16:	b15b      	cbz	r3, 800cf30 <__smakebuf_r+0x70>
 800cf18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	f000 f81d 	bl	800cf5c <_isatty_r>
 800cf22:	b128      	cbz	r0, 800cf30 <__smakebuf_r+0x70>
 800cf24:	89a3      	ldrh	r3, [r4, #12]
 800cf26:	f023 0303 	bic.w	r3, r3, #3
 800cf2a:	f043 0301 	orr.w	r3, r3, #1
 800cf2e:	81a3      	strh	r3, [r4, #12]
 800cf30:	89a3      	ldrh	r3, [r4, #12]
 800cf32:	431d      	orrs	r5, r3
 800cf34:	81a5      	strh	r5, [r4, #12]
 800cf36:	e7cf      	b.n	800ced8 <__smakebuf_r+0x18>

0800cf38 <_fstat_r>:
 800cf38:	b538      	push	{r3, r4, r5, lr}
 800cf3a:	4d07      	ldr	r5, [pc, #28]	@ (800cf58 <_fstat_r+0x20>)
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	4604      	mov	r4, r0
 800cf40:	4608      	mov	r0, r1
 800cf42:	4611      	mov	r1, r2
 800cf44:	602b      	str	r3, [r5, #0]
 800cf46:	f000 f9c7 	bl	800d2d8 <_fstat>
 800cf4a:	1c43      	adds	r3, r0, #1
 800cf4c:	d102      	bne.n	800cf54 <_fstat_r+0x1c>
 800cf4e:	682b      	ldr	r3, [r5, #0]
 800cf50:	b103      	cbz	r3, 800cf54 <_fstat_r+0x1c>
 800cf52:	6023      	str	r3, [r4, #0]
 800cf54:	bd38      	pop	{r3, r4, r5, pc}
 800cf56:	bf00      	nop
 800cf58:	20006aac 	.word	0x20006aac

0800cf5c <_isatty_r>:
 800cf5c:	b538      	push	{r3, r4, r5, lr}
 800cf5e:	4d06      	ldr	r5, [pc, #24]	@ (800cf78 <_isatty_r+0x1c>)
 800cf60:	2300      	movs	r3, #0
 800cf62:	4604      	mov	r4, r0
 800cf64:	4608      	mov	r0, r1
 800cf66:	602b      	str	r3, [r5, #0]
 800cf68:	f000 f9c6 	bl	800d2f8 <_isatty>
 800cf6c:	1c43      	adds	r3, r0, #1
 800cf6e:	d102      	bne.n	800cf76 <_isatty_r+0x1a>
 800cf70:	682b      	ldr	r3, [r5, #0]
 800cf72:	b103      	cbz	r3, 800cf76 <_isatty_r+0x1a>
 800cf74:	6023      	str	r3, [r4, #0]
 800cf76:	bd38      	pop	{r3, r4, r5, pc}
 800cf78:	20006aac 	.word	0x20006aac

0800cf7c <atan2f>:
 800cf7c:	f000 b822 	b.w	800cfc4 <__ieee754_atan2f>

0800cf80 <sqrtf>:
 800cf80:	b508      	push	{r3, lr}
 800cf82:	ed2d 8b02 	vpush	{d8}
 800cf86:	eeb0 8a40 	vmov.f32	s16, s0
 800cf8a:	f000 f817 	bl	800cfbc <__ieee754_sqrtf>
 800cf8e:	eeb4 8a48 	vcmp.f32	s16, s16
 800cf92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf96:	d60c      	bvs.n	800cfb2 <sqrtf+0x32>
 800cf98:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800cfb8 <sqrtf+0x38>
 800cf9c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cfa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfa4:	d505      	bpl.n	800cfb2 <sqrtf+0x32>
 800cfa6:	f000 f989 	bl	800d2bc <__errno>
 800cfaa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cfae:	2321      	movs	r3, #33	@ 0x21
 800cfb0:	6003      	str	r3, [r0, #0]
 800cfb2:	ecbd 8b02 	vpop	{d8}
 800cfb6:	bd08      	pop	{r3, pc}
 800cfb8:	00000000 	.word	0x00000000

0800cfbc <__ieee754_sqrtf>:
 800cfbc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cfc0:	4770      	bx	lr
	...

0800cfc4 <__ieee754_atan2f>:
 800cfc4:	ee10 2a90 	vmov	r2, s1
 800cfc8:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800cfcc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cfd0:	b510      	push	{r4, lr}
 800cfd2:	eef0 7a40 	vmov.f32	s15, s0
 800cfd6:	d806      	bhi.n	800cfe6 <__ieee754_atan2f+0x22>
 800cfd8:	ee10 0a10 	vmov	r0, s0
 800cfdc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800cfe0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cfe4:	d904      	bls.n	800cff0 <__ieee754_atan2f+0x2c>
 800cfe6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cfea:	eeb0 0a67 	vmov.f32	s0, s15
 800cfee:	bd10      	pop	{r4, pc}
 800cff0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800cff4:	d103      	bne.n	800cffe <__ieee754_atan2f+0x3a>
 800cff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cffa:	f000 b883 	b.w	800d104 <atanf>
 800cffe:	1794      	asrs	r4, r2, #30
 800d000:	f004 0402 	and.w	r4, r4, #2
 800d004:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d008:	b943      	cbnz	r3, 800d01c <__ieee754_atan2f+0x58>
 800d00a:	2c02      	cmp	r4, #2
 800d00c:	d05e      	beq.n	800d0cc <__ieee754_atan2f+0x108>
 800d00e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d0e0 <__ieee754_atan2f+0x11c>
 800d012:	2c03      	cmp	r4, #3
 800d014:	bf08      	it	eq
 800d016:	eef0 7a47 	vmoveq.f32	s15, s14
 800d01a:	e7e6      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d01c:	b941      	cbnz	r1, 800d030 <__ieee754_atan2f+0x6c>
 800d01e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800d0e4 <__ieee754_atan2f+0x120>
 800d022:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d0e8 <__ieee754_atan2f+0x124>
 800d026:	2800      	cmp	r0, #0
 800d028:	bfb8      	it	lt
 800d02a:	eef0 7a47 	vmovlt.f32	s15, s14
 800d02e:	e7dc      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d030:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d034:	d110      	bne.n	800d058 <__ieee754_atan2f+0x94>
 800d036:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d03a:	f104 34ff 	add.w	r4, r4, #4294967295
 800d03e:	d107      	bne.n	800d050 <__ieee754_atan2f+0x8c>
 800d040:	2c02      	cmp	r4, #2
 800d042:	d846      	bhi.n	800d0d2 <__ieee754_atan2f+0x10e>
 800d044:	4b29      	ldr	r3, [pc, #164]	@ (800d0ec <__ieee754_atan2f+0x128>)
 800d046:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d04a:	edd3 7a00 	vldr	s15, [r3]
 800d04e:	e7cc      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d050:	2c02      	cmp	r4, #2
 800d052:	d841      	bhi.n	800d0d8 <__ieee754_atan2f+0x114>
 800d054:	4b26      	ldr	r3, [pc, #152]	@ (800d0f0 <__ieee754_atan2f+0x12c>)
 800d056:	e7f6      	b.n	800d046 <__ieee754_atan2f+0x82>
 800d058:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d05c:	d0df      	beq.n	800d01e <__ieee754_atan2f+0x5a>
 800d05e:	1a5b      	subs	r3, r3, r1
 800d060:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800d064:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d068:	da1a      	bge.n	800d0a0 <__ieee754_atan2f+0xdc>
 800d06a:	2a00      	cmp	r2, #0
 800d06c:	da01      	bge.n	800d072 <__ieee754_atan2f+0xae>
 800d06e:	313c      	adds	r1, #60	@ 0x3c
 800d070:	db19      	blt.n	800d0a6 <__ieee754_atan2f+0xe2>
 800d072:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d076:	f000 f919 	bl	800d2ac <fabsf>
 800d07a:	f000 f843 	bl	800d104 <atanf>
 800d07e:	eef0 7a40 	vmov.f32	s15, s0
 800d082:	2c01      	cmp	r4, #1
 800d084:	d012      	beq.n	800d0ac <__ieee754_atan2f+0xe8>
 800d086:	2c02      	cmp	r4, #2
 800d088:	d017      	beq.n	800d0ba <__ieee754_atan2f+0xf6>
 800d08a:	2c00      	cmp	r4, #0
 800d08c:	d0ad      	beq.n	800cfea <__ieee754_atan2f+0x26>
 800d08e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800d0f4 <__ieee754_atan2f+0x130>
 800d092:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d096:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d0f8 <__ieee754_atan2f+0x134>
 800d09a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d09e:	e7a4      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0a0:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800d0e4 <__ieee754_atan2f+0x120>
 800d0a4:	e7ed      	b.n	800d082 <__ieee754_atan2f+0xbe>
 800d0a6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d0fc <__ieee754_atan2f+0x138>
 800d0aa:	e7ea      	b.n	800d082 <__ieee754_atan2f+0xbe>
 800d0ac:	ee17 3a90 	vmov	r3, s15
 800d0b0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d0b4:	ee07 3a90 	vmov	s15, r3
 800d0b8:	e797      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0ba:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800d0f4 <__ieee754_atan2f+0x130>
 800d0be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d0c2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800d0f8 <__ieee754_atan2f+0x134>
 800d0c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0ca:	e78e      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0cc:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800d0f8 <__ieee754_atan2f+0x134>
 800d0d0:	e78b      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0d2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800d100 <__ieee754_atan2f+0x13c>
 800d0d6:	e788      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0d8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800d0fc <__ieee754_atan2f+0x138>
 800d0dc:	e785      	b.n	800cfea <__ieee754_atan2f+0x26>
 800d0de:	bf00      	nop
 800d0e0:	c0490fdb 	.word	0xc0490fdb
 800d0e4:	3fc90fdb 	.word	0x3fc90fdb
 800d0e8:	bfc90fdb 	.word	0xbfc90fdb
 800d0ec:	0800d7ec 	.word	0x0800d7ec
 800d0f0:	0800d7e0 	.word	0x0800d7e0
 800d0f4:	33bbbd2e 	.word	0x33bbbd2e
 800d0f8:	40490fdb 	.word	0x40490fdb
 800d0fc:	00000000 	.word	0x00000000
 800d100:	3f490fdb 	.word	0x3f490fdb

0800d104 <atanf>:
 800d104:	b538      	push	{r3, r4, r5, lr}
 800d106:	ee10 5a10 	vmov	r5, s0
 800d10a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d10e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d112:	eef0 7a40 	vmov.f32	s15, s0
 800d116:	d310      	bcc.n	800d13a <atanf+0x36>
 800d118:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d11c:	d904      	bls.n	800d128 <atanf+0x24>
 800d11e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d122:	eeb0 0a67 	vmov.f32	s0, s15
 800d126:	bd38      	pop	{r3, r4, r5, pc}
 800d128:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d260 <atanf+0x15c>
 800d12c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d264 <atanf+0x160>
 800d130:	2d00      	cmp	r5, #0
 800d132:	bfc8      	it	gt
 800d134:	eef0 7a47 	vmovgt.f32	s15, s14
 800d138:	e7f3      	b.n	800d122 <atanf+0x1e>
 800d13a:	4b4b      	ldr	r3, [pc, #300]	@ (800d268 <atanf+0x164>)
 800d13c:	429c      	cmp	r4, r3
 800d13e:	d810      	bhi.n	800d162 <atanf+0x5e>
 800d140:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d144:	d20a      	bcs.n	800d15c <atanf+0x58>
 800d146:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d26c <atanf+0x168>
 800d14a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d14e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d152:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15a:	dce2      	bgt.n	800d122 <atanf+0x1e>
 800d15c:	f04f 33ff 	mov.w	r3, #4294967295
 800d160:	e013      	b.n	800d18a <atanf+0x86>
 800d162:	f000 f8a3 	bl	800d2ac <fabsf>
 800d166:	4b42      	ldr	r3, [pc, #264]	@ (800d270 <atanf+0x16c>)
 800d168:	429c      	cmp	r4, r3
 800d16a:	d84f      	bhi.n	800d20c <atanf+0x108>
 800d16c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d170:	429c      	cmp	r4, r3
 800d172:	d841      	bhi.n	800d1f8 <atanf+0xf4>
 800d174:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d178:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d17c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d180:	2300      	movs	r3, #0
 800d182:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d186:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d18a:	1c5a      	adds	r2, r3, #1
 800d18c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d190:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d274 <atanf+0x170>
 800d194:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d278 <atanf+0x174>
 800d198:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d27c <atanf+0x178>
 800d19c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d1a0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d1a4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d280 <atanf+0x17c>
 800d1a8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d1ac:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d284 <atanf+0x180>
 800d1b0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d1b4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d288 <atanf+0x184>
 800d1b8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d1bc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d28c <atanf+0x188>
 800d1c0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d1c4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d290 <atanf+0x18c>
 800d1c8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d1cc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d294 <atanf+0x190>
 800d1d0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d1d4:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d298 <atanf+0x194>
 800d1d8:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d1dc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d29c <atanf+0x198>
 800d1e0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d1e4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d1e8:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d1ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d1f0:	d121      	bne.n	800d236 <atanf+0x132>
 800d1f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1f6:	e794      	b.n	800d122 <atanf+0x1e>
 800d1f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d1fc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d200:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d204:	2301      	movs	r3, #1
 800d206:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d20a:	e7be      	b.n	800d18a <atanf+0x86>
 800d20c:	4b24      	ldr	r3, [pc, #144]	@ (800d2a0 <atanf+0x19c>)
 800d20e:	429c      	cmp	r4, r3
 800d210:	d80b      	bhi.n	800d22a <atanf+0x126>
 800d212:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d216:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d21a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d21e:	2302      	movs	r3, #2
 800d220:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d224:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d228:	e7af      	b.n	800d18a <atanf+0x86>
 800d22a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d22e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d232:	2303      	movs	r3, #3
 800d234:	e7a9      	b.n	800d18a <atanf+0x86>
 800d236:	4a1b      	ldr	r2, [pc, #108]	@ (800d2a4 <atanf+0x1a0>)
 800d238:	491b      	ldr	r1, [pc, #108]	@ (800d2a8 <atanf+0x1a4>)
 800d23a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d23e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d242:	edd3 6a00 	vldr	s13, [r3]
 800d246:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d24a:	2d00      	cmp	r5, #0
 800d24c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d250:	edd2 7a00 	vldr	s15, [r2]
 800d254:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d258:	bfb8      	it	lt
 800d25a:	eef1 7a67 	vneglt.f32	s15, s15
 800d25e:	e760      	b.n	800d122 <atanf+0x1e>
 800d260:	bfc90fdb 	.word	0xbfc90fdb
 800d264:	3fc90fdb 	.word	0x3fc90fdb
 800d268:	3edfffff 	.word	0x3edfffff
 800d26c:	7149f2ca 	.word	0x7149f2ca
 800d270:	3f97ffff 	.word	0x3f97ffff
 800d274:	3c8569d7 	.word	0x3c8569d7
 800d278:	3d4bda59 	.word	0x3d4bda59
 800d27c:	bd6ef16b 	.word	0xbd6ef16b
 800d280:	3d886b35 	.word	0x3d886b35
 800d284:	3dba2e6e 	.word	0x3dba2e6e
 800d288:	3e124925 	.word	0x3e124925
 800d28c:	3eaaaaab 	.word	0x3eaaaaab
 800d290:	bd15a221 	.word	0xbd15a221
 800d294:	bd9d8795 	.word	0xbd9d8795
 800d298:	bde38e38 	.word	0xbde38e38
 800d29c:	be4ccccd 	.word	0xbe4ccccd
 800d2a0:	401bffff 	.word	0x401bffff
 800d2a4:	0800d808 	.word	0x0800d808
 800d2a8:	0800d7f8 	.word	0x0800d7f8

0800d2ac <fabsf>:
 800d2ac:	ee10 3a10 	vmov	r3, s0
 800d2b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d2b4:	ee00 3a10 	vmov	s0, r3
 800d2b8:	4770      	bx	lr
	...

0800d2bc <__errno>:
 800d2bc:	4b01      	ldr	r3, [pc, #4]	@ (800d2c4 <__errno+0x8>)
 800d2be:	6818      	ldr	r0, [r3, #0]
 800d2c0:	4770      	bx	lr
 800d2c2:	bf00      	nop
 800d2c4:	2000001c 	.word	0x2000001c

0800d2c8 <_close>:
 800d2c8:	4b02      	ldr	r3, [pc, #8]	@ (800d2d4 <_close+0xc>)
 800d2ca:	2258      	movs	r2, #88	@ 0x58
 800d2cc:	601a      	str	r2, [r3, #0]
 800d2ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d2:	4770      	bx	lr
 800d2d4:	20006aac 	.word	0x20006aac

0800d2d8 <_fstat>:
 800d2d8:	4b02      	ldr	r3, [pc, #8]	@ (800d2e4 <_fstat+0xc>)
 800d2da:	2258      	movs	r2, #88	@ 0x58
 800d2dc:	601a      	str	r2, [r3, #0]
 800d2de:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e2:	4770      	bx	lr
 800d2e4:	20006aac 	.word	0x20006aac

0800d2e8 <_getpid>:
 800d2e8:	4b02      	ldr	r3, [pc, #8]	@ (800d2f4 <_getpid+0xc>)
 800d2ea:	2258      	movs	r2, #88	@ 0x58
 800d2ec:	601a      	str	r2, [r3, #0]
 800d2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f2:	4770      	bx	lr
 800d2f4:	20006aac 	.word	0x20006aac

0800d2f8 <_isatty>:
 800d2f8:	4b02      	ldr	r3, [pc, #8]	@ (800d304 <_isatty+0xc>)
 800d2fa:	2258      	movs	r2, #88	@ 0x58
 800d2fc:	601a      	str	r2, [r3, #0]
 800d2fe:	2000      	movs	r0, #0
 800d300:	4770      	bx	lr
 800d302:	bf00      	nop
 800d304:	20006aac 	.word	0x20006aac

0800d308 <_kill>:
 800d308:	4b02      	ldr	r3, [pc, #8]	@ (800d314 <_kill+0xc>)
 800d30a:	2258      	movs	r2, #88	@ 0x58
 800d30c:	601a      	str	r2, [r3, #0]
 800d30e:	f04f 30ff 	mov.w	r0, #4294967295
 800d312:	4770      	bx	lr
 800d314:	20006aac 	.word	0x20006aac

0800d318 <_lseek>:
 800d318:	4b02      	ldr	r3, [pc, #8]	@ (800d324 <_lseek+0xc>)
 800d31a:	2258      	movs	r2, #88	@ 0x58
 800d31c:	601a      	str	r2, [r3, #0]
 800d31e:	f04f 30ff 	mov.w	r0, #4294967295
 800d322:	4770      	bx	lr
 800d324:	20006aac 	.word	0x20006aac

0800d328 <_read>:
 800d328:	4b02      	ldr	r3, [pc, #8]	@ (800d334 <_read+0xc>)
 800d32a:	2258      	movs	r2, #88	@ 0x58
 800d32c:	601a      	str	r2, [r3, #0]
 800d32e:	f04f 30ff 	mov.w	r0, #4294967295
 800d332:	4770      	bx	lr
 800d334:	20006aac 	.word	0x20006aac

0800d338 <_sbrk>:
 800d338:	4a04      	ldr	r2, [pc, #16]	@ (800d34c <_sbrk+0x14>)
 800d33a:	6811      	ldr	r1, [r2, #0]
 800d33c:	4603      	mov	r3, r0
 800d33e:	b909      	cbnz	r1, 800d344 <_sbrk+0xc>
 800d340:	4903      	ldr	r1, [pc, #12]	@ (800d350 <_sbrk+0x18>)
 800d342:	6011      	str	r1, [r2, #0]
 800d344:	6810      	ldr	r0, [r2, #0]
 800d346:	4403      	add	r3, r0
 800d348:	6013      	str	r3, [r2, #0]
 800d34a:	4770      	bx	lr
 800d34c:	20006abc 	.word	0x20006abc
 800d350:	20006ac0 	.word	0x20006ac0

0800d354 <_write>:
 800d354:	4b02      	ldr	r3, [pc, #8]	@ (800d360 <_write+0xc>)
 800d356:	2258      	movs	r2, #88	@ 0x58
 800d358:	601a      	str	r2, [r3, #0]
 800d35a:	f04f 30ff 	mov.w	r0, #4294967295
 800d35e:	4770      	bx	lr
 800d360:	20006aac 	.word	0x20006aac

0800d364 <_exit>:
 800d364:	e7fe      	b.n	800d364 <_exit>
	...

0800d368 <_init>:
 800d368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d36a:	bf00      	nop
 800d36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d36e:	bc08      	pop	{r3}
 800d370:	469e      	mov	lr, r3
 800d372:	4770      	bx	lr

0800d374 <_fini>:
 800d374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d376:	bf00      	nop
 800d378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d37a:	bc08      	pop	{r3}
 800d37c:	469e      	mov	lr, r3
 800d37e:	4770      	bx	lr
