INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.2
  Build 1266856 on Fri Jun 26 16:57:37 PM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [ap_opencl]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-72-generic) on Mon Apr 17 11:39:10 BST 2017
            in directory '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3'
@I [HLS-10] Opening and resetting project '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0'.
@I [HLS-10] Adding design file '../../src/foo_data.h' to the project
@I [HLS-10] Adding design file '../../src/foo_user.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to '{xc7z020clg484-1}'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '../../src/foo.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo_user.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_minres_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_lanczos_HW.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_minres_data' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_x_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_y_out' does not exist in function 'foo'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'reset_part_vector' into 'minres_HW' (../../src/user_minres_HW.cpp:86).
@I [XFORM-603] Inlining function 'copy_vector_to_part_vector' into 'minres_HW' (../../src/user_minres_HW.cpp:87).
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'mv_mult_prescaled_HW' into 'minres_HW' (../../src/user_minres_HW.cpp:106).
@I [XFORM-603] Inlining function 'part_vector_normalize_update' into 'minres_HW' (../../src/user_minres_HW.cpp:223).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:72) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'minres_HW' (../../src/user_minres_HW.cpp:90) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'reset_part_vector_1' (../../src/user_minres_HW.cpp:270) in function 'minres_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-8.2' (../../src/user_mv_mult_prescaled_HW.cpp:32) in function 'minres_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-8.8.1' (../../src/user_mv_mult_prescaled_HW.cpp:128) in function 'minres_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'part_vector_normalize_1_0' (../../src/user_minres_HW.cpp:482) in function 'minres_HW' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1' (../../src/user_minres_HW.cpp:272) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-8.2.1' (../../src/user_mv_mult_prescaled_HW.cpp:35) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-8.8.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:133) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'part_vector_normalize_1_1' (../../src/user_minres_HW.cpp:485) in function 'minres_HW' completely.
@I [XFORM-102] Automatically partitioning small array 'mask1' (../../src/user_minres_HW.cpp:547) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask2' (../../src/user_minres_HW.cpp:548) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_minres_HW.cpp:109) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_minres_HW.cpp:14) completely based on array size.
@I [XFORM-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_new.vec' (../../src/user_minres_HW.cpp:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_prev.vec' (../../src/user_minres_HW.cpp:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_current.vec' (../../src/user_minres_HW.cpp:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec' (../../src/user_minres_HW.cpp:59) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask1' (../../src/user_minres_HW.cpp:547) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask2' (../../src/user_minres_HW.cpp:548) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_minres_HW.cpp:109) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_minres_HW.cpp:14) in dimension 1 completely.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/buildscratch/2015.2/continuous/20150626163259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:72) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'minres_HW' (../../src/user_minres_HW.cpp:90) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:66:4) to (../../src/user_mv_mult_prescaled_HW.cpp:69:2) in function 'minres_HW'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:70:4) to (../../src/user_mv_mult_prescaled_HW.cpp:70:4) in function 'minres_HW'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_minres_HW.cpp:577:4) to (../../src/user_minres_HW.cpp:576:71) in function 'part_vector_mult_par'... converting 25 basic blocks.
@I [XFORM-541] Flattening a loop nest 'copy_vector_to_part_vector_1' (../../src/user_minres_HW.cpp:304:3) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-8.5' (../../src/user_mv_mult_prescaled_HW.cpp:64:6) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-8.7' (../../src/user_mv_mult_prescaled_HW.cpp:124:7) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'part_vector_v_new_1' (../../src/user_minres_HW.cpp:141:4) in function 'minres_HW'.
@W [XFORM-542] Cannot flatten a loop nest 'main_loop' (../../src/user_minres_HW.cpp:91:3) in function 'minres_HW' : 
               more than one sub loop.
@I [XFORM-541] Flattening a loop nest 'part_vector_mult_1' (../../src/user_minres_HW.cpp:575:3) in function 'part_vector_mult_par'.
@I [XFORM-521] Merging 3 loops (../../src/user_mv_mult_prescaled_HW.cpp:27, ../../src/user_mv_mult_prescaled_HW.cpp:32, ../../src/user_mv_mult_prescaled_HW.cpp:48) in function 'minres_HW'.
@I [XFORM-521] Merging 3 loops (../../src/user_minres_HW.cpp:476, ../../src/user_minres_HW.cpp:482, ../../src/user_minres_HW.cpp:501) in function 'minres_HW'.
@I [XFORM-811] Inferring bus burst read of length 5 on port 'memory_inout' (../../src/foo.cpp:42:4).
@I [XFORM-811] Inferring bus burst read of length 84 on port 'memory_inout' (../../src/foo.cpp:55:5).
@I [XFORM-811] Inferring bus burst read of length 9 on port 'memory_inout' (../../src/foo.cpp:77:2).
@I [XFORM-811] Inferring bus burst read of length 66 on port 'memory_inout' (../../src/foo.cpp:95:4).
@I [XFORM-811] Inferring bus burst read of length 414 on port 'memory_inout' (../../src/foo.cpp:110:3).
@I [XFORM-811] Inferring bus burst write of length 414 on port 'memory_inout' (../../src/foo.cpp:135:3).
@W [XFORM-561] Ignored multiple trip count directives for loop 'Loop-7-0' in function 'minres_HW'.
@W [XFORM-561] Ignored multiple trip count directives for loop 'part_vector_normalize_1_0' in function 'minres_HW'.
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_minres_HW.cpp:110) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_0' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_1' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_2' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_3' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_4' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_5' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_6' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_7' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_8' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_9' (../../src/user_minres_HW.cpp:59) (distance = 10).
@I [ANALYSIS-51] Setting 'RAW' inter dependency for variable 'A_mult_v_vec_term' (../../src/user_minres_HW.cpp:59) (distance = 4).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_minres_HW.cpp:13) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos1' (../../src/user_minres_HW.cpp:549) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos1' (../../src/user_minres_HW.cpp:549) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos2' (../../src/user_minres_HW.cpp:549) (distance = 10).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos2' (../../src/user_minres_HW.cpp:549) (distance = 10).
@I [HLS-111] Elapsed time: 22.2977 seconds; current memory usage: 442 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'foo' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.087875 seconds; current memory usage: 443 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.0267 seconds; current memory usage: 443 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'part_vector_mult_init'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'part_vector_mult_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_1_L'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.167169 seconds; current memory usage: 444 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.080468 seconds; current memory usage: 445 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'init_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 19.
@I [SCHED-61] Pipelining loop 'reset_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_1_copy_vector_to_part_vector_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'main_loop.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'main_loop.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'main_loop.3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-61] Pipelining loop 'main_loop.4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'main_loop.5'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'main_loop.6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'part_vector_mult_init'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 29.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_1_part_vector_v_new_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 29.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 29.
@I [SCHED-61] Pipelining loop 'part_vector_normalize_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'init_loop1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.61319 seconds; current memory usage: 449 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.851069 seconds; current memory usage: 455 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.61364 seconds; current memory usage: 455 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.100609 seconds; current memory usage: 455 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::minres_data_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::x_in_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.y_out_out_int.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.332859 seconds; current memory usage: 456 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.171437 seconds; current memory usage: 457 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_vv_mult_HW'.
@I [HLS-111] Elapsed time: 0.339205 seconds; current memory usage: 457 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult_par' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult_par'.
@I [HLS-111] Elapsed time: 0.119945 seconds; current memory usage: 460 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 6 instance(s).
@I [RTGEN-100] Generating core module 'foo_faddfsub_32ns_32ns_32_5_full_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 12 instance(s).
@I [RTGEN-100] Generating core module 'foo_fsqrt_32ns_32ns_32_12': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_10to1_sel4_32_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_minres_HW'.
@I [HLS-111] Elapsed time: 0.768712 seconds; current memory usage: 471 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_foo_user'.
@I [HLS-111] Elapsed time: 1.3626 seconds; current memory usage: 488 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'foo/byte_minres_data_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_out_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_x_in_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_y_out_out_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'foo'.
@I [HLS-111] Elapsed time: 0.376028 seconds; current memory usage: 491 MB.
@I [RTMG-278] Implementing memory 'foo_vv_mult_HW_sos_ram' using block RAMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_num_block_sched_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_col_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_row_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_num_term_block_sched3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_col_term_block_sched2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_row_term_block_sched1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec_1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec_term_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_prev_vec0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_prev_vec_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_prev_vec_term_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_alg_array_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_A_mult_v_vec_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_A_mult_v_vec_term_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_omega_pprev_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_data_in_int_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_term_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_out_block_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_x_in_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_0_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'foo'.
@I [WVHDL-304] Generating RTL VHDL for 'foo'.
@I [WVLOG-307] Generating RTL Verilog for 'foo'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2015.2/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fdiv_14_no_dsp_32'...
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1/impl/ip/tmp.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Apr 17 11:43:11 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 17 11:43:11 2017...
close_project: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:42 . Memory (MB): peak = 981.844 ; gain = 2.023 ; free physical = 5560 ; free virtual = 57047
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 11:43:11 2017...
@I [HLS-112] Total elapsed time: 344.13 seconds; peak memory usage: 491 MB.
@I [LIC-101] Checked in feature [ap_opencl]
