Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 16 13:40:58 2024
| Host         : DESKTOP-E0LD1A9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.894       -0.894                      1                  382        0.086        0.000                      0                  382       -5.000       -5.000                       1                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p          -0.894       -0.894                      1                  382        0.086        0.000                      0                  382       -5.000       -5.000                       1                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   
(none)                      sys_clk_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -0.894ns,  Total Violation       -0.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -5.000ns,  Total Violation       -5.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 icape2_top/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.226%)  route 0.293ns (56.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X36Y130        FDRE                                         r  icape2_top/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.223     4.881 r  icape2_top/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.293     5.174    icape2_top/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     4.280    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          4.280    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 -0.894    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 icape2_top/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.223ns (40.775%)  route 0.324ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X36Y130        FDRE                                         r  icape2_top/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.223     4.881 r  icape2_top/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.324     5.205    icape2_top/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510     6.126    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[18]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.204ns (31.092%)  route 0.452ns (68.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X36Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.204     4.862 r  icape2_top/inst/wrdat_reg[21]/Q
                         net (fo=1, routed)           0.452     5.314    icape2_top/inst/ICAPE2_DATA_I[18]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[18])
                                                     -2.460     7.176    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[27]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.223ns (30.363%)  route 0.511ns (69.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X36Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.223     4.881 r  icape2_top/inst/wrdat_reg[28]/Q
                         net (fo=1, routed)           0.511     5.392    icape2_top/inst/ICAPE2_DATA_I[27]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[27])
                                                     -2.378     7.258    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[28]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.236ns (37.919%)  route 0.386ns (62.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.446     4.656    icape2_top/inst/clk
    SLICE_X38Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.236     4.892 r  icape2_top/inst/wrdat_reg[27]/Q
                         net (fo=1, routed)           0.386     5.278    icape2_top/inst/ICAPE2_DATA_I[28]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.320     9.650    
                         clock uncertainty           -0.035     9.615    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[28])
                                                     -2.458     7.157    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.259ns (37.430%)  route 0.433ns (62.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.446     4.656    icape2_top/inst/clk
    SLICE_X38Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.259     4.915 r  icape2_top/inst/wrdat_reg[29]/Q
                         net (fo=1, routed)           0.433     5.348    icape2_top/inst/ICAPE2_DATA_I[26]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.320     9.650    
                         clock uncertainty           -0.035     9.615    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[26])
                                                     -2.378     7.237    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[7]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.223ns (31.968%)  route 0.475ns (68.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X37Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.223     4.881 r  icape2_top/inst/wrdat_reg[0]/Q
                         net (fo=1, routed)           0.475     5.355    icape2_top/inst/ICAPE2_DATA_I[7]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[7])
                                                     -2.378     7.258    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[16]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.367%)  route 0.466ns (67.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.447     4.657    icape2_top/inst/clk
    SLICE_X36Y129        FDRE                                         r  icape2_top/inst/wrdat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.223     4.880 r  icape2_top/inst/wrdat_reg[23]/Q
                         net (fo=1, routed)           0.466     5.346    icape2_top/inst/ICAPE2_DATA_I[16]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[16])
                                                     -2.378     7.258    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[2]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.259ns (38.902%)  route 0.407ns (61.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.446     4.656    icape2_top/inst/clk
    SLICE_X38Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.259     4.915 r  icape2_top/inst/wrdat_reg[5]/Q
                         net (fo=1, routed)           0.407     5.322    icape2_top/inst/ICAPE2_DATA_I[2]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.320     9.650    
                         clock uncertainty           -0.035     9.615    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[2])
                                                     -2.378     7.237    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[5]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.344%)  route 0.390ns (65.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.448     4.658    icape2_top/inst/clk
    SLICE_X37Y130        FDRE                                         r  icape2_top/inst/wrdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.204     4.862 r  icape2_top/inst/wrdat_reg[2]/Q
                         net (fo=1, routed)           0.390     5.252    icape2_top/inst/ICAPE2_DATA_I[5]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.352     9.330    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.341     9.671    
                         clock uncertainty           -0.035     9.636    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[5])
                                                     -2.458     7.178    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          7.178    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 key0/key_s_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/multiboot_start_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.625     2.088    key0/sys_clk_BUFG
    SLICE_X39Y132        FDRE                                         r  key0/key_s_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.100     2.188 r  key0/key_s_r_reg[0]/Q
                         net (fo=1, routed)           0.056     2.243    key0/key_s_r[0]
    SLICE_X38Y132        LUT4 (Prop_lut4_I3_O)        0.028     2.271 r  key0/key_cap/O
                         net (fo=1, routed)           0.000     2.271    icape2_top/inst/icape2_start
    SLICE_X38Y132        FDRE                                         r  icape2_top/inst/multiboot_start_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.843     2.459    icape2_top/inst/clk
    SLICE_X38Y132        FDRE                                         r  icape2_top/inst/multiboot_start_d0_reg/C
                         clock pessimism             -0.360     2.099    
    SLICE_X38Y132        FDRE (Hold_fdre_C_D)         0.087     2.186    icape2_top/inst/multiboot_start_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.133ns (35.951%)  route 0.237ns (64.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X3Y100         FDRE                                         r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 r  u1_uart_top/uart_tx_u/uart_wreq_r_reg/Q
                         net (fo=12, routed)          0.131     2.370    u1_uart_top/uart_tx_u/p_0_in_0[0]
    SLICE_X1Y99          LUT4 (Prop_lut4_I2_O)        0.033     2.403 r  u1_uart_top/uart_tx_u/uart_wdata_r[1]_i_1/O
                         net (fo=1, routed)           0.106     2.510    u1_uart_top/uart_tx_u/uart_wdata_r[1]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y99          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[1]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.000     2.404    u1_uart_top/uart_tx_u/uart_wdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.449%)  route 0.196ns (60.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.729     2.192    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y99          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     2.292 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.196     2.488    u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_0[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.028     2.516 r  u1_uart_top/uart_tx_u/uart_wdata_r[9]_i_1/O
                         net (fo=1, routed)           0.000     2.516    u1_uart_top/uart_tx_u/uart_wdata_r[9]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.897     2.513    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y100         FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]/C
                         clock pessimism             -0.181     2.332    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.060     2.392    u1_uart_top/uart_tx_u/uart_wdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.108%)  route 0.104ns (44.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.729     2.192    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y98          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.100     2.292 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.104     2.396    u1_uart_top/uart_tx_u/uart_wdata_r[7]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.028     2.424 r  u1_uart_top/uart_tx_u/uart_wdata_r[6]_i_1/O
                         net (fo=1, routed)           0.000     2.424    u1_uart_top/uart_tx_u/uart_wdata_r[6]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.968     2.584    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X4Y98          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]/C
                         clock pessimism             -0.361     2.223    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.060     2.283    u1_uart_top/uart_tx_u/uart_wdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_uart_top/t1s_dly_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.776%)  route 0.288ns (69.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/sys_clk_BUFG
    SLICE_X0Y100         FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 f  u1_uart_top/t1s_dly_en_reg/Q
                         net (fo=2, routed)           0.089     2.329    u1_uart_top/t1s_dly_en
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.028     2.357 r  u1_uart_top/delay_cnt[0]_i_1/O
                         net (fo=29, routed)          0.199     2.556    u1_uart_top/delay_cnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[16]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.006     2.410    u1_uart_top/delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_uart_top/t1s_dly_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.776%)  route 0.288ns (69.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/sys_clk_BUFG
    SLICE_X0Y100         FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 f  u1_uart_top/t1s_dly_en_reg/Q
                         net (fo=2, routed)           0.089     2.329    u1_uart_top/t1s_dly_en
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.028     2.357 r  u1_uart_top/delay_cnt[0]_i_1/O
                         net (fo=29, routed)          0.199     2.556    u1_uart_top/delay_cnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[17]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.006     2.410    u1_uart_top/delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_uart_top/t1s_dly_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.776%)  route 0.288ns (69.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/sys_clk_BUFG
    SLICE_X0Y100         FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 f  u1_uart_top/t1s_dly_en_reg/Q
                         net (fo=2, routed)           0.089     2.329    u1_uart_top/t1s_dly_en
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.028     2.357 r  u1_uart_top/delay_cnt[0]_i_1/O
                         net (fo=29, routed)          0.199     2.556    u1_uart_top/delay_cnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[18]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.006     2.410    u1_uart_top/delay_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_uart_top/t1s_dly_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.776%)  route 0.288ns (69.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/sys_clk_BUFG
    SLICE_X0Y100         FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 f  u1_uart_top/t1s_dly_en_reg/Q
                         net (fo=2, routed)           0.089     2.329    u1_uart_top/t1s_dly_en
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.028     2.357 r  u1_uart_top/delay_cnt[0]_i_1/O
                         net (fo=29, routed)          0.199     2.556    u1_uart_top/delay_cnt[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y99          FDRE                                         r  u1_uart_top/delay_cnt_reg[19]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.006     2.410    u1_uart_top/delay_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 icape2_top/inst/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.394%)  route 0.077ns (34.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.624     2.087    icape2_top/inst/clk
    SLICE_X38Y131        FDSE                                         r  icape2_top/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y131        FDSE (Prop_fdse_C_Q)         0.118     2.205 f  icape2_top/inst/state_reg[0]/Q
                         net (fo=11, routed)          0.077     2.282    icape2_top/inst/state[0]
    SLICE_X39Y131        LUT6 (Prop_lut6_I4_O)        0.028     2.310 r  icape2_top/inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.310    icape2_top/inst/state[3]_i_1_n_0
    SLICE_X39Y131        FDRE                                         r  icape2_top/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.842     2.458    icape2_top/inst/clk
    SLICE_X39Y131        FDRE                                         r  icape2_top/inst/state_reg[3]/C
                         clock pessimism             -0.360     2.098    
    SLICE_X39Y131        FDRE (Hold_fdre_C_D)         0.060     2.158    icape2_top/inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1_uart_top/t1s_dly_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/delay_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.225%)  route 0.295ns (69.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.677     2.140    u1_uart_top/sys_clk_BUFG
    SLICE_X0Y100         FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.240 f  u1_uart_top/t1s_dly_en_reg/Q
                         net (fo=2, routed)           0.089     2.329    u1_uart_top/t1s_dly_en
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.028     2.357 r  u1_uart_top/delay_cnt[0]_i_1/O
                         net (fo=29, routed)          0.206     2.563    u1_uart_top/delay_cnt[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  u1_uart_top/delay_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.969     2.585    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y98          FDRE                                         r  u1_uart_top/delay_cnt_reg[12]/C
                         clock pessimism             -0.181     2.404    
    SLICE_X2Y98          FDRE (Hold_fdre_C_R)         0.006     2.410    u1_uart_top/delay_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        5.000       -5.000     ICAP_X0Y1      icape2_top/inst/ICAPE2_inst/CLK
Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y131  icape2_top/inst/state_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y129  icape2_top/inst/state_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y130  icape2_top/inst/wrdat_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y130  icape2_top/inst/wrdat_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y130  icape2_top/inst/wrdat_reg[13]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y130  icape2_top/inst/wrdat_reg[21]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X37Y130  icape2_top/inst/wrdat_reg[22]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X37Y130  icape2_top/inst/wrdat_reg[25]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X38Y131  icape2_top/inst/state_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X38Y131  icape2_top/inst/state_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X38Y129  icape2_top/inst/state_reg[8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X38Y129  icape2_top/inst/state_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X36Y130  icape2_top/inst/wrdat_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X36Y130  icape2_top/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X36Y130  icape2_top/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X38Y132  icape2_top/inst/multiboot_start_d0_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X38Y132  icape2_top/inst/multiboot_start_d0_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X39Y132  icape2_top/inst/multiboot_start_d1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X39Y132  icape2_top/inst/multiboot_start_d1_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.350         2.500       2.150      SLICE_X38Y131  icape2_top/inst/state_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.350         2.500       2.150      SLICE_X38Y131  icape2_top/inst/state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X39Y132  icape2_top/inst/state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X39Y132  icape2_top/inst/state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.503ns (71.890%)  route 1.370ns (28.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.701     4.911    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y99          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.223     5.134 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.370     6.504    lopt
    W28                  OBUF (Prop_obuf_I_O)         3.280     9.784 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.784    uart_tx
    W28                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.621ns  (logic 3.479ns (75.300%)  route 1.141ns (24.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.857     5.067    u0_led_blink/sys_clk_BUFG
    SLICE_X1Y27          FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.223     5.290 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.141     6.431    led_OBUF
    AE23                 OBUF (Prop_obuf_I_O)         3.256     9.688 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.688    led
    AE23                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.465ns (81.688%)  route 0.328ns (18.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.769     2.232    u0_led_blink/sys_clk_BUFG
    SLICE_X1Y27          FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.100     2.332 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.328     2.660    led_OBUF
    AE23                 OBUF (Prop_obuf_I_O)         1.365     4.025 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    led
    AE23                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.488ns (74.860%)  route 0.500ns (25.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.729     2.192    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X1Y99          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.100     2.292 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.500     2.792    lopt
    W28                  OBUF (Prop_obuf_I_O)         1.388     4.180 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.180    uart_tx
    W28                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.776ns  (logic 1.523ns (31.886%)  route 3.253ns (68.114%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF23                                              0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AF23                 IBUF (Prop_ibuf_I_O)         1.480     1.480 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.253     4.733    key0/key_IBUF[0]
    SLICE_X38Y132        LUT4 (Prop_lut4_I1_O)        0.043     4.776 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     4.776    key0/key_s[1]_i_1_n_0
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     0.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     2.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.316     4.294    key0/sys_clk_BUFG
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.523ns (31.892%)  route 3.252ns (68.108%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF23                                              0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AF23                 IBUF (Prop_ibuf_I_O)         1.480     1.480 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.252     4.732    key0/key_IBUF[0]
    SLICE_X38Y132        LUT4 (Prop_lut4_I0_O)        0.043     4.775 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     4.775    key0/key_s[0]_i_1_n_0
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     0.722 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           2.173     2.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.978 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.316     4.294    key0/sys_clk_BUFG
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.433ns (19.236%)  route 1.818ns (80.764%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF23                                              0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AF23                 IBUF (Prop_ibuf_I_O)         0.405     0.405 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           1.818     2.223    key0/key_IBUF[0]
    SLICE_X38Y132        LUT4 (Prop_lut4_I1_O)        0.028     2.251 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.251    key0/key_s[1]_i_1_n_0
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.843     2.459    key0/sys_clk_BUFG
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.433ns (19.228%)  route 1.819ns (80.772%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF23                                              0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AF23                 IBUF (Prop_ibuf_I_O)         0.405     0.405 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           1.819     2.224    key0/key_IBUF[0]
    SLICE_X38Y132        LUT4 (Prop_lut4_I0_O)        0.028     2.252 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.252    key0/key_s[0]_i_1_n_0
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.843     2.459    key0/sys_clk_BUFG
    SLICE_X38Y132        FDRE                                         r  key0/key_s_reg[0]/C





