# RTL2GDS of the design using OpenFASOC

With the necessary input files - gds of analog blocks and their dummy verilog we can proceed with the openFASOC flow to generate the complete mixed signal GDS.
