[
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press, Revised Printing"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "date": [
      "1984",
      "1984"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Bushnell 2000] M. L. Bushnell and V. D. Agrawal"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Memory & Mixed-Signal VLSI Circuits, Springer"
    ],
    "title": [
      "Essentials of Electronic Testing for Digital"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "particle": "De"
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "G. De Micheli, Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Logic Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Dutton 1993] R. Dutton and Z. Yu"
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Technology CAD: Computer Simulation of IC Processes and Devices"
    ],
    "type": "book"
  },
  {
    "date": [
      "1998",
      "1998"
    ],
    "location": [
      "Chichester, England"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "S. Gerez, Algorithms for VLSI Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Ho 2007] T.-Y. Ho, Y.-W. Chang, and S.-J. Chen"
      }
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Full-Chip Nanometer Routing Techniques"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "IEEE 1076-2002] IEEE Standard VHDL Language Reference Manual, IEEE, Std. 1076-2002"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE 1463-2001] IEEE Standard Description Language Based on the Verilog Hardware Description Language, IEEE, Std. 1463-2001"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Jha 2003] N. Jha and S. Gupta"
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Bricaud",
        "given": "P."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Reuse Methodology Manual for System-on-a-Chip Designs"
    ],
    "type": "book"
  },
  {
    "date": [
      "1983",
      "1983"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "H. Ledgard, Reference Manual for the ADA Programming Language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "date": [
      "1986",
      "1986"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Logic Design Principles: With Emphasis on Testable Semiconductor Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Mead 1980] C. Mead and L. Conway"
      }
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Physical Design Automation of VLSI Systems"
    ],
    "type": "book"
  },
  {
    "date": [
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Modern Circuit Placement: Best Practices and Results"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Plummer 2000] J. D. Plummer, M. Deal, and P. Griffin, Silicon VLSI Technology–Fundamentals"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Practice and Modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Preas",
        "given": "B."
      },
      {
        "family": "Lorenzetti",
        "given": "M."
      }
    ],
    "date": [
      "1988",
      "1997"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Benjamin/ Cummings"
    ],
    "title": [
      "Physical Design Automation of VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "publisher": [
      "World Scientific Publishing Company"
    ],
    "title": [
      "VLSI Physical Design Automation: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "date": [
      "2006"
    ],
    "editor": [
      {
        "family": "Scheffer",
        "given": "L."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Martin",
        "given": "G."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "Scheffer 2006a"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "EDA for IC System Design, Verification, and Testing"
    ],
    "type": null
  },
  {
    "container-title": [
      "Circuit Design, and Process Technology"
    ],
    "date": [
      "2006"
    ],
    "editor": [
      {
        "literal": "L. Scheffer, L. Lavagno, and G. Martin, editors, EDA for IC Implementation"
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "Scheffer 2006b"
    ],
    "publisher": [
      "CRC Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Stroud 2002] C. Stroud"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A Designer’s Guide to Built-In Self-Test"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "VLSI Test Principles and Architectures"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Stroud",
        "given": "C."
      },
      {
        "family": "Touba",
        "given": "N."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "System-on-Chip Test Architectures: Nanometer Design for Testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Wile 2005] B. Wile, J. Goss, and W. Roesner"
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Comprehensive Functional Verification"
    ],
    "type": "book"
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "Cadence Design Systems"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com"
    ]
  },
  {
    "container-title": [
      "DAC 2008] Design Automation Conference, co-sponsored by Association for Computing Machinery (ACM) and Institute of Electronics and Electrical Engineers (IEEE"
    ],
    "date": [
      "2008"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.dac.com"
    ]
  },
  {
    "author": [
      {
        "family": "Kilby",
        "given": "J."
      }
    ],
    "date": [
      "1958",
      "1958-09-12"
    ],
    "location": [
      "Texas Instruments, Dallas, TX"
    ],
    "title": [
      "Integrated circuits invented by Jack Kilby"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Mentor 2008] Mentor Graphics,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "MOSIS 2008] The MOSIS Service,"
    ],
    "type": null,
    "url": [
      "http://www.mosis.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Naffziger 2006] S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, E. Alon, and M. Horowitz"
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits Conf"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209,"
    ],
    "title": [
      "The implementation of a 2-core multi-threaded Itanium family processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Ochetta",
        "given": "E."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Carley",
        "given": "L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1994",
      "1994-06"
    ],
    "pages": [
      "24–30,"
    ],
    "title": [
      "ASTRX/OBLX: Tools for rapid synthesis of high-performance analog circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2005",
      "2005"
    ],
    "location": [
      "San Jose, CA, http"
    ],
    "publisher": [
      "//public.itrs.net"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2005 Edition, Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2006",
      "2006"
    ],
    "location": [
      "San Jose, CA, http"
    ],
    "publisher": [
      "//public.itrs.net"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2006 Update, Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Stackhouse 2008] B. Stackhouse, B. Cherkauer, M. Gowan, P. Gronowski, and C. Lyles"
      }
    ],
    "container-title": [
      "Digest of Papers, IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "92,"
    ],
    "title": [
      "A 65nm 2-billion-transistor quad-core Itanium processor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Stroud",
        "given": "C."
      },
      {
        "family": "Munoz",
        "given": "R."
      },
      {
        "family": "Pierce",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1986",
      "1986-11"
    ],
    "pages": [
      "428–431,"
    ],
    "title": [
      "CONES: A system for automated synthesis of VLSI and programmable logic from behavioral models"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Synopsys 2008] Synopsys,"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "SystemC 2008] SystemC,"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "SystemVerilog 2008] SystemVerilog,"
    ],
    "type": null,
    "url": [
      "http://systemverilog.org"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E."
      },
      {
        "family": "Williams",
        "given": "T."
      }
    ],
    "container-title": [
      "J. of Design Automation and Fault-Tolerant Computing"
    ],
    "date": [
      "1978",
      "1978-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–178,"
    ],
    "title": [
      "A logic design structure for LSI testability"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "literal": "Sato 2005] Y. Sato, S. Hamada, T. Maeda, A. Takatori, Y. Nozuyama, and S. Kajihara"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 47.1"
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "Invisible delay quality–SDQM model lights up what could not be seen"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Touba 2006] N. A. Touba"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "294–303,"
    ],
    "title": [
      "Survey of test vector compression techniques"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T."
      },
      {
        "family": "Parker",
        "given": "K."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1983",
      "1983-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "98–112,"
    ],
    "title": [
      "Design for testability—A survey"
    ],
    "type": "article-journal",
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Lin",
        "given": "S.-P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "793–800,"
    ],
    "title": [
      "R1.4 Physical Design Automation [Chang 2004",
      "MR: A new framework for multilevel full-chip routing"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Chang 2007] Y.-W. Chang, T.-C. Chen, and H.-Y. Chen"
      }
    ],
    "container-title": [
      "Essential Issues in SOC Design"
    ],
    "date": [
      "2007"
    ],
    "editor": [
      {
        "family": "Lin",
        "given": "Y.-L."
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Physical design for system-on-a-chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Chen 2006] T.-C. Chen and Y.-W. Chang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "637–650,"
    ],
    "title": [
      "Modern floorplanning based on B*-trees and fast simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Chen 2008] T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1228–1240,"
    ],
    "title": [
      "NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.-W."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Liu 2007"
    ],
    "pages": [
      "693–704,"
    ],
    "title": [
      "Power/ground network and floorplan co-synthesis for fast design convergence"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "Tan 2003] S. X-D. Tan and C.-J. R. Shi"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "277–284,"
    ],
    "title": [
      "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "242–249,"
    ],
    "title": [
      "R.-S. Tsay, An exact zero-skew clock routing algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Yim",
        "given": "J.S."
      },
      {
        "family": "Bae",
        "given": "S.O."
      },
      {
        "family": "Kyung",
        "given": "C.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "766–771,"
    ],
    "title": [
      "A Floorplan-based planning methodology for power and clock distribution in ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karim",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "X."
      }
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "R2.0 Books [Karim 2007"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Digital Design: Basic Concepts and Principles"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Martin 2000] K. Martin"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Digital Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "date": [
      "2003",
      "2003"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Second Edition, Prentice-Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Wakerly 2001] J. F. Wakerly"
      }
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "Third"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Design: Principles and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Second Edition, Addison-Wesley"
    ],
    "title": [
      "Principles of CMOS Design—A System Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Design",
        "given": "Low-Power"
      }
    ],
    "citation-number": [
      "R2.6"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "note": [
      "ARM Ltd., 1176JZ(F)-S Documentation,"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/products/CPUs/"
    ]
  },
  {
    "author": [
      {
        "literal": "Bajwa 2006] H. Bajwa and X. Chen"
      }
    ],
    "container-title": [
      "Proc. Junior Scientists Conf"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "49–50,"
    ],
    "title": [
      "Area-efficient dual-port memory architecture for multi-core processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Bajwa 2007] H. Bajwa and X. Chen"
      }
    ],
    "container-title": [
      "IEEE Int. Conf. on Electrical Engineering"
    ],
    "date": [
      "2007-04"
    ],
    "title": [
      "Low-power high-performance and dynamically reconfigured multiport cache memory architecture, in Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Chen 2007] X. Chen and H. Bajwa"
      }
    ],
    "container-title": [
      "J. of Electronics Letters"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–13,"
    ],
    "title": [
      "Energy-efficient dual-port cache architecture with improved performances, Institution of Engineering and Technology"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "literal": "Flautner 2001] K. Flautner, S. Reinhardt, and T. Mudge"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Mobile Computing and Networking"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "260–271,"
    ],
    "title": [
      "Automatic performance setting for dynamic voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2003"
    ],
    "note": [
      "Intel 2003] Intel Corp., Intel Xscale Core Developer’s Manual,"
    ],
    "type": null,
    "url": [
      "http://developer.intel.com/design/"
    ]
  },
  {
    "author": [
      {
        "family": "Karandikar",
        "given": "A."
      },
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "container-title": [
      "Proc. Int. Conf. Computer Design"
    ],
    "date": [
      "1998",
      "1998-10"
    ],
    "pages": [
      "82–88,"
    ],
    "title": [
      "Low power SRAM design using hierarchical divided bitline approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Douseki",
        "given": "T."
      },
      {
        "family": "Matsuya",
        "given": "Y."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. ASIC Conf"
    ],
    "date": [
      "1993",
      "1993-09"
    ],
    "pages": [
      "186–189,"
    ],
    "title": [
      "1V high-speed digital circuits technology with 0.5 mm multi-threshold CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakata",
        "given": "T."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. Symp. on VLSI Circuits"
    ],
    "date": [
      "1993",
      "1993-05"
    ],
    "pages": [
      "45–46,"
    ],
    "title": [
      "Subthreshold-current reduction circuits for multigigabit DRAM’s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seta",
        "given": "K."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. Int. Solid-State Circuits Conf"
    ],
    "date": [
      "1995",
      "1995-02"
    ],
    "pages": [
      "318–319,"
    ],
    "title": [
      "50% active-power saving without speed degradation using standby power reduction (SPR) circuit"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "Transmeta Corp., Crusoe Processor Documentation"
    ],
    "type": null,
    "url": [
      "http://www.transmeta.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Yong 2005] B. D. Yong and L.-S. Kim"
      }
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1366–1376,"
    ],
    "title": [
      "A low power SRAM using hierarchical bit line and local sense amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "title": [
      "This page intentionally left blank CHAPTER"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press, Revised Printing"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      },
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "date": [
      "1987",
      "1987"
    ],
    "location": [
      "Somerset"
    ],
    "publisher": [
      "John Wiley & Sons",
      "NJ"
    ],
    "title": [
      "Built-In Test for VLSI: Pseudorandom Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Bushnell 2000] M. L. Bushnell and V. D. Agrawal"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Memory & Mixed-Signal VLSI Circuits, Springer"
    ],
    "title": [
      "Essentials of Electronic Testing for Digital"
    ],
    "type": "book"
  },
  {
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "A. Crouch, Design for Test for Digital IC’s and Embedded Core Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Gizopoulos"
      }
    ],
    "container-title": [
      "Advances in Electronic Testing: Challenges and Methodologies"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Gizopoulos",
        "given": "D."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Golomb",
        "given": "S.W."
      }
    ],
    "date": [
      "1982",
      "1982"
    ],
    "location": [
      "Laguna Hills, CA"
    ],
    "publisher": [
      "Aegean Park Press"
    ],
    "title": [
      "Shift Register Sequence"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Jha 2003] N. Jha and S. Gupta"
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "date": [
      "1986",
      "1986"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Logic Design Principles: With Emphasis on Testable Semicustom Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Mourad 2000] S. Mourad and Y. Zorian"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Somerset, NJ"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Principles of Testing Electronic Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Nadeau-Dostie"
      }
    ],
    "date": [
      "2000",
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "B. Nadeau-Dostie, Design for At-Speed Test, Diagnosis and Measurement"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Peterson",
        "given": "W.W."
      },
      {
        "family": "Weldon",
        "given": "E.J.",
        "suffix": "Jr"
      }
    ],
    "date": [
      "1972",
      "1972"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Error-Correcting Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Tyszer",
        "given": "J."
      }
    ],
    "date": [
      "1998",
      "1998"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Arithmetic Built-In Self-Test for Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Stroud 2002] C. E. Stroud"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A Designer’s Guide to Built-In Self-Test"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "VLSI Test Principles and Architectures"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "System-on-Chip Test Architectures"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Nanometer Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Toida",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1982",
      "1982-06"
    ],
    "pages": [
      "555–560,"
    ],
    "title": [
      "The complexity of fault detection problems for combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-31(6"
    ]
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2005",
      "2005"
    ],
    "location": [
      "San Jose, CA, http"
    ],
    "publisher": [
      "//public.itrs.net"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2005 Edition—Design, Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2006",
      "2006"
    ],
    "location": [
      "San Jose, CA, http"
    ],
    "publisher": [
      "//public.itrs.net"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2006 Update, Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Touba 2006] N. A. Touba"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "R3.2 Testability Analysis"
    ],
    "pages": [
      "294–303,"
    ],
    "title": [
      "Survey of test vector compression techniques"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "391–396,"
    ],
    "title": [
      "Testability measures—What do they tell us?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Proc. EEC Symp. on CAD of Digital Electronic Circuits and Systems"
    ],
    "date": [
      "1978",
      "1978-11"
    ],
    "pages": [
      "69–92,"
    ],
    "title": [
      "New concepts in automated testing of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      }
    ],
    "container-title": [
      "IEEE Trans. on Circuits and Systems"
    ],
    "date": [
      "1979",
      "1979-09"
    ],
    "pages": [
      "685–693,"
    ],
    "title": [
      "Controllability/Observability analysis of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "CAS-26(9"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      },
      {
        "family": "Thigpen",
        "given": "E.L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1980",
      "1980-06"
    ],
    "pages": [
      "190–196,"
    ],
    "title": [
      "SCOAP: Sandia controllability/observability analysis program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grason",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1979",
      "1979-06"
    ],
    "pages": [
      "156–161,"
    ],
    "title": [
      "TMEAS—a testability measurement program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ivanov",
        "given": "A."
      },
      {
        "family": "Agarwal",
        "given": "V.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1988",
      "1988-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "598–608,"
    ],
    "title": [
      "Dynamic testability measures for ATPG"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1985",
      "1985-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "38–44,"
    ],
    "title": [
      "Statistical fault analysis"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1975",
      "1975-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "668–670,"
    ],
    "title": [
      "Probability treatment of general combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "literal": "Rizzolo 2001] R. F. Rizzolo, B. F. Robbins, and D. G. Scott"
      }
    ],
    "container-title": [
      "Digest of Papers, IEEE North Atlantic Test Workshop"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "84–89,"
    ],
    "title": [
      "A hierarchical approach to improving random pattern testability on IBM eServer z900 chips"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rutman",
        "given": "R.A."
      }
    ],
    "date": [
      "1972",
      "September/October 1972"
    ],
    "genre": [
      "Paper R-72-187,"
    ],
    "publisher": [
      "IEEE Computer Repository"
    ],
    "title": [
      "Fault detection test generation for sequential logic heuristic tree search"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Ditlow",
        "given": "G.S."
      },
      {
        "family": "H",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer"
    ],
    "date": [
      "1984",
      "1984-01"
    ],
    "pages": [
      "79–90,"
    ],
    "title": [
      "Bardell, random pattern testability"
    ],
    "type": "article-journal",
    "volume": [
      "C-33(1"
    ]
  },
  {
    "author": [
      {
        "family": "Seth",
        "given": "S.C."
      },
      {
        "family": "Pan",
        "given": "L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "container-title": [
      "Proc. IEEE Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1985",
      "1985-06"
    ],
    "pages": [
      "220–225,"
    ],
    "title": [
      "PREDICT—Probabilistic estimation of digital circuit testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stephenson",
        "given": "J.E."
      },
      {
        "family": "Garson",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. IEEE Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1976",
      "1976-06"
    ],
    "pages": [
      "101–107,"
    ],
    "title": [
      "A testability measure for register transfer level digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Law",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1984",
      "1984-11"
    ],
    "pages": [
      "143–145,"
    ],
    "title": [
      "Daisy testability analyzer (DTA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Law",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. Automatic Testing Conf"
    ],
    "date": [
      "1985",
      "1985-10"
    ],
    "pages": [
      "223–229,"
    ],
    "title": [
      "An enhanced Daisy testability analyzer (DTA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheung",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "L.-T."
      }
    ],
    "container-title": [
      "Integrated System Design, www.eetimes.com/editorial/1997/test9708.html"
    ],
    "date": [
      "1997",
      "1997-08"
    ],
    "title": [
      "The seven deadly sins of scan-based designs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DasGupta",
        "given": "S."
      },
      {
        "family": "Goel",
        "given": "P."
      },
      {
        "family": "Walther",
        "given": "R.G."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "63–66,"
    ],
    "title": [
      "A variation of LSSD and its implications on design and test pattern generation in VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1977",
      "1977-06"
    ],
    "pages": [
      "462–468,"
    ],
    "title": [
      "A logic design structure for LSI testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nadeau-Dostie",
        "given": "B."
      },
      {
        "family": "Hassan",
        "given": "A."
      },
      {
        "family": "Burek",
        "given": "D."
      },
      {
        "family": "Sunter",
        "given": "S."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1994",
      "1994-09-20"
    ],
    "issue": [
      "5,349,587"
    ],
    "title": [
      "Multiple Clock Rate Test Apparatus for Testing Digital Systems, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Rajski 2003] J. Rajski, A. Hassan, R. Thompson, and N. Tamarapalli"
      }
    ],
    "container-title": [
      "Patent Application"
    ],
    "date": [
      "2003-05-22"
    ],
    "issue": [
      "20030097614"
    ],
    "title": [
      "Method and Apparatus for At-Speed Testing of Digital Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1232–1241,"
    ],
    "title": [
      "Scan-based transition test"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1057–1064,"
    ],
    "title": [
      "Broad-side delay test"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "literal": "Wang 2005a] L.-T. Wang, M.-C. Lin, X. Wen, H.-P. Wang, C.-C. Hsu, S.-C. Kao, and F.-S. Hsu"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2005-10-11"
    ],
    "issue": [
      "6,954,887"
    ],
    "title": [
      "Multiple-Capture DFT System for Scan-Based Integrated Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Wang 2007b] L.-T. Wang, P.-C. Hsu, and X. Wen"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2007-08-21"
    ],
    "issue": [
      "7,260,756"
    ],
    "title": [
      "Multiple-Capture DFT System for Detecting or Locating Crossing Clock-Domain Faults During Scan-Test, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Self-Test",
        "given": "Logic Built-In"
      },
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "R3.4"
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "200–204,"
    ],
    "title": [
      "Self-testing of multiple logic modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barzilai",
        "given": "Z."
      },
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Markowsky",
        "given": "G."
      },
      {
        "family": "Smith",
        "given": "M.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1981",
      "1981-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "996–1000,"
    ],
    "title": [
      "The weighted syndrome sums approach to VLSI testing"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Barzilai",
        "given": "Z."
      },
      {
        "family": "Coppersmith",
        "given": "D."
      },
      {
        "family": "Rosenberg",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1983",
      "1983-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "190–194,"
    ],
    "title": [
      "Exhaustive bit pattern generation in discontiguous positions with applications to VLSI testing"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Benowitz",
        "given": "N."
      },
      {
        "family": "Calhoun",
        "given": "D.F."
      },
      {
        "family": "Alderson",
        "given": "G.E."
      },
      {
        "family": "Bauer",
        "given": "J.E."
      },
      {
        "family": "Joeckel",
        "given": "C.T."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1975",
      "1975-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "489–497,"
    ],
    "title": [
      "An advanced fault isolation system for digital logic"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "Cadence Design Systems"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.L."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "168 CHAPTER 3 Design for testability [Chen 1987"
    ],
    "pages": [
      "329–338,"
    ],
    "title": [
      "Exhaustive test pattern generation with cyclic codes"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "literal": "Cheon 2005] B. Cheon, E. Lee, L.-T. Wang, X. Wen, P. Hsu, J. Cho, J. Park, H. Chao, and S. Wu"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation, and Test in Europe Conf"
    ],
    "date": [
      "2005-03"
    ],
    "pages": [
      "860–861,"
    ],
    "title": [
      "Atspeed logic BIST for IP cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chin",
        "given": "C.K."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "date": [
      "1984",
      "1984-08"
    ],
    "genre": [
      "Technical Report (CRC TR) No. 84-7,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Weighted Pattern Generation for Built-In Self-Test, Center for Reliable Computing"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Foote",
        "given": "T.G."
      },
      {
        "family": "Hoffman",
        "given": "D.E."
      },
      {
        "family": "Huott",
        "given": "W.V."
      },
      {
        "family": "Koprowski",
        "given": "T.J."
      },
      {
        "family": "Robbins",
        "given": "B.J."
      },
      {
        "family": "Kusko",
        "given": "M.P."
      }
    ],
    "container-title": [
      "MHz IBM generation-4 CMOS chip, in Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1997",
      "1997-11"
    ],
    "pages": [
      "106–114,"
    ],
    "title": [
      "Testing the 400"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frohwerk",
        "given": "R.A."
      }
    ],
    "container-title": [
      "Hewlett-Packard J"
    ],
    "date": [
      "1977",
      "1977-09"
    ],
    "pages": [
      "2–8,"
    ],
    "title": [
      "Signature analysis: A new digital field service method"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "literal": "Furukawa 2006] H. Furukawa, X. Wen, L.-T. Wang, B. Sheu, Z. Jiang, and S. Wu"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 17.2"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "A novel and practical control scheme for inter-clock at-speed testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gloster",
        "given": "C.S.",
        "suffix": "Jr."
      },
      {
        "family": "Brglez",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1988",
      "1988-09"
    ],
    "pages": [
      "138–145,"
    ],
    "title": [
      "Boundary scan with cellular built-in self-test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "S.Z."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "Proc. IEEE Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1984",
      "1984-06"
    ],
    "pages": [
      "354–359,"
    ],
    "title": [
      "Increased fault coverage through multiple signatures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1976",
      "1976-06"
    ],
    "pages": [
      "613–620,"
    ],
    "title": [
      "Transition count testing of combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-25(6"
    ]
  },
  {
    "author": [
      {
        "family": "Hortensius",
        "given": "P.D."
      },
      {
        "family": "McLeod",
        "given": "R.D."
      },
      {
        "family": "Pries",
        "given": "W."
      },
      {
        "family": "Miller",
        "given": "D.M."
      },
      {
        "family": "Card",
        "given": "H.C."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1989",
      "1989-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "842–859,"
    ],
    "title": [
      "Cellular automata-based pseudorandom number generators for built-in self-test"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "literal": "Keller 2007] B. Keller, A. Uzzaman, B. Li, and T. Snethen"
      }
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symp"
    ],
    "date": [
      "2007-10"
    ],
    "pages": [
      "69–72,"
    ],
    "title": [
      "Using programmable on-product clock generation (OPCG) for delay test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khara",
        "given": "M."
      },
      {
        "family": "Albicki",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "1987",
      "1987-10"
    ],
    "pages": [
      "56–59,"
    ],
    "title": [
      "Cellular automata used for test pattern generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Konemann",
        "given": "B."
      },
      {
        "family": "Mucha",
        "given": "J."
      },
      {
        "family": "Zwiehoff",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1979",
      "1979-10"
    ],
    "pages": [
      "37–41,"
    ],
    "title": [
      "Built-in logic block observation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Konemann",
        "given": "B."
      },
      {
        "family": "Mucha",
        "given": "J."
      },
      {
        "family": "Zwiehoff",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1980",
      "1980-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "315–318,"
    ],
    "title": [
      "Built-in test for complex digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "literal": "Lai 2007] L. Lai, W.-T. Cheng, and T. Rinderknecht"
      }
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symp"
    ],
    "date": [
      "2007-10"
    ],
    "pages": [
      "371–377,"
    ],
    "title": [
      "Programmable scan-based logic built-in self test"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "LogicVision 2008] LogicVision,"
    ],
    "type": null,
    "url": [
      "http://www.logicvision.com"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Bozorgui-Nesbat",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1981",
      "1981-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "860–875,"
    ],
    "title": [
      "Design for autonomous test"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1984",
      "1984-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "541–546,"
    ],
    "title": [
      "Verification testing—A pseudoexhaustive test technique"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1985",
      "1985-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "29–36,"
    ],
    "title": [
      "Built-in self-test structures"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Mentor 2008] Mentor Graphics,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "author": [
      {
        "family": "Nadeau-Dostie",
        "given": "B."
      },
      {
        "family": "Hassan",
        "given": "A."
      },
      {
        "family": "Burek",
        "given": "D."
      },
      {
        "family": "Sunter",
        "given": "S."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1994",
      "1994-09-20"
    ],
    "issue": [
      "5,349,587"
    ],
    "title": [
      "Multiple Clock Rate Test Apparatus for Testing Digital Systems, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Nadeau-Dostie 2006] B. Nadeau-Dostie and J.-F. Cote"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2006-12-26"
    ],
    "issue": [
      "7,155,651"
    ],
    "title": [
      "Clock Controller for At-Speed Testing of Scan Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Nadeau-Dostie 2007] B. Nadeau-Dostie"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2007-03-20"
    ],
    "issue": [
      "7,194,669"
    ],
    "title": [
      "Method and Circuit for At-Speed Testing of Scan Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Rajski 2003] J. Rajski, A. Hassan, R. Thompson, and N. Tamarapalli"
      }
    ],
    "container-title": [
      "Patent Application"
    ],
    "date": [
      "2003-05-22"
    ],
    "issue": [
      "20030097614"
    ],
    "title": [
      "Method and Apparatus for At-Speed Testing of Digital Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1980",
      "1980-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "442–451,"
    ],
    "title": [
      "Syndrome-testable design of combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1985",
      "1985-11"
    ],
    "pages": [
      "111–113,"
    ],
    "title": [
      "On the masking probability with ones count and transition count"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schnurmann",
        "given": "H.D."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Carpenter",
        "given": "R.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1975",
      "1975-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "695–700,"
    ],
    "title": [
      "The weighted random test-pattern generator"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "SynTest Technologies"
    ],
    "type": null,
    "url": [
      "http://www.syntest.com"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "D.T."
      },
      {
        "family": "Chen",
        "given": "C.L."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1984",
      "1984-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "845–850,"
    ],
    "title": [
      "Logic test pattern generation using linear codes"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "H.-C."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Bhawmik",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "748–753,"
    ],
    "title": [
      "Improving the test quality for scan-based BIST using a general test application scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sas",
        "particle": "van"
      },
      {
        "family": "Sas",
        "given": "J.",
        "particle": "van"
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Man",
        "given": "H.D."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1990",
      "1990-09"
    ],
    "pages": [
      "769–778,"
    ],
    "title": [
      "Cellular automata-based self-test for programmable data paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1986",
      "1986-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "367–370,"
    ],
    "title": [
      "Condensed linear feedback shift register (LFSR) testing—A pseudoexhaustive test technique"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1986",
      "1986-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1054–1057,"
    ],
    "title": [
      "Concurrent built-in logic block observer (CBILBO), in Proc"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1987",
      "1987-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1302–1306,"
    ],
    "title": [
      "Linear feedback shift register design using cyclic codes"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "date": [
      "1988",
      "1988-01"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Special Issue on Testable and Maintainable Design, IEEE Trans. on Computer-Aided Design,"
    ],
    "pages": [
      "91–99,"
    ],
    "title": [
      "Hybrid designs generating maximum-length sequences"
    ],
    "type": null,
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1988",
      "1988-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1068–1080,"
    ],
    "title": [
      "Circuits for pseudo-exhaustive test pattern generation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Marhoefer",
        "given": "M."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "Proc. IEEE European Test Conf"
    ],
    "date": [
      "1989",
      "1989-04"
    ],
    "pages": [
      "119–126,"
    ],
    "title": [
      "A self-test and self-diagnosis architecture for boards using boundary scan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wang 2005b] L.-T. Wang, X. Wen, P.-C. Hsu, S. Wu, and J. Guo"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Design"
    ],
    "date": [
      "2005-10"
    ],
    "pages": [
      "475–478,"
    ],
    "title": [
      "At-speed logic BIST architecture for multi-clock designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wang 2006b] L.-T. Wang, P.-C. Hsu, S.-C. Kao, M.-C. Lin, H.-P. Wang, H.-J. Chao, and X. Wen"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2006-02-28"
    ],
    "issue": [
      "7,007,213"
    ],
    "title": [
      "Multiple-Capture DFT System for Detecting or Locating Crossing Clock-Domain Faults During Self-Test or Scan-Test, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.W."
      },
      {
        "family": "Daehn",
        "given": "W."
      },
      {
        "family": "Gruetzner",
        "given": "M."
      },
      {
        "family": "Starke",
        "given": "C.W."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1987",
      "1987-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "39–45,"
    ],
    "title": [
      "Aliasing errors in signature analysis registers"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Wolfram",
        "given": "S."
      }
    ],
    "container-title": [
      "Review of Modern Physics"
    ],
    "date": [
      "1983",
      "1983-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "601–644,"
    ],
    "title": [
      "Statistical mechanics of cellular automata"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "container-title": [
      "Proc. IEEE Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1987",
      "1987-07"
    ],
    "pages": [
      "258–263,"
    ],
    "title": [
      "H.-J. Wunderlich, Self test using unequiprobable random patterns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Barnhart",
        "given": "C."
      },
      {
        "family": "Brunkhorst",
        "given": "V."
      },
      {
        "family": "Distler",
        "given": "F."
      },
      {
        "family": "Farnsworth",
        "given": "O."
      },
      {
        "family": "Ferko",
        "given": "A."
      },
      {
        "family": "Keller",
        "given": "B."
      },
      {
        "family": "Scott",
        "given": "D."
      },
      {
        "family": "Koenemann",
        "given": "B."
      },
      {
        "family": "Onodera",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2002-05"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "Barnhart 2002"
    ],
    "pages": [
      "65–73,"
    ],
    "title": [
      "Extending OPMISR beyond 10x scan test efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "literal": "Bayraktaroglu 2001] I. Bayraktaroglu and A. Orailoglu"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "151–155,"
    ],
    "title": [
      "Test volume and application time reduction through scan chain concealment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Bayraktaroglu 2003] I. Bayraktaroglu and A. Orailoglu"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1480–1489,"
    ],
    "title": [
      "Concurrent application of compaction and compression for test time and data volume reduction in scan designs"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "literal": "Beck 2005] M. Beck, O. Barondeau, M. Kaibel, F. Poehl, X. Lin, and R. Press"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation, and Test in Europe Conf"
    ],
    "date": [
      "2005-03"
    ],
    "pages": [
      "56–61,"
    ],
    "title": [
      "Logic design for on-chip test clock generation—Implementation details and impact on delay test quality"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "Cadence Design Systems"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com"
    ]
  },
  {
    "author": [
      {
        "family": "Chakrabarty",
        "given": "K."
      },
      {
        "family": "Murray",
        "given": "B.T."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1998",
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1171–1187,"
    ],
    "title": [
      "Optimal zero-aliasing space compaction of test responses"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "literal": "Chandra 2007] A. Chandra, H. Yan, and R. Kapur"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "84–92,"
    ],
    "title": [
      "Multimode Illinois scan architecture for test application time and test data volume reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Fan 2007] X.-X. Fan, Y. Hu, and L.-T. Wang"
      }
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symp"
    ],
    "date": [
      "2007-10"
    ],
    "pages": [
      "341–348,"
    ],
    "title": [
      "An on-chip test clock control scheme for multi-clock atspeed testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frohwerk",
        "given": "R.A."
      }
    ],
    "container-title": [
      "Hewlett-Packard J"
    ],
    "date": [
      "1977",
      "1977-09"
    ],
    "pages": [
      "2–8,"
    ],
    "title": [
      "Signature analysis: A new digital field service method"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "literal": "Furukawa 2006] H. Furukawa, X. Wen, L.-T. Wang, B. Sheu, Z. Jiang, and S. Wu"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 17.2"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "A novel and practical control scheme for inter-clock at-speed testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Gu 2001] X. Gu, S. S. Chung, F. Tsang, J. A. Tofte, and H. Rahmanian"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "1002–1010,"
    ],
    "title": [
      "An effort-minimized logic BIST implementation method"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "I."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Proc. IEEE Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1999",
      "1999-07"
    ],
    "pages": [
      "260–267,"
    ],
    "title": [
      "Reducing test application time for full scan embedded cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Han 2006] Y. Han, X. Li, H. Li, and A. Chandra"
      }
    ],
    "container-title": [
      "IEEE Trans. on Instrumentation and Measurement"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "389–399,"
    ],
    "title": [
      "Embedded test resource for SoC to reduce required tester channels based on advanced convolutional codes"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "literal": "Han 2007] Y. Han, Y. Hu, X. Li, H. Li, and A. Chandra"
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "2007-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "531–540,"
    ],
    "title": [
      "Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "literal": "Hsu 2001] F. F. Hsu, K. M. Butler, and J. H. Patel"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "538–547,"
    ],
    "title": [
      "A case study on the implementation of Illinois scan architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kapur 2008] R. Kapur, S. Mitra, and T. W. Williams"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2008-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "114–120,"
    ],
    "title": [
      "Historical perspective on scan compression"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Keller 2007] B. Keller, A. Uzzaman, B. Li, and T. Snethen"
      }
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symp"
    ],
    "date": [
      "2007-10"
    ],
    "pages": [
      "69–72,"
    ],
    "title": [
      "Using programmable on-product clock generation (OPCG) for delay test"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Proc. IEEE European Test Conf"
    ],
    "date": [
      "1991",
      "1991-04"
    ],
    "pages": [
      "237–242,"
    ],
    "title": [
      "B. Koenemann, LFSR-coded test patterns for scan designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Konemann 2001] B. Koenemann, C. Barnhart, B. Keller, T. Snethen, O. Farnsworth, and D. Wheater"
      }
    ],
    "container-title": [
      "Proc. IEEE Asian Test Symp"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "325–330,"
    ],
    "title": [
      "A SmartBIST variant with guaranteed encoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Konemann 2003] B. Koenemann, C. Barnhart, and B. Keller"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2003-08-26"
    ],
    "issue": [
      "6,611,933"
    ],
    "title": [
      "Real-Time Decoder for Scan Test Patterns, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Krishna 2001] C. V. Krishna, A. Jas, and N. A. Touba"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "885–893,"
    ],
    "title": [
      "Test vector encoding using partial LFSR reseeding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Krishna 2003] C. V. Krishna and N. A. Touba"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "863–866,"
    ],
    "title": [
      "Adjustable width linear combinational scan vector decompression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.-J."
      },
      {
        "family": "Chen",
        "given": "J.J."
      },
      {
        "family": "Huang",
        "given": "C.H."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1998",
      "1998-11"
    ],
    "pages": [
      "74–78,"
    ],
    "title": [
      "Using a single input to support multiple scan chains"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.-J."
      },
      {
        "family": "Chen",
        "given": "J.J."
      },
      {
        "family": "Huang",
        "given": "C.H."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1999",
      "1999-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1793–1802,"
    ],
    "title": [
      "Broadcasting test patterns to multiple circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "literal": "Li 2004] L. Li and K. Chakrabarty"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1289–1305,"
    ],
    "title": [
      "Test set embedding for deterministic BIST using a reconfigurable interconnection network"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "LogicVision 2008] LogicVision,"
    ],
    "type": null,
    "url": [
      "http://www.logicvision.com"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Mentor 2008] Mentor Graphics,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Mitra 2004a] S. Mitra and K. S. Kim"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "421–432,"
    ],
    "title": [
      "X-Compact: An efficient response compaction technique"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Mitra 2004b] S. Mitra, S. S. Lumetta, and M. Mitzenmacher"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "432–441,"
    ],
    "title": [
      "X-tolerant signature analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mitra 2006] S. Mitra and K. S. Kim"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2006-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "163–173,"
    ],
    "title": [
      "XPAND: An efficient test stimulus compression technique"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "literal": "Mrugalski 2004] G. Mrugalski, J. Rajski, and J. Tyszer"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1306–1320,"
    ],
    "title": [
      "Ring generators—new devices for embedded test applications"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Nadeau-Dostie 2004] B. Nadeau-Dostie"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2004-06-01"
    ],
    "issue": [
      "6,745,359"
    ],
    "title": [
      "Method of Masking Corrupt Bits During Signature Analysis and Circuit for Use Therewith, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Nadeau-Dostie 2005] B. Nadeau-Dostie, J.-F. Cote, and F. Maamari"
      }
    ],
    "container-title": [
      "Proc. IEEE Current and Defect-Based Testing Workshop"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "57–60,"
    ],
    "title": [
      "Structural test with functional characteristics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Nadeau-Dostie 2006] B. Nadeau-Dostie and J.-F. Cote"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2006-12-26"
    ],
    "issue": [
      "7,155,651"
    ],
    "title": [
      "Clock Controller for At-Speed Testing of Scan Circuits U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Naruse",
        "given": "M."
      },
      {
        "family": "Pomeranz",
        "given": "I."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Kundu",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2003-10"
    ],
    "note": [
      "Naruse 2003"
    ],
    "pages": [
      "1060–1068,"
    ],
    "title": [
      "On-chip compression of output responses with unknown values using LFSR reseeding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pandey",
        "given": "A.R."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2002",
      "2002-04"
    ],
    "pages": [
      "9–15,"
    ],
    "title": [
      "Reconfiguration technique for reducing test time and test volume in Illinois scan architecture based designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Patel 2003] J. H. Patel, S. S. Lumetta, and S. M. Reddy"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "107–112,"
    ],
    "title": [
      "Application of Saluja-Karpovsky compactors to test responses with many unknowns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pouya",
        "given": "B."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "1998",
      "1998-04"
    ],
    "pages": [
      "70–77,"
    ],
    "title": [
      "Synthesis of zero-aliasing space elementary-tree space compactors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Rajski 2004] J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "776–792,"
    ],
    "title": [
      "Embedded deterministic test"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Rajski 2005] J. Rajski, J. Tyszer, C. Wang, and S. M. Reddy"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "622–634,"
    ],
    "title": [
      "Finite memory test response compactors for embedded test applications"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "literal": "Rajski 2008] J. Rajski, J. Tyszer, G. Mrugalski, W.-T. Cheng, N. Mukherjee, and M. Kassab"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "147–159,"
    ],
    "title": [
      "X-Press: Two-stage X-tolerant compactor with programmable selector"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Saluja",
        "given": "K.K."
      },
      {
        "family": "Karpovsky",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1983",
      "1983-10"
    ],
    "pages": [
      "83–88,"
    ],
    "title": [
      "Test compression hardware through data compression in space and time"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Samaranayake 2003] S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R. Kapur, and T. W. Williams"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "9–14,"
    ],
    "title": [
      "A reconfigurable shared scan-in architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Shah 2004] M. A. Shah and J. H. Patel"
      }
    ],
    "container-title": [
      "Proc. IEEE Computer Society Annual Symp. on VLSI"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "167–172,"
    ],
    "title": [
      "Enhancement of the Illinois scan architecture for use with multiple scan inputs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Sitchinava 2004] N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F. Neuveux, and T. W. Williams"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "73–78,"
    ],
    "title": [
      "Changing the scan enable during shift"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Synopsys 2008] Synopsys,"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "SynTest Technologies"
    ],
    "type": null,
    "url": [
      "http://www.syntest.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Touba 2006] N. A. Touba"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "294–303,"
    ],
    "title": [
      "Survey of test vector compression techniques"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Touba 2007] N. A. Touba"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 6.2"
    ],
    "date": [
      "2007-10"
    ],
    "title": [
      "X-canceling MISR—An X-tolerant methodology for compacting output responses with unknowns using a MISR"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Touba 2008] N. A. Touba and L.-T. Wang"
      }
    ],
    "container-title": [
      "Patent Application"
    ],
    "date": [
      "2008-01-14"
    ],
    "issue": [
      "12,007,693"
    ],
    "title": [
      "X-Canceling Multiple-Input Signature Register (MISR) for Compacting Output Responses with Unknowns, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Volkerink 2005] E. H. Volkerink and S. Mitra"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "117–122,"
    ],
    "title": [
      "Response compaction with any number of unknowns using a new LFSR architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wang",
        "given": "H.-P."
      },
      {
        "family": "Wen",
        "given": "X."
      },
      {
        "family": "Lin",
        "given": "M.-C."
      },
      {
        "family": "Lin",
        "given": "S.-H."
      },
      {
        "family": "Yeh",
        "given": "D.-C."
      },
      {
        "family": "Tsai",
        "given": "S.-W."
      },
      {
        "family": "Abdel-Hafez",
        "given": "K.S."
      }
    ],
    "container-title": [
      "Patent Application"
    ],
    "date": [
      "2002",
      "2002-01-16"
    ],
    "issue": [
      "20030154433"
    ],
    "title": [
      "Method and Apparatus for Broadcasting Scan Patterns in a Scan-Based Integrated Circuit, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wen",
        "given": "X."
      },
      {
        "family": "Furukawa",
        "given": "H."
      },
      {
        "family": "Hsu",
        "given": "F.-S."
      },
      {
        "family": "Lin",
        "given": "S.-H."
      },
      {
        "family": "Tsai",
        "given": "S.-W."
      },
      {
        "family": "Abdel-Hafez",
        "given": "K.S."
      },
      {
        "family": "Wu",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2004",
      "2004-10"
    ],
    "pages": [
      "916–925,"
    ],
    "title": [
      "VirtualScan: A new compressed scan technology for test cost reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wen",
        "given": "X."
      },
      {
        "family": "Wu",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "family": "Jiang",
        "given": "Z."
      },
      {
        "family": "Sheu",
        "given": "B."
      },
      {
        "family": "Gu",
        "given": "X."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2008",
      "2008-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "122–130,"
    ],
    "title": [
      "VirtualScan: Test compression technology using combinational logic and one-pass ATPG"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Wohl 2001] P. Wohl, J. A. Waicukauski, and T. W. Williams"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "54–63,"
    ],
    "title": [
      "Design of compactors for signatureanalyzers in built-in self-test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wohl 2003] P. Wohl, J. A. Waicukauski, S. Patel, and M. B. Amin"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "566–569,"
    ],
    "title": [
      "Efficient compression and application of deterministic patterns in a logic BIST architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wohl 2004] P. Wohl, J. A. Waicukauski, and S. Patel"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "934–939,"
    ],
    "title": [
      "Scalable selector architecture for X-tolerant deterministic BIST"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wohl 2007a] P. Wohl, J. A. Waicukauski, R. Kapur, S. Ramnath, E. Gizdarski, T. W. Williams, and P. Jaini"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "67–74,"
    ],
    "title": [
      "Minimizing the impact of scan compression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wohl 2007b] P. Wohl, J. A. Waicukauski, and S. Ramnath"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 6.1"
    ],
    "date": [
      "2007-10"
    ],
    "note": [
      "R3.6 Concluding Remarks"
    ],
    "title": [
      "Fully X-tolerant combinational scan compression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "200–204,"
    ],
    "title": [
      "Self-testing of multiple logic modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Naffziger 2006] S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, E. Alon, and M. Horowitz"
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209,"
    ],
    "title": [
      "The implementation of a 2-core multi-threaded Itanium family processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "literal": "Stackhouse 2008] B. Stackhouse, B. Cherkauer, M. Gowan, P. Gronowski, and C. Lyles"
      }
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "92,"
    ],
    "title": [
      "A 65 nm 2-billion-transistor quad-core Itanium processor, Digest of Papers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1986",
      "1986-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1054–1057,"
    ],
    "title": [
      "Concurrent built-in logic block observer (CBILBO), in Proc"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Hopcroft",
        "given": "J.E."
      },
      {
        "family": "Ullman",
        "given": "J.D."
      }
    ],
    "date": [
      "1983",
      "1983-01"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Data Structures and Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ahuja",
        "given": "R.K."
      },
      {
        "family": "Magnanti",
        "given": "T.L."
      },
      {
        "family": "Orlin",
        "given": "J.B."
      }
    ],
    "date": [
      "1993",
      "1993-02"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Network Flows: Theory, Algorithms and Applications"
    ],
    "type": "book"
  },
  {
    "date": [
      "1978",
      "1978-12"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "S. Baase, Computer Algorithms: Introduction to Design and Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Boyd 2004] S. Boyd and L. Vandenberghe"
      }
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Convex Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Cormen 2001] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein"
      }
    ],
    "date": [
      "2001-09"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms, Second Edition"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Davis"
      }
    ],
    "date": [
      "1991",
      "1991-01"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Van Nostrand Reinhold"
    ],
    "title": [
      "L. Davis, Handbook of Genetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Even",
        "given": "S."
      }
    ],
    "date": [
      "1979",
      "1979-06"
    ],
    "location": [
      "Rockville, MD"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Graph Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Ford 1962] R. W. Ford and D. R. Fulkerson"
      }
    ],
    "date": [
      "1962-06"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Princeton University Press"
    ],
    "title": [
      "Flows in Networks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979",
      "1979-01"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Freeman and Company"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness, W.H"
    ],
    "type": "book"
  },
  {
    "date": [
      "1985",
      "1985-07"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "A. Gibbons, Algorithmic Graph Theory"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "Genetic Algorithms in Search, Optimization and Machine Learning"
    ],
    "date": [
      "1989",
      "1989-01"
    ],
    "editor": [
      {
        "family": "Goldberg",
        "given": "D.E."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Holland 1992] J. H. Holland"
      }
    ],
    "date": [
      "1992-04"
    ],
    "location": [
      "Cambridge, CA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Adaptation in Natural and Artificial Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "E."
      },
      {
        "family": "Sahni",
        "given": "S."
      }
    ],
    "date": [
      "1978",
      "1978-01"
    ],
    "location": [
      "Rockville, MD"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Fundamentals of Computer Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "date": [
      "1968",
      "1968-02"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Fundamental Algorithms: The Art of Computer Programming"
    ],
    "type": "book",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Papadimitriou",
        "given": "C.H."
      }
    ],
    "date": [
      "1993",
      "1993-12"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Computational Complexity"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Papadimitriou",
        "given": "C.H."
      },
      {
        "family": "Steiglitz",
        "given": "K."
      }
    ],
    "date": [
      "1998",
      "1998-01"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Combinatorial Optimization, Algorithms and Complexity"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Reeves",
        "given": "C.R."
      }
    ],
    "date": [
      "1993",
      "1993-02"
    ],
    "location": [
      "London, UK"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Modern Heuristic Techniques for Combinatorial Problems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tarjan",
        "given": "R.E."
      }
    ],
    "date": [
      "1987",
      "1987-01"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "title": [
      "Data Structures and Network Algorithms, Society for Industrial and Applied Mathematics"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ullman",
        "given": "J.D."
      }
    ],
    "date": [
      "1984",
      "1984-08"
    ],
    "location": [
      "Rockville, MD"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Computational Aspects of VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Wilf 2002] H. S. Wilf, Algorithms and Complexity, Second Edition, A. K."
      }
    ],
    "date": [
      "2002-12"
    ],
    "location": [
      "Wellesley, MA"
    ],
    "publisher": [
      "Peters, Ltd"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Leong",
        "given": "H.W."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "date": [
      "1988",
      "1988-03"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Simulated Annealing for VLSI Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolsey",
        "given": "L.A."
      }
    ],
    "date": [
      "1998",
      "1998-09"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Integer Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolsey",
        "given": "L.A."
      },
      {
        "family": "Nemhauser",
        "given": "G.L."
      }
    ],
    "date": [
      "1999",
      "1999-11"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "note": [
      "R4.2 Computational Complexity"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Integer and Combinatorial Optimization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "container-title": [
      "ACM SIGACT News"
    ],
    "date": [
      "1976",
      "1976-04"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "R4.3 Graph Algorithms"
    ],
    "pages": [
      "18–24,"
    ],
    "title": [
      "Big Omicron and big Omega and big Theta"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Bellman",
        "given": "R."
      }
    ],
    "container-title": [
      "Quarterly of Applied Mathematics"
    ],
    "date": [
      "1958",
      "1958-12"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "87–90,"
    ],
    "title": [
      "On a routing problem"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Dijkstra",
        "given": "E.W."
      }
    ],
    "container-title": [
      "Numerische Mathematik"
    ],
    "date": [
      "1959",
      "1959-06"
    ],
    "pages": [
      "269–271,"
    ],
    "title": [
      "A note on two problems in connection with graphs"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Edmonds",
        "given": "J."
      },
      {
        "family": "Karp",
        "given": "R.M."
      }
    ],
    "container-title": [
      "J. of the ACM"
    ],
    "date": [
      "1972",
      "1972-04"
    ],
    "pages": [
      "248–264,"
    ],
    "title": [
      "Theoretical improvements in the algorithmic efficiency for network flow problems"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Hopcroft",
        "given": "J.E."
      },
      {
        "family": "Tarjan",
        "given": "R.E."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1973",
      "1973-03"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "372–378,"
    ],
    "title": [
      "Efficient algorithms for graph manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "E.F."
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on the Theory of Switching"
    ],
    "date": [
      "1959",
      "1959-11"
    ],
    "pages": [
      "285–292,"
    ],
    "title": [
      "The shortest path through a maze"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prim",
        "given": "R.C."
      }
    ],
    "container-title": [
      "Bell System Technical J"
    ],
    "date": [
      "1957",
      "1957-11"
    ],
    "pages": [
      "1389–1401,"
    ],
    "title": [
      "Shortest connection networks and some generalizations"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Algorithms",
        "given": "Heuristic"
      }
    ],
    "citation-number": [
      "R4.4"
    ],
    "container-title": [
      "Mathematics of Operational Research"
    ],
    "date": [
      "1988",
      "1988-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "311–329,"
    ],
    "title": [
      "B. Hajek, Cooling schedules for optimal annealing"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983",
      "1983-05"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–690,"
    ],
    "title": [
      "Optimization by simulation annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Balas",
        "given": "S."
      },
      {
        "family": "Ceria",
        "given": "S."
      },
      {
        "family": "Cornuejols",
        "given": "G."
      }
    ],
    "container-title": [
      "Mathematical Programming"
    ],
    "date": [
      "1993-01"
    ],
    "issue": [
      "1-3"
    ],
    "note": [
      "R4.5 Mathematical Programming [Balas 1993"
    ],
    "pages": [
      "295–324,"
    ],
    "title": [
      "A lift-and-project cutting plane algorithm for mixed 0-1 programs"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Gomory",
        "given": "R.E."
      }
    ],
    "container-title": [
      "Research Memorandum, RM-2597, The Rand Corp"
    ],
    "date": [
      "1960",
      "1960"
    ],
    "title": [
      "An algorithm for the mixed integer problem"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Karmarkar",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. ACM Symposium on Theory of Computing"
    ],
    "date": [
      "1984",
      "1984-04"
    ],
    "pages": [
      "302–311,"
    ],
    "title": [
      "A new polynomial-time algorithm for linear programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Smale 2000] S. Smale"
      }
    ],
    "container-title": [
      "Mathematics: Frontiers and Perspectives"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "271–294,"
    ],
    "title": [
      "Mathematical Problems for the Next Century"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Aho 2006] A. Aho, R. Sethi, J. Ullman, and M. Lam"
      }
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compilers: Principles and Techniques and Tools, Second"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "particle": "De"
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Hightstown, NJ"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "G. De Micheli, Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Wu",
        "given": "A.C.-H."
      },
      {
        "family": "Lin",
        "given": "S.Y.-L."
      }
    ],
    "date": [
      "1992",
      "1992"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High-level Synthesis: Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Narayan"
      },
      {
        "family": "Gong",
        "given": "J."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Specification and Design of Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Gajski 2000] D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "SpecC: Specification Language and Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Golumbic",
        "given": "M.C."
      }
    ],
    "date": [
      "1980",
      "1980"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Algorithmic Graph Theory and Perfect Graphs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Grotker 2002] T. Grotker, S. Liao, G. Martin, and S. Swan"
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "System Design with SystemC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Mishra 2008] P. Mishra and N. Dutt"
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kauffman"
    ],
    "title": [
      "Processor Description Languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Pasricha 2008] S. Pasricha and N. Dutt"
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kauffman"
    ],
    "title": [
      "On-Chip Communication Architectures: System on Chip Interconnect"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yen",
        "given": "T.-Y."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "date": [
      "1996",
      "1996"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Hardware-Software Co-synthesis of Distributed Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Berry",
        "given": "G."
      },
      {
        "family": "Gonthier",
        "given": "G."
      }
    ],
    "container-title": [
      "Science of Computer Programming"
    ],
    "date": [
      "1992",
      "1992-11"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "87–152,"
    ],
    "title": [
      "The Esterel Synchronous Programming Language: Design, Semantics, Implementation"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Halbwachs",
        "given": "N."
      },
      {
        "family": "Caspi",
        "given": "P."
      },
      {
        "family": "Raymond",
        "given": "P."
      },
      {
        "family": "Pilaud",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1991",
      "1991-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1305–1320,"
    ],
    "title": [
      "The synchronous data flow programming language LUSTRE"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "Kahn",
        "given": "G."
      }
    ],
    "container-title": [
      "Information Processing"
    ],
    "date": [
      "1974",
      "1974-08"
    ],
    "pages": [
      "471–475,"
    ],
    "title": [
      "The semantics of a simple language for parallel programming"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Krolikoski",
        "given": "S.J."
      },
      {
        "family": "Schirrmeister",
        "given": "F."
      },
      {
        "family": "Salefski",
        "given": "B."
      },
      {
        "family": "Rowson",
        "given": "J."
      },
      {
        "family": "Martin",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1999",
      "1999-07"
    ],
    "pages": [
      "456–459,"
    ],
    "title": [
      "Methodology and technology for virtual component driven hardware/software co-design on the system-level, in Proc"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE/ ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1996",
      "1996-11"
    ],
    "pages": [
      "234–241,"
    ],
    "title": [
      "Comparing models of computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      },
      {
        "family": "Messerschmitt",
        "given": "D.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1987",
      "1987-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "24–35,"
    ],
    "title": [
      "Static scheduling of synchronous data flow programs for digital signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2007",
      "2007",
      "2007"
    ],
    "note": [
      "Edition,"
    ],
    "title": [
      "Semiconductor Industry Association, The International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Doemer",
        "given": "R."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. Seventh Workshop on Synthesis and System Integration of Mixed Technologies"
    ],
    "date": [
      "1997",
      "1997-12"
    ],
    "pages": [
      "75–82,"
    ],
    "title": [
      "Syntax and semantics of SpecCþ language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Artieri 2003] A. Artieri, V. D’Alto, R. Chesson, M. Hopkins, and M. C. Rossi"
      }
    ],
    "container-title": [
      "STMicroelectronics Technical Article TA305"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "NomadikTM open multimedia platform for next-generation mobile devices"
    ],
    "type": "chapter",
    "url": [
      "http://www.si.com"
    ]
  },
  {
    "author": [
      {
        "family": "Bhasker",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "H.-C."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1990",
      "1990-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "20–36,"
    ],
    "title": [
      "An optimizer for hardware synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Brewer",
        "given": "F.D."
      }
    ],
    "date": [
      "1988",
      "1988-05"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Dept. of Computer Science, University of Illinois"
    ],
    "title": [
      "Constraint driven behavioral synthesis"
    ],
    "type": "thesis"
  },
  {
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1991",
      "1991-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "85–93,"
    ],
    "title": [
      "R. Camposano, Path-based scheduling for synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2001",
      "2001-06"
    ],
    "pages": [
      "684–689,"
    ],
    "title": [
      "Route packets, not wires: On chip interconnection networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Man",
        "particle": "De"
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Six",
        "given": "P."
      },
      {
        "family": "Claesen",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1986",
      "1986-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "73–85,"
    ],
    "title": [
      "Cathedral-II: A silicon compiler for digital signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "literal": "Dutt 2001] S. Dutt, R. Jensen, and A. Rieckmann"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2001-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "21–31,"
    ],
    "title": [
      "Viper: A multiprocessor SOC for advanced set-top box and digital TV systems"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "R."
      },
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Benner",
        "given": "T."
      },
      {
        "family": "Ye",
        "given": "W."
      },
      {
        "family": "Holtmann",
        "given": "U."
      },
      {
        "family": "Herrmann",
        "given": "D."
      },
      {
        "family": "Trawny",
        "given": "M."
      }
    ],
    "container-title": [
      "J. Microprocessors and Microsystems"
    ],
    "date": [
      "1996-05"
    ],
    "genre": [
      "[Ernst 1996]"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "159–166,"
    ],
    "title": [
      "The COSYMA environment for hardware/software cosynthesis of small embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Fauth",
        "given": "A."
      },
      {
        "family": "Praet",
        "given": "J.",
        "particle": "Van"
      },
      {
        "family": "Freericks",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe Conf"
    ],
    "date": [
      "1995",
      "1995-03"
    ],
    "pages": [
      "503–507,"
    ],
    "title": [
      "Describing instruction set processors with nML"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Gomez 2004] J. I. Gomez, P. Marchal, S. Verdoorlaege, L. Pinuel, and F. Catthoor"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors"
    ],
    "date": [
      "2004-09"
    ],
    "pages": [
      "213–223,"
    ],
    "title": [
      "Optimizing the memory bandwidth with loop morphing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Grun 2001] P. Grun, N. Dutt, and A. Nicolau"
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on System Synthesis"
    ],
    "date": [
      "2001-09"
    ],
    "pages": [
      "25–32,"
    ],
    "title": [
      "APEX: Access pattern based memory architecture exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Coelho",
        "given": "C.N."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "225–230,"
    ],
    "title": [
      "Synthesis and simulation of digital systems containing interacting hardware and software components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Gupta 2003] S. Gupta, N. D. Dutt, R. K. Gupta, and A. Nicolau"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on VLSI Design"
    ],
    "date": [
      "2003-01"
    ],
    "pages": [
      "461–466,"
    ],
    "title": [
      "SPARK: A high-level synthesis framework for applying parallelizing compiler transformations"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1984",
      "1984"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Carleton University"
    ],
    "title": [
      "E. Gyrczyc, Automatic generation of micro-sequenced data paths to realize ADA circuit descriptions"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Halambi",
        "given": "A."
      },
      {
        "family": "Grun",
        "given": "P."
      },
      {
        "family": "Ganesh",
        "given": "V."
      },
      {
        "family": "Khare",
        "given": "A."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe Conf"
    ],
    "date": [
      "1999",
      "1999-03"
    ],
    "pages": [
      "485–490,"
    ],
    "title": [
      "EXPRESSION: A language for architectural exploration through compiler/simulator retargetability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Helmig 2002] J. Helmig"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Texas Instruments, http"
    ],
    "publisher": [
      "//www.ti.com"
    ],
    "title": [
      "Developing core software technologies for TI’s OMAPTM platform"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Hind 2000] M. Hind and A. Pioli"
      }
    ],
    "container-title": [
      "Proc. ACM SIGSOFT Int. Symp. on Software Testing and Analysis"
    ],
    "date": [
      "2000-08"
    ],
    "pages": [
      "113–123,"
    ],
    "title": [
      "Which pointer analysis should I use?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Hoffmann 2001] A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr"
      }
    ],
    "container-title": [
      "with the machine description language LISA, in Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "625–630,"
    ],
    "title": [
      "A methodology for the design of application specific instruction set processors (ASIP"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "Intel, Product Brief: Intel IXP2850 Network Processor"
    ],
    "type": null,
    "url": [
      "http://www.intel.com"
    ]
  },
  {
    "author": [
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "container-title": [
      "Proc. ACM/ IEEE Design Automation Conf"
    ],
    "date": [
      "1987",
      "1987-06"
    ],
    "pages": [
      "210–215,"
    ],
    "title": [
      "REAL: A program for register allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Landskov",
        "given": "D."
      },
      {
        "family": "Davidson",
        "given": "S."
      },
      {
        "family": "Shriver",
        "given": "B."
      },
      {
        "family": "Mallett",
        "given": "P.W."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1980",
      "1980-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "261–294,"
    ],
    "title": [
      "Local microcode compaction techniques"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. ACM/ IEEE Design Automation Conf"
    ],
    "date": [
      "1986-03",
      "1986-06"
    ],
    "pages": [
      "271–277,"
    ],
    "title": [
      "A new synthesis for the MIMOLA software system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "McFarland 1978] M. C. McFarland"
      }
    ],
    "date": [
      "1978-12"
    ],
    "genre": [
      "Technical Report DRC-01-4-80,"
    ],
    "publisher": [
      "Design Centre, Carnegie-Mellon University"
    ],
    "title": [
      "The Value Trace: A database for automated digital design"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Potasman",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1991",
      "1991-06"
    ],
    "pages": [
      "770–774,"
    ],
    "title": [
      "Incremental tree height reduction for high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Panda 2001a] P. R. Panda, L. Semeria, and G. De Micheli"
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on System Synthesis"
    ],
    "date": [
      "2001-09"
    ],
    "pages": [
      "101–106,"
    ],
    "title": [
      "Cache-efficient memory layout of aggregate data structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Panda 2001b] P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarani, A. Vandercappelle, and P. G. Kjeldsberg"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–206,"
    ],
    "title": [
      "Data and memory optimization techniques for embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Pangrle",
        "given": "B.M."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "pages": [
      "42–45,"
    ],
    "title": [
      "Slicer: A state synthesizer for intelligent silicon compilation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "A.C."
      },
      {
        "family": "Pizarro",
        "given": "J."
      },
      {
        "family": "Mlinar",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1986",
      "1986-06"
    ],
    "pages": [
      "461–466,"
    ],
    "title": [
      "MAHA: a program for datapath synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P."
      },
      {
        "family": "Knight",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1989",
      "1989-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "661–679,"
    ],
    "title": [
      "Force-directed scheduling for the behavioral synthesis of ASIC’s"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "literal": "Semeria 2001] L. Semeria and G. De Micheli"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "213–233,"
    ],
    "title": [
      "Resolution, optimization, and encoding of pointer variables for the behavioral synthesis from C"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "given": "Thomas"
      },
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "family": "Dirkes",
        "given": "E.M."
      },
      {
        "family": "Walker",
        "given": "R.A."
      },
      {
        "family": "Rajan",
        "given": "J.V."
      },
      {
        "family": "Nestor",
        "given": "J.A."
      },
      {
        "family": "Blackburn",
        "given": "R.L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1988",
      "1988-06"
    ],
    "pages": [
      "337–343,"
    ],
    "title": [
      "The system architect’s workbench"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "C.-J."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1986",
      "1986-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "379–395,"
    ],
    "title": [
      "Automated synthesis of data paths in digital systems"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "literal": "Um 2003] J. Um and T. Kim"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1487–1503,"
    ],
    "title": [
      "Synthesis of arithmetic circuits considering layout effects"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "literal": "Wolf 2003] W. Wolf and M. Kandemir"
      }
    ],
    "container-title": [
      "Proceedings of The IEEE"
    ],
    "date": [
      "2003-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "165–182,"
    ],
    "title": [
      "Memory system optimization of embedded software"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Wuytack",
        "given": "S."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Jong",
        "given": "G.D."
      },
      {
        "family": "Man",
        "given": "H.J.",
        "particle": "De"
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "1999",
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "433–441,"
    ],
    "title": [
      "Minimizing the required memory bandwidth in VLSI system realizations"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "M."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe"
    ],
    "date": [
      "1998",
      "1998-02"
    ],
    "pages": [
      "446–450,"
    ],
    "title": [
      "Layout-driven high level synthesis for FPGA based architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhu 2002] J. Zhu"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "note": [
      "This page intentionally left blank CHAPTER"
    ],
    "pages": [
      "150–157,"
    ],
    "title": [
      "Symbolic pointer analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "date": [
      "1984",
      "1984"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Brown 2003] F. M. Brown"
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Dover"
    ],
    "title": [
      "Boolean Reasoning: The Logic of Boolean Equations"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Logic Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979",
      "1979"
    ],
    "publisher": [
      "W. H. Freeman"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Hassoun 2002] S. Hassoun and T. Sasao"
      }
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic Synthesis and Verification"
    ],
    "type": "book"
  },
  {
    "date": [
      "1978",
      "1978"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Z. Kohavi, Switching and Finite Automata Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "date": [
      "1991",
      "1991"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Integrating Functional and Temporal Domains in Logic Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Mo 2004] F. Mo and R. K. Brayton"
      }
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "S."
      }
    ],
    "date": [
      "1996",
      "1996"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Binary Decision Diagrams and Applications to VLSI CAD"
    ],
    "type": "book"
  },
  {
    "date": [
      "1993",
      "1993"
    ],
    "publisher": [
      "Papadimitriou, Computational Complexity, Addison Wesley"
    ],
    "title": [
      "C"
    ],
    "type": "book"
  },
  {
    "date": [
      "2004",
      "2004"
    ],
    "publisher": [
      "Sapatnekar, Timing, Springer"
    ],
    "title": [
      "S"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Scholl",
        "given": "C."
      }
    ],
    "date": [
      "2001"
    ],
    "note": [
      "Scholl 2001"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Functional Decomposition with Applications to FPGA Synthesis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Sutherland 1999] I. Sutherland, R. Sproull, and D. Harris"
      }
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Margan Kaufmann"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "date": [
      "1997",
      "1997"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Synthesis of Finite State Machines: Logic Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A.B.C."
      }
    ],
    "date": [
      "2005",
      "2005"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: Multiple-level interactive logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "literal": "Gao 2002] M. Gao, J.-H. R. Jiang, Y. Jiang, Y. Li, A. Mishchenko, S. Sinha, T. Villa, and R. K. Brayton"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "168–177,"
    ],
    "title": [
      "Optimization of multi-valued multilevel networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "727–751,"
    ],
    "title": [
      "Multiple-valued minimization for PLA optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "K."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Moon",
        "given": "C."
      },
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Stephan",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "UCB/ERL"
    ],
    "date": [
      "1992",
      "1992"
    ],
    "issue": [
      "41"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis, Memo"
    ],
    "type": "article-journal",
    "volume": [
      "M92"
    ]
  },
  {
    "author": [
      {
        "given": "A.B.C."
      },
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2005",
      "1978-06"
    ],
    "genre": [
      "[Akers 1978]"
    ],
    "pages": [
      "509–516,"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A system for sequential synthesis and verification, http://www.eecs.berkeley.edu/ alanmi/abc/, 2005",
      "Binary decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(6"
    ]
  },
  {
    "date": [
      "2007",
      "2007"
    ],
    "title": [
      "A. Biere, The AIGER and-inverter graph (AIG) format"
    ],
    "type": null,
    "url": [
      "http://fmv.jku.at/aiger/,"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1986",
      "1986-08"
    ],
    "pages": [
      "677–691,"
    ],
    "title": [
      "Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(8"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1991",
      "1991-02"
    ],
    "pages": [
      "205–213,"
    ],
    "title": [
      "On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication"
    ],
    "type": "article-journal",
    "volume": [
      "C-40(2"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "container-title": [
      "ACM Computg Surveys"
    ],
    "date": [
      "1992",
      "1992-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "293–318,"
    ],
    "title": [
      "Symbolic Boolean manipulation with ordered binary decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Kautz",
        "given": "W."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1970",
      "1970-02"
    ],
    "pages": [
      "162–164,"
    ],
    "title": [
      "The necessity of closed circuit loops in minimal combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-19(2"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Krohm",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "263–268,"
    ],
    "title": [
      "Equivalence checking using cuts and heaps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "container-title": [
      "Bell Systems Techncal J"
    ],
    "date": [
      "1959",
      "1959-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "985–999,"
    ],
    "title": [
      "Representation of switching circuits by binary-decision programs"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Madre",
        "given": "J.-C."
      },
      {
        "family": "Billon",
        "given": "J.-P."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1988",
      "1988-06"
    ],
    "pages": [
      "205–210,"
    ],
    "title": [
      "Proving circuit correctness using formal comparison between expected and extracted behaviour"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Brace",
        "given": "K.S."
      },
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1990",
      "1990-06"
    ],
    "pages": [
      "40–45,"
    ],
    "title": [
      "Efficient implementation of a BDD package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-11"
    ],
    "pages": [
      "42–47,"
    ],
    "title": [
      "Dynamic variable ordering for binary decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "727–751,"
    ],
    "title": [
      "Multiple-valued minimization for PLA optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Tseitin",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Studies in Constructive Mathematics and Mathematical Logic, Part II"
    ],
    "date": [
      "1970",
      "1970"
    ],
    "editor": [
      {
        "family": "Slisenko",
        "given": "A.O."
      }
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "115–125"
    ],
    "publisher": [
      "Consultants Bureau"
    ],
    "title": [
      "On the complexity of derivation in propositional calculus"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "A.B.C."
      }
    ],
    "date": [
      "2005",
      "2005"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Bartlett",
        "given": "K."
      },
      {
        "family": "Cohen",
        "given": "W."
      },
      {
        "family": "Geus",
        "given": "A.J.",
        "particle": "De"
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1986",
      "1986-10"
    ],
    "pages": [
      "582–595,"
    ],
    "title": [
      "Synthesis of multilevel logic under timing constraints"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5(4"
    ]
  },
  {
    "author": [
      {
        "literal": "Bjesse 2004] P. Bjesse and A. Boralv"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "42–49,"
    ],
    "title": [
      "DAG-aware circuit compression for formal verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bostick",
        "given": "D."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Jacoby",
        "given": "R."
      },
      {
        "family": "Lightner",
        "given": "M.R."
      },
      {
        "family": "Moceyunas",
        "given": "P."
      },
      {
        "family": "Morrison",
        "given": "C.R."
      },
      {
        "family": "Ravenscroft",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "pages": [
      "62–65,"
    ],
    "title": [
      "The Boulder optimal logic design system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1982",
      "1982-05"
    ],
    "pages": [
      "49–54,"
    ],
    "title": [
      "The decomposition and factorization of Boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "1984",
      "1984-10"
    ],
    "pages": [
      "23–28,"
    ],
    "title": [
      "Synthesis and optimization of multistage logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1062–1081,"
    ],
    "title": [
      "MIS: Multiple-level interactive logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "Multilevel logic synthesis,Proceedgs of the IEEE"
    ],
    "date": [
      "1990",
      "1990-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "264–300,"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "container-title": [
      "An overview"
    ],
    "date": [
      "1994",
      "1994-10"
    ],
    "pages": [
      "97–140,"
    ],
    "title": [
      "O. Coudert, Two-level logic minimization"
    ],
    "type": "article-journal",
    "volume": [
      "Integrato,17(2"
    ]
  },
  {
    "container-title": [
      "Proc. ACM/SIAM Symp. on Discrete Algorithms"
    ],
    "date": [
      "1995",
      "1995-01"
    ],
    "pages": [
      "112–121,"
    ],
    "title": [
      "O. Coudert, Doing two-level logic minimization 100 times faster"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dagenais",
        "given": "M."
      },
      {
        "family": "Agarwal",
        "given": "V.K."
      },
      {
        "family": "Rumin",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1986",
      "1986-01"
    ],
    "pages": [
      "229–237,"
    ],
    "title": [
      "McBOOLE: A procedure for exact Boolean minimization"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-5(1"
    ]
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Berman",
        "given": "L."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      }
    ],
    "container-title": [
      "IBM J. of Research and Development"
    ],
    "date": [
      "1981",
      "1981-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "272–280,"
    ],
    "title": [
      "Logic synthesis through local transformations"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Darringer",
        "given": "J."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Gerbi",
        "given": "J."
      },
      {
        "family": "Joyner",
        "given": "W."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      }
    ],
    "container-title": [
      "IBM J. of Research and Development"
    ],
    "date": [
      "1984",
      "1984-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "537–545,"
    ],
    "title": [
      "LSS: A system for production logic synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE J. of Solid State Circuits"
    ],
    "date": [
      "1989",
      "1989-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "399–408,"
    ],
    "title": [
      "Boolean decomposition in multilevel logic optimization"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Fleisher",
        "given": "H."
      },
      {
        "family": "Maissel",
        "given": "L.I."
      }
    ],
    "container-title": [
      "IBM J. of Research and Development"
    ],
    "date": [
      "1975",
      "1975-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "98–109,"
    ],
    "title": [
      "An introduction to array logic"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "S.J."
      },
      {
        "family": "Cain",
        "given": "R.G."
      },
      {
        "family": "Ostapko",
        "given": "D.L."
      }
    ],
    "container-title": [
      "IBM J. of Research and Development"
    ],
    "date": [
      "1974",
      "1974-09"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "443–458,"
    ],
    "title": [
      "MINI: A heuristic approach for logic minimization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "literal": "Jiang 2004] J.-H. R. Jiang and R. K. Brayton"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer Aided Verification"
    ],
    "date": [
      "2004-07"
    ],
    "pages": [
      "268–280,"
    ],
    "title": [
      "Functional dependency for verification reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Jiang 2006] J.-H. R. Jiang and R. K. Brayton"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2674–2686,"
    ],
    "title": [
      "Retiming and resynthesis: A complexity perspective"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1987",
      "1987-06"
    ],
    "pages": [
      "341–347,"
    ],
    "title": [
      "DAGON: Technology mapping and local optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Krohm",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "263–268,"
    ],
    "title": [
      "Equivalence checking using cuts and heaps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.-C."
      },
      {
        "family": "Jiang",
        "given": "J.-H.R."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "note": [
      "Lee 2007"
    ],
    "pages": [
      "227–233,"
    ],
    "title": [
      "Scalable exploration of functional dependency by interpolation and incremental SAT solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "container-title": [
      "J. of VLSI and Computer Systems"
    ],
    "date": [
      "1983",
      "1983"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "41–67,"
    ],
    "title": [
      "Optimizing synchronous systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991",
      "1991-12"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "5–35,"
    ],
    "title": [
      "Retiming synchronous circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "literal": "Ling 2007] A. Ling, J. Zhu, and S. Brown"
      }
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "408–413,"
    ],
    "title": [
      "BddCut: Towards scalable symbolic cut enumeration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Sentovich",
        "given": "E."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1991",
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "74–84,"
    ],
    "title": [
      "Retiming and resynthesis: Optimizing sequential networks with combinational techniques"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "Bell Systems Technical J"
    ],
    "date": [
      "1956",
      "1956-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1417–1444,"
    ],
    "title": [
      "Minimization of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "container-title": [
      "Proc. IFIP Int. Conf. on Very Large Scale Integration"
    ],
    "date": [
      "1987",
      "1987-08"
    ],
    "title": [
      "Efficient, stable algebraic operations on logic expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2002] A. Mishchenko and R. K. Brayton"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "557–562,"
    ],
    "title": [
      "Simplification of non-deterministic multi-valued networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2005] A. Mishchenko, R. K. Brayton, J.-H. R. Jiang, T. Villa, and N. Yevtushenko"
      }
    ],
    "container-title": [
      "Proc. Design Automation and Test in Europe"
    ],
    "date": [
      "2005-03"
    ],
    "pages": [
      "418–423,"
    ],
    "title": [
      "Efficient solution of language equations using partitioned representations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2006a] A. Mishchenko and R. K. Brayton"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "977–999,"
    ],
    "title": [
      "A theory of non-deterministic networks"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2006b] A. Mishchenko, S. Chatterjee, and R. K. Brayton"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "532–536,"
    ],
    "title": [
      "DAG-aware AIG rewriting: A fresh look at combinational logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2007a] A. Mishchenko, R. K. Brayton, J.-H. R. Jiang, and S. Jang"
      }
    ],
    "container-title": [
      "Proc. Int. Workshop on Logic Synthesis"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "358–364,"
    ],
    "title": [
      "SAT-based logic optimization and resynthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mishchenko 2007b] A. Mishchenko, S. Cho, S. Chatterjee, and R. K. Brayton"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "354–361,"
    ],
    "title": [
      "Combinational and sequential mapping with priority cuts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "727–751,"
    ],
    "title": [
      "Multiple-valued minimization for PLA optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "date": [
      "1989",
      "1989"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "R. Rudell, Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "literal": "Yevtushenko 2001] N. Yevtushenko, T. Villa, R. K. Brayton, A. Petrenko, and A. Sangiovanni-Vincentelli"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "note": [
      "R6.4 Technology Mapping"
    ],
    "pages": [
      "103–110,"
    ],
    "title": [
      "Solution of parallel language equations for logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Johnson",
        "given": "S."
      }
    ],
    "container-title": [
      "J. of the ACM"
    ],
    "date": [
      "1976",
      "1976-07"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "488–501,"
    ],
    "title": [
      "Optimal code generation for expression trees"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Chatterjee 2006] S. Chatterjee, A. Mishchenko, R. K. Brayton, X. Wang, and T. Kam"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2894–2903,"
    ],
    "title": [
      "Reducing structural bias in technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1987",
      "1987-06"
    ],
    "pages": [
      "341–347,"
    ],
    "title": [
      "DAGON: Technology mapping and local optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kravets 2001] V. Kravets"
      }
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "University of Michigan, Ann Arbor"
    ],
    "title": [
      "Constructive Multilevel Synthesis by Way of Functional Properties"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lehman",
        "given": "E."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Grodstein",
        "given": "J."
      },
      {
        "family": "Harkness",
        "given": "H."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1997",
      "1997-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "813–834,"
    ],
    "title": [
      "Logic decomposition during technology mapping",
      "R6.5 Timing Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.-C."
      },
      {
        "family": "Du",
        "given": "D.H."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1991",
      "1991-11"
    ],
    "pages": [
      "208–211,"
    ],
    "title": [
      "Path sensitization in critical path problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on Logic Synthesis and Microprocessor Architecture"
    ],
    "date": [
      "1992",
      "1992-07"
    ],
    "pages": [
      "68–75,"
    ],
    "title": [
      "Computation of floating mode delay in combinational logic circuits: Practice and implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Guerra E Silva 2002] L. Guerra E Silva, J. Marques-Silva, L. Silveira, and K. Sakallah"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2002-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "137–158,"
    ],
    "title": [
      "Satisfiability models and algorithms for circuit delay computation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1989",
      "1989-06"
    ],
    "pages": [
      "561–567,"
    ],
    "title": [
      "Efficient algorithms for computing the longest viable path in a combinational network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Stephan",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided-Design"
    ],
    "date": [
      "1991",
      "1991-11"
    ],
    "note": [
      "R6.6 Timing Optimization"
    ],
    "pages": [
      "180–183,"
    ],
    "title": [
      "Timing analysis and delay-fault test generation using path-recursive functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "492–498,"
    ],
    "title": [
      "A near optimal algorithm for technology mapping minimizing area under delay constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "container-title": [
      "J. of VLSI and Computer Systems"
    ],
    "date": [
      "1983",
      "1983"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "41–67,"
    ],
    "title": [
      "Optimizing synchronous systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Saxe",
        "given": "J."
      }
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991",
      "1991-12"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "5–35,"
    ],
    "title": [
      "Retiming synchronous circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "date": [
      "1989",
      "1989"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "R. Rudell, Logic Synthesis for VLSI Design"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "K."
      }
    ],
    "date": [
      "1992",
      "1992"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Performance Optimization of Digital Circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "date": [
      "1990",
      "1990"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Performance-Oriented Technology Mapping"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "Gizopoulos"
      }
    ],
    "container-title": [
      "Advances in Electronic Testing: Challenges and Methodologies"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Gizopoulos",
        "given": "D."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Bricaud",
        "given": "P."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Reuse Methodology Manual for System-on-a-Chip Designs"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "VLSI Test Principles and Architectures"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "System-on-Chip Test Architectures"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Nanometer Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Introduction"
      }
    ],
    "citation-number": [
      "R7.1"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "447"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2005 Edition, Semiconductor Industry Association"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net"
    ]
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "date": [
      "2006",
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "note": [
      "R7.2 Scan Design"
    ],
    "title": [
      "SIA, The International Technology Roadmap for Semiconductors: 2006 Update, Semiconductor Industry Association"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Barbagallo",
        "given": "S."
      },
      {
        "family": "Bodoni",
        "given": "M."
      },
      {
        "family": "Medina",
        "given": "D."
      },
      {
        "family": "Corno",
        "given": "F."
      },
      {
        "family": "Prinetto",
        "given": "P."
      },
      {
        "family": "Reorda",
        "given": "M.Sonza"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "1996",
      "1996-04"
    ],
    "pages": [
      "26–31,"
    ],
    "title": [
      "Scan insertion criteria for low design impact"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheung",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "L.-T."
      }
    ],
    "container-title": [
      "Integrated System Design"
    ],
    "date": [
      "1997",
      "www.eetimes.com/editorial/1997/test9708.html, August 1997"
    ],
    "title": [
      "The seven deadly sins of scan-based designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Duggirala 2002] S. Duggirala, R. Kapur, and T. W. Williams"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2002-08-13"
    ],
    "issue": [
      "6,434,733"
    ],
    "title": [
      "System and Method for High-Level Test Planning for Layout, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Duggirala 2004] S. Duggirala, R. Kapur, and T. W. Williams"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2004-07-20"
    ],
    "issue": [
      "6,766,501"
    ],
    "title": [
      "System and Method for High-Level Test Planning for Layout, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Al-Yamani 2002] A. A. Al-Yamani, S. Mitra, and E. J. McCluskey"
      }
    ],
    "date": [
      "2002-12"
    ],
    "genre": [
      "Technical Report (CRC TR) No. 02-2,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Avoiding Illegal States in Pseudorandom Testing of Digital Circuits, Center for Reliable Computing"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Brglez",
        "given": "F."
      },
      {
        "family": "Bryan",
        "given": "D."
      },
      {
        "family": "Kozminski",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1989",
      "1989-08"
    ],
    "pages": [
      "1929–1934,"
    ],
    "title": [
      "Combinational profiles of sequential benchmark circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheung",
        "given": "B."
      },
      {
        "given": "L.-T."
      }
    ],
    "container-title": [
      "Integrated System Design"
    ],
    "date": [
      "1997",
      "www.eetimes.com/editorial/1997/test9708.html, August 1997"
    ],
    "title": [
      "Wang The seven deadly sins of scan-based designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Williams",
        "given": "T.W."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1977",
      "1977-06"
    ],
    "pages": [
      "462–468,"
    ],
    "title": [
      "A logic design structure for LSI testability"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "IEEE 1149.1-2001] IEEE Std. 1149.1-2001, IEEE Standard Test Access Port and Boundary Scan Architecture"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE 1500-2005] IEEE Std. 1500-2005, IEEE Standard for Embedded Core Test"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Rajski 2003] J. Rajski, A. Hassan, R. Thompson, and N. Tamarapalli"
      }
    ],
    "container-title": [
      "Patent Application"
    ],
    "date": [
      "2003-05-22"
    ],
    "issue": [
      "20030097614"
    ],
    "title": [
      "Method and Apparatus for At-Speed Testing of Digital Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Wang 2005a] L.-T. Wang, X. Wen, P.-C. Hsu, S. Wu, and J. Guo"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "2005-10"
    ],
    "pages": [
      "475–478,"
    ],
    "title": [
      "At-speed logic BIST architecture for multi-clock designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wang 2006b] L.-T. Wang, X. Wen, K. S. Abdel-Hafez, S.-H. Lin, H.-P. Wang, M.-T. Chang, P.-C. Hsu, S.-C. Kao, M.-C. Lin, and C.-C. Hsu"
      }
    ],
    "container-title": [
      "European Patent"
    ],
    "date": [
      "2006-05-24"
    ],
    "issue": [
      "1,364,436"
    ],
    "title": [
      "Method and Apparatus for Unifying Self-Test with Scan-Test during Prototype Debug and Production Test"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Aktouf",
        "given": "C."
      },
      {
        "family": "Fleury",
        "given": "H."
      },
      {
        "family": "Robach",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2000-07"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "R7.4 RTL Design for Testability [Aktouf 2000"
    ],
    "pages": [
      "34–42,"
    ],
    "title": [
      "Inserting scan at the behavioral level"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "literal": "Ghosh 2001] I. Ghosh and M. Fujita"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "402–415,"
    ],
    "title": [
      "Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "literal": "Huang 2001] Y. Huang, C. C. Tsai, N. Mukherjee, O. Samoan, W.-T. Cheng, and S. M. Reddy"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "728–737,"
    ],
    "title": [
      "On RTL Scan Design"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "IEEE 1463-2001] IEEE Std. 1463-2001, IEEE Standard Description Language Based on the Verilog Hardware Description Language"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Ravi 2001] S. Ravi and N. Jha"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1068–1077,"
    ],
    "title": [
      "Fast test generation for circuits with RTL and gate-level views"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "family": "Guner",
        "given": "G."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2000",
      "2000-10"
    ],
    "pages": [
      "263–272,"
    ],
    "title": [
      "Efficient test mode selection and insertion for RTL-BIST"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wang 2005b] L.-T. Wang, A. Kifli, F.-S. Hsu, S.-C. Kao, X. Wen, S.-H. Lin, and H.-P. Wang"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2005-10-18"
    ],
    "issue": [
      "6,957,403"
    ],
    "title": [
      "Computer-Aided Design System to Automate Scan Synthesis at Register-Transfer Level Test, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Zhang 2003] L. Zhang, I. Ghosh, and M. S. Hsiao"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2003-10"
    ],
    "note": [
      "R7.5 Concluding Remarks"
    ],
    "pages": [
      "290–298,"
    ],
    "title": [
      "Efficient sequential ATPG for functional RTL circuits"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "IEEE 1149.1-2001] IEEE Std. 1149.1-2001, IEEE Standard Test Access Port and Boundary Scan Architecture"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE 1149.6-2003] IEEE Std. 1149.6-2003, IEEE Standard for Boundary Scan Testing of Advanced Digital Networks"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE 1500-2005] IEEE Std. 1500-2005, IEEE Standard for Embedded Core Test"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "1989",
      "1989"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "K. Atkinson, An Introduction to Numerical Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "N."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Interconnect Analysis and Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Dunga 2007] M. V. Dunga, W. M. Yang, X. J. Xi, J. He, W. Liu, M. Cao, X. Jin, J. J. Ou, M. Chan, A. M. Niknejad, and C. Hu"
      }
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "BSIM4.6.1 MOSFET Model—User’s Manual"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "IEEE 1076–2002] IEEE Standard, VHDL Language Reference Manual (IEEE Std. 1076-2002"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "container-title": [
      "IEEE 1463-2001] IEEE Standard Description Language Based on the Verilog Hardware Description Language (IEEE Std. 1463-2001"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keiser",
        "given": "B.E."
      }
    ],
    "date": [
      "1979",
      "1979"
    ],
    "location": [
      "Dedham, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Principles of Electromagnetic Compatibility"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Miczo 2003] A. Miczo"
      }
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Hoboken, New Jersey"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Digital Logic Testing and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Palnitkar",
        "given": "S."
      }
    ],
    "date": [
      "1996",
      "1996"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "title": [
      "Verilog HDL: A Guide to Digital Design and Synthesis, Sunsoft"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "date": [
      "1996",
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikoli‘c",
        "given": "B."
      }
    ],
    "date": [
      "2003",
      "2003"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Thomas 2002] D. E. Thomas and P. R. Moorby"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer Science"
    ],
    "title": [
      "The Verilog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "date": [
      "1987",
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Y. Tsividis, Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Wile 2005] B. Wile, J. C. Goss, and W. Roesner"
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Comprehensive Functional Verification"
    ],
    "type": "book"
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "R8.1 Introduction [SystemC 2008] SystemC,"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "SystemVerilog 2008] SystemVerilog,"
    ],
    "type": null,
    "url": [
      "http://systemverilog.org"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1972-04"
    ],
    "pages": [
      "399–402,"
    ],
    "title": [
      "R8.2 Logic Simulation Models [Breuer 1972",
      "A note on three valued logic simulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-21(4"
    ]
  },
  {
    "author": [
      {
        "family": "Techniques",
        "given": "Logic Simulation"
      },
      {
        "family": "Ulrich",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "R8.3"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1969",
      "1969-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "102–110,"
    ],
    "title": [
      "Exclusive simulation of activity in digital networks"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Hoover",
        "given": "N.E."
      },
      {
        "family": "Porter",
        "given": "E.H."
      },
      {
        "family": "Zasio",
        "given": "J.J."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automatic Conf"
    ],
    "date": [
      "1987",
      "1987-06"
    ],
    "pages": [
      "2–8,"
    ],
    "title": [
      "SSIM: A software levelized compiled-code simulator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Tessier",
        "given": "R."
      },
      {
        "family": "Dahl",
        "given": "M."
      },
      {
        "family": "Hanono",
        "given": "S.Z."
      },
      {
        "family": "Hoki",
        "given": "D.M."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "609–626,"
    ],
    "title": [
      "Logic emulation with virtual wires"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Beausoleil",
        "given": "W.F."
      },
      {
        "family": "Ng",
        "given": "T.-K."
      },
      {
        "family": "Palmer",
        "given": "H.R."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "issue": [
      "5,551,013. August 27"
    ],
    "title": [
      "Multiprocessor for Hardware Emulation, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Dai",
        "given": "W.-J."
      },
      {
        "family": "L. Galbiati",
        "given": "J.Varghese",
        "suffix": "III"
      },
      {
        "family": "Sample",
        "given": "D.V.BuiS P."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1995",
      "1995-09-19"
    ],
    "issue": [
      "5,452,239"
    ],
    "title": [
      "Method of Removing Gated Clocks from the Clock Nets of a Netlist for Timing Sensitive Implementation of the Netlist in a Hardware Emulation System, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "1998",
      "1998-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "498–501,"
    ],
    "title": [
      "Routability improvement using dynamic interconnect architecture"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "literal": "Lin 2002] S. S.-P. Lin, and P.-S. Tseng"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2002-05-14"
    ],
    "issue": [
      "6,389,379"
    ],
    "title": [
      "Converification System and Method, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Sample",
        "given": "S.P."
      },
      {
        "family": "Bershteyn",
        "given": "M."
      },
      {
        "family": "Butts",
        "given": "M.R."
      },
      {
        "family": "Bauer",
        "given": "J.R."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1999",
      "1999-09-28"
    ],
    "issue": [
      "5,960,191"
    ],
    "title": [
      "Emulation System with Time-Multiplexed Interconnect, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Selvidge",
        "given": "C.W."
      },
      {
        "family": "Dahl",
        "given": "M.L."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1997",
      "1997-07-15"
    ],
    "issue": [
      "5,649,176"
    ],
    "title": [
      "Transition Analysis and Circuit Resynthesis Method and Device for Digital Circuit Modeling, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Tseng 2001] P.-S. Tseng, S. S.-P. Lin, and Q. K.-H. Shen"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2001-11-20"
    ],
    "issue": [
      "6,321,366"
    ],
    "title": [
      "Timing-Insensitive Glitch-Free Logic System and Method, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Varghese",
        "given": "J."
      },
      {
        "family": "Butts",
        "given": "M."
      },
      {
        "family": "Batcheller",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "1993",
      "1993-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "171–174,"
    ],
    "title": [
      "An efficient logic emulation system"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "literal": "Wang 2006] M. Y. Wang, S. Shei, and V. Chiu"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2006-10-03"
    ],
    "issue": [
      "7,117,143"
    ],
    "title": [
      "Clock Distribution in a Circuit Emulator, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "Chen 2003] T.-H. Chen, C. Luk, and C. C.-P. Chen"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "884–894,"
    ],
    "title": [
      "INDUCTWISE: Inductance-wise interconnect simulator and extractor"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hoer",
        "given": "C."
      },
      {
        "family": "Love",
        "given": "C."
      }
    ],
    "container-title": [
      "J. of Research of the National Bureau of Standards"
    ],
    "date": [
      "1965",
      "1965-04"
    ],
    "pages": [
      "127–137,"
    ],
    "title": [
      "Exact inductance equations for rectangular conductors with applications to more complicated geometries"
    ],
    "type": "article-journal",
    "volume": [
      "69C"
    ]
  },
  {
    "author": [
      {
        "literal": "Jain 2004] J. Jain, C.-K. Koh, and V. Balakrishnan"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "93–98,"
    ],
    "title": [
      "Fast simulation of VLSI interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Tsuk",
        "given": "M.J."
      },
      {
        "family": "White",
        "given": "J.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Microwave Theory and Techniques"
    ],
    "date": [
      "1994",
      "1994-09"
    ],
    "pages": [
      "1750–1758,"
    ],
    "title": [
      "FASTHENRY: A multipole-accelerated 3-D inductance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1991",
      "1991-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1447–1459,"
    ],
    "title": [
      "Fastcap: A multipole accelerated 3-D capacitance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "R.-B."
      },
      {
        "family": "Kuo",
        "given": "C.-N."
      },
      {
        "family": "Chang",
        "given": "K.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Microwave Theory and Techniques"
    ],
    "date": [
      "1992",
      "1992-02"
    ],
    "pages": [
      "263–270,"
    ],
    "title": [
      "Inductance and resistance computations for threedimensional multiconductor interconnect structures"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "C.P."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "container-title": [
      "IEEE Electronic Device Letters"
    ],
    "date": [
      "1982",
      "1982-12"
    ],
    "pages": [
      "391–393,"
    ],
    "title": [
      "A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-3(12"
    ]
  },
  {
    "author": [
      {
        "literal": "Zhong 2003] G. Zhong and C.-K. Koh"
      }
    ],
    "container-title": [
      "IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1349–1353,"
    ],
    "title": [
      "Exact closed form formula for partial mutual inductances of on-chip interconnects"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "literal": "Jain 2006] J. Jain, S. Cauley, C.-K. Koh, and V. Balakrishnan"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "422–427,"
    ],
    "title": [
      "SASIMI: Sparsity-aware simulation of interconnect-dominated circuits with nonlinear devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhu 2007] Z. Zhu, H. Peng, K. Rouz, M. Borah, C. K. Cheng, and E. S. Kuh"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "881–895,"
    ],
    "title": [
      "Two-stage Newton-Raphson method for transistor level simulation"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L.W."
      }
    ],
    "date": [
      "1975",
      "1975-05"
    ],
    "genre": [
      "Technical Report ERL-M520,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SPICE2: A computer program to simulate semiconductor circuits"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "literal": "Stackhouse 2008] B. Stackhouse"
      }
    ],
    "container-title": [
      "Proc. IEEE International Solid-State Circuits Conference"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "592–598,"
    ],
    "title": [
      "A 65nm 2-billion-transistor quad-core itanium processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "date": [
      "2008",
      "2008"
    ],
    "publisher": [
      "CHAPTER"
    ],
    "title": [
      "Synopsys"
    ],
    "type": "book",
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "G."
      },
      {
        "family": "Martin",
        "given": "G."
      },
      {
        "family": "Piziali",
        "given": "A."
      }
    ],
    "date": [
      "2007",
      "2007-02"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "ESL Design and Verification: A Prescription for Electronic System Level Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Bergeron 2000] J. Bergeron"
      }
    ],
    "date": [
      "2003-02"
    ],
    "edition": [
      "Second"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Writing Testbenches, Function Verification of HDL Models"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dempster",
        "given": "D."
      },
      {
        "family": "Stuart",
        "given": "M."
      }
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "Hampshire, UK"
    ],
    "note": [
      "Dempster 2002"
    ],
    "publisher": [
      "Third Edition, Teamwork International"
    ],
    "title": [
      "Verification Methodology Manual: Techniques for Verifying HDL Designs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Foster 2004] H. Foster, A. Krolnik, and D. Lacey"
      }
    ],
    "date": [
      "2004-05"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Assertion-Based Design, Second Edition"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gorden",
        "given": "M.J.C."
      },
      {
        "family": "Melham",
        "given": "T.F."
      }
    ],
    "date": [
      "1993",
      "1993-06"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Introduction to HOL: A Theorem Proving Environment for Higher Order Logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Granas 2003] A. Granas and J. Dugundji"
      }
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Fixed Point Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Huth 2004] M. Huth and M. Ryan"
      }
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Logic in Computer Science: Modelling and Reasoning about Systems, Second Edition"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "James",
        "given": "P."
      }
    ],
    "date": [
      "2003-10"
    ],
    "genre": [
      "[James 2003]"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Verification Plans: The Five-Day Verification Strategy for Modern Hardware Verification Languages"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "Nipkow 2002] T. Nipkow, L. C. Paulson, and M. Wenzel"
      }
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Berlin Heidelberg"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Isabelle/HOL: A Proof Assistant for Higher-Order Logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Palnitkar 2003a] S. Palnitkar"
      }
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Second Edition, Prentice Hall PTR"
    ],
    "title": [
      "VerilogW HDL: A Guide to Digital Design and Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Palnitkar 2003b] S. Palnitkar"
      }
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice Hall PTR"
    ],
    "title": [
      "Design Verification with e"
    ],
    "type": "book"
  },
  {
    "date": [
      "2004",
      "2004-10"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A. Piziali, Functional Verification Coverage Measurement and Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Prior",
        "given": "A.N."
      }
    ],
    "date": [
      "1957",
      "1957"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Clarendon Press"
    ],
    "title": [
      "Time and Modality"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Introduction"
      }
    ],
    "citation-number": [
      "R9.1"
    ],
    "date": [
      "1978",
      "1978"
    ],
    "location": [
      "Milwaukee, WI"
    ],
    "publisher": [
      "American Society for Quality Control"
    ],
    "title": [
      "ANSI/ASQC A3, Quality systems terminology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Bailey 2002] B. Bailey"
      }
    ],
    "date": [
      "2002-04"
    ],
    "title": [
      "The wake of the sleeping giant-verification, Scalable Verification Technical Publications"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Piziali 2006] A. Piziali"
      }
    ],
    "container-title": [
      "Proc. DesignCon"
    ],
    "date": [
      "2006-02"
    ],
    "note": [
      "R9.2 Verification Hierarchy"
    ],
    "pages": [
      "3– 2,"
    ],
    "title": [
      "Verification planning to functional closure of processor-based SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scafidi",
        "given": "C."
      },
      {
        "family": "Gibson",
        "given": "J.D."
      },
      {
        "family": "Bhatia",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Scafidi 2004"
    ],
    "pages": [
      "94–101,"
    ],
    "title": [
      "Validating the Itanium 2 exception control unit: A unit-level approach"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "literal": "Abdulla 2000] P. A. Abdulla, P. Bjesse, and N. Een"
      }
    ],
    "container-title": [
      "Proc. 6th Int. Conf. on Tools and Algorithms for the Construction and Analysis of Systems"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "411–425,"
    ],
    "title": [
      "Symbolic reachability analysis based on SAT solvers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      },
      {
        "family": "Cimatti",
        "given": "A."
      },
      {
        "family": "Clarke",
        "given": "E."
      },
      {
        "family": "Zhu",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. Workshop on Tools and Algorithms for the Construction and Analysis of Systems"
    ],
    "date": [
      "1999",
      "1999-03"
    ],
    "pages": [
      "193–207,"
    ],
    "title": [
      "Symbolic model checking without BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Brand 1993] D. Brand"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Designs"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "534–537,"
    ],
    "title": [
      "Verification of large synthesized designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "McMillan",
        "given": "K.L."
      },
      {
        "family": "Dill",
        "given": "D.L."
      },
      {
        "family": "Hwang",
        "given": "L.-J."
      }
    ],
    "container-title": [
      "Proc. IEEE Symp. on Logic in Computer Science"
    ],
    "date": [
      "1990",
      "1990-06"
    ],
    "pages": [
      "1–33,"
    ],
    "title": [
      "Symbolic model checking: 1020 states and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "Calypto Design Systems, SLEC System"
    ],
    "type": null,
    "url": [
      "http://www.calypto.com"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Emersion",
        "given": "E.A."
      },
      {
        "family": "Sistla",
        "given": "A.P."
      }
    ],
    "container-title": [
      "ACM Trans. on Programming Languages and System"
    ],
    "date": [
      "1986",
      "1986-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "144–163,"
    ],
    "title": [
      "Automatic verification of finite state concurrent system using temporal logic specifications"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "date": [
      "1988",
      "1988-05"
    ],
    "genre": [
      "Technical Report No. 134,"
    ],
    "publisher": [
      "University of Cambridge, Computer Laboratory"
    ],
    "title": [
      "A. Cohn, Correctness properties of the VIPER block model: The second level"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "given": "Coq"
      }
    ],
    "container-title": [
      "The Coq Proof Assistant Reference Manual, version 7.4, INRIA"
    ],
    "date": [
      "2003",
      "2003-02"
    ],
    "title": [
      "The Coq Development Team"
    ],
    "type": "chapter",
    "url": [
      "http://coq.inria.fr/doc/main.html,"
    ]
  },
  {
    "author": [
      {
        "family": "Emerson",
        "given": "E.A."
      }
    ],
    "container-title": [
      "Handbook of Theoretical Computer Science"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "pages": [
      "996–1072,"
    ],
    "title": [
      "Temporal and modal logic"
    ],
    "type": "chapter",
    "volume": [
      "B, Elsevier"
    ]
  },
  {
    "author": [
      {
        "literal": "Goldberg 2000] E. Goldberg, M. Prasad, and R. Brayton"
      }
    ],
    "container-title": [
      "Proc. Int. Workshop on Logic Synthesis"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "185–191,"
    ],
    "title": [
      "Using SAT for combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.-Y."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Chen",
        "given": "K.-C."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2000",
      "2000-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "443–464,"
    ],
    "title": [
      "AQUILA: An Equivalence Checking System for Large Sequential Designs"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Joyce",
        "given": "J.J."
      },
      {
        "family": "Birtwistle",
        "given": "G."
      },
      {
        "family": "Gordon",
        "given": "M."
      }
    ],
    "date": [
      "1986",
      "1986"
    ],
    "genre": [
      "Technical Report No. 134,"
    ],
    "publisher": [
      "University of Cambridge, Computer Laboratory"
    ],
    "title": [
      "Proving a computer correct in higher order logic"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "literal": "Kaufmann 2002] M. Kaufmann and J. Moore"
      }
    ],
    "container-title": [
      "A Companion to Philosophical Logic"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Blackwell Publishers"
    ],
    "pages": [
      "724–741,"
    ],
    "title": [
      "A computational logic for applicative common lisp"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kripke",
        "given": "S.A."
      }
    ],
    "container-title": [
      "Acta Philosophica Fennica"
    ],
    "date": [
      "1963",
      "1963-08"
    ],
    "pages": [
      "83–94,"
    ],
    "title": [
      "Semantic consideration on modal logic, in Proc. A Colloquium: Model and Many Valued Logic"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "given": "H.A.N.N.I.B.A.L."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-11"
    ],
    "pages": [
      "538–543,"
    ],
    "title": [
      "An efficient tool for logic verification based on recursive learning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lu 2003] F. Lu, L.-C. Wang, K.-T. Cheng, and R. C.-Y. Huang."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe Conf"
    ],
    "date": [
      "2003-03"
    ],
    "pages": [
      "892–897,"
    ],
    "title": [
      "A circuit SAT solver with signal correlation guided learning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Martin 2004] A. Martin"
      }
    ],
    "container-title": [
      "Elsevier Electronic Notes in Theoretical Computer Science"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–11,"
    ],
    "title": [
      "Adequate sets of temporal connectives in CTL"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "date": [
      "1992",
      "1992"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "SCS, Carnegie Mellon University"
    ],
    "title": [
      "Symbolic Model Checking—An Approach to the State Explosion Problem"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Melham",
        "given": "T.F."
      }
    ],
    "container-title": [
      "VLSI Specification, Verification, and Synthesis"
    ],
    "date": [
      "1988",
      "1988"
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "129–157,"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Abstraction mechanisms for hardware verification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Owicki",
        "given": "S."
      },
      {
        "family": "Lamport",
        "given": "L."
      }
    ],
    "container-title": [
      "ACM Trans. on Programming Languages and Systems"
    ],
    "date": [
      "1982",
      "1982-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "455–495,"
    ],
    "title": [
      "Proving liveness properties of concurrent programs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Owre",
        "given": "S."
      },
      {
        "family": "Rushby",
        "given": "J.M."
      },
      {
        "family": "Shankar",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. 11th Int. Conf. on Automated Deduction (CADE"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "748–752,"
    ],
    "title": [
      "PVS: A prototype verification system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saaltink",
        "given": "M."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "genre": [
      "Technical Report TR-97-5493-06,"
    ],
    "location": [
      "ORA, Canada"
    ],
    "title": [
      "The Z/EVES Users Guide"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bai",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "L."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. Int. Workshop on High Level Design Validation and Test"
    ],
    "date": [
      "2003-11"
    ],
    "note": [
      "R9.6 Advanced Research [Bai 2003"
    ],
    "pages": [
      "11–16,"
    ],
    "title": [
      "Software-based self-test for crosstalk in processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Bose 2001] M. Bose, J. Shin, E. M. Rudnick, T. Dukes, and M. Abadir"
      }
    ],
    "container-title": [
      "Proc. 2001 Congress on Evolutionary Computation"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "442–448,"
    ],
    "title": [
      "A genetic approach to automatic bias generation for biased random instruction generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2003] L. Chen, S. Ravi, A. Raghunathan, and S. Dey"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "548–553,"
    ],
    "title": [
      "A scalable software-based self-test methodology for programmable processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Fine 2003] S. Fine and A. Ziv"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "286–291,"
    ],
    "title": [
      "Coverage directed test generation for functional verification using Bayesian networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Fine 2006] S. Fine, A. Freund, I. Jaeger, Y. Mansour, Y. Naveh, and A. Ziv"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1344–1355,"
    ],
    "title": [
      "Harnessing machine learning to improve the success rate of stimuli generation"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "literal": "Ganai 2001] M. Ganai, P. Yalagandula, A. Aziz, A. Kuehlmann, and V. Singhal"
      }
    ],
    "container-title": [
      "J. of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "11–27,"
    ],
    "title": [
      "SIVA: A system for coverage-directed state space search"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Geist",
        "given": "D."
      },
      {
        "family": "Farkas",
        "given": "M."
      },
      {
        "family": "Landver",
        "given": "A."
      },
      {
        "family": "Lichtenstein",
        "given": "Y."
      },
      {
        "family": "Ur",
        "given": "S."
      },
      {
        "family": "Wolfsthal",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Formal Methods in Computer-Aided Design"
    ],
    "date": [
      "1996",
      "1996-11"
    ],
    "pages": [
      "143–158,"
    ],
    "title": [
      "Coveragedirected test generation using symbolic techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guttman",
        "given": "J.D."
      }
    ],
    "date": [
      "1991",
      "1991-03"
    ],
    "genre": [
      "Technical Report M91-19,"
    ],
    "publisher": [
      "the MITRE Corporation"
    ],
    "title": [
      "A proposed interface logic for verification environments"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "literal": "Hazelhurst 2002] S. Hazelhurst, G. Kamhi, O. Weissberg, and L. Fix"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "111–116,"
    ],
    "title": [
      "A hybrid verification approach: Getting deep into the design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R.C."
      },
      {
        "family": "Yang",
        "given": "C.H."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      },
      {
        "family": "Dill",
        "given": "D.L."
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1995",
      "1995-05"
    ],
    "pages": [
      "404–413,"
    ],
    "title": [
      "Architecture validation for processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2001",
      "2001-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "381–391,"
    ],
    "title": [
      "Using word-level ATPG and modular arithmetic constraint-solving techniques"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Iwashita",
        "given": "H."
      },
      {
        "family": "Kowatari",
        "given": "S."
      },
      {
        "family": "Nakata",
        "given": "T."
      },
      {
        "family": "Hirose",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-11"
    ],
    "pages": [
      "580–583,"
    ],
    "title": [
      "Automatic test program generation for pipelined processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "J.-Y."
      },
      {
        "family": "Qadeer",
        "given": "S."
      },
      {
        "family": "Kaufmann",
        "given": "M."
      },
      {
        "family": "Pixley",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997-01",
      "1997-06"
    ],
    "pages": [
      "173–177,"
    ],
    "title": [
      "Formal verification of FIRE: A case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joyce",
        "given": "J.J."
      },
      {
        "family": "Seger",
        "given": "C.H."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1993",
      "1993-06"
    ],
    "pages": [
      "469–474,"
    ],
    "title": [
      "Linking BDD-based symbolic evaluation to interactive theorem-proving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lai 2000] W.-C. Lai, A. Krstic, and K.-T. Cheng"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "6–14,"
    ],
    "title": [
      "Functionally testable path delay faults on a microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "literal": "Mishra 2005] P. Mishra and N. Dutt"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe Conf"
    ],
    "date": [
      "2005-03"
    ],
    "pages": [
      "678–683,"
    ],
    "title": [
      "Functional coverage driven test generation for validation of pipelined processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moondanos",
        "given": "D."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      },
      {
        "family": "Hoskote",
        "given": "Y.V."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1998",
      "1998-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–14,"
    ],
    "title": [
      "Abstraction techniques for validation coverage analysis and test generation"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "literal": "Shyam 2006] S. Shyam and V. Bertacco"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design, Automation and Test in Europe Conf"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "1211–1216,"
    ],
    "title": [
      "Distance-guided hybrid verification with GUIDO"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Tasiran 2001] S. Tasiran, F. Fallah, D. G. Chinnery, S. J. Weber, and K. Keutzer"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2001-09"
    ],
    "pages": [
      "82–88,"
    ],
    "title": [
      "A functional validation technique: Biased-random simulation guided by observability-based coverage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ur",
        "given": "S."
      },
      {
        "family": "Yadin",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "175–180,"
    ],
    "title": [
      "Micro architecture coverage directed generation of test programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Vedula 2004] V. M. Vedula, W. J. Townhead, and J. A. Abraham"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on VLSI Design"
    ],
    "date": [
      "2004-01"
    ],
    "pages": [
      "591–596,"
    ],
    "title": [
      "Program slicing for ATPG-based property checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "note": [
      "Wagner 2005"
    ],
    "pages": [
      "783–788,"
    ],
    "title": [
      "StressTest: An automatic approach to test generation via activity monitors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wen 2006] H.-P. Wen, L.-C. Wang, and K.-T. Cheng"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1–9,"
    ],
    "title": [
      "Simulation-based functional test generation for embedded processors"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "literal": "Wen 2007] H.-P. Wen, L.-C. Wang, and J. Bhadra"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "250–257,"
    ],
    "title": [
      "An incremental learning framework for estimating signal controllability in unit-level verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C.H."
      },
      {
        "family": "Dill",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. ACM/ IEEE Design Automation Conf"
    ],
    "date": [
      "1998",
      "1998-06"
    ],
    "note": [
      "This page intentionally left blank CHAPTER"
    ],
    "pages": [
      "599–604,"
    ],
    "title": [
      "Validation with guided search of the state space"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lawler",
        "given": "E.L."
      }
    ],
    "date": [
      "1976",
      "1976"
    ],
    "editor": [
      {
        "family": "Holt",
        "given": "Rinehart"
      },
      {
        "given": "Winston"
      }
    ],
    "location": [
      "New York"
    ],
    "title": [
      "Combinatorial Optimization: Networks and Matroids"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Singapore"
    ],
    "publisher": [
      "World Scientific"
    ],
    "title": [
      "VLSI Physical Design Automation: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Third Edition, Kluwer Academic"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Leong",
        "given": "H.W."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "date": [
      "1988",
      "1988"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Simulated Annealing for VLSI Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2000-04"
    ],
    "note": [
      "R10.1 Introduction [Kahng 2000"
    ],
    "pages": [
      "207–213,"
    ],
    "title": [
      "Classical floorplanning harmful?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1982",
      "1982-06"
    ],
    "pages": [
      "261–267,"
    ],
    "title": [
      "Automatic floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Wu",
        "given": "S.-W."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2000-06"
    ],
    "note": [
      "R10.2 Simulated Annealing Approach [Chang 2000"
    ],
    "pages": [
      "458–463,"
    ],
    "title": [
      "B*-trees: a new representation for non-slicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "C.-K.Cheng"
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "–",
      "268–273,"
    ],
    "title": [
      "An O-tree representation of non-slicing floorplan and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hilton",
        "given": "P."
      },
      {
        "family": "Pederson",
        "given": "J."
      }
    ],
    "container-title": [
      "Math. Intelligencer"
    ],
    "date": [
      "1991",
      "1991-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "64–75,"
    ],
    "title": [
      "Catalan numbers, their generalization, and their uses"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Huang",
        "given": "G."
      },
      {
        "family": "Cai",
        "given": "Y."
      },
      {
        "family": "Gu",
        "given": "J."
      },
      {
        "family": "Dong",
        "given": "S."
      },
      {
        "family": "Cheng",
        "given": "C.-K."
      },
      {
        "family": "Gu",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2000",
      "2000-11"
    ],
    "pages": [
      "8–13,"
    ],
    "title": [
      "Corner block list: An effective and efficient topological representation of non-slicing floorplan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983",
      "1983-05-13"
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680,"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "literal": "Lin 2001] J.-M. Lin and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "764–769,"
    ],
    "title": [
      "TCG: A transitive closure graph based representation for general floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lin 2002] J.-M. Lin and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "842–847,"
    ],
    "title": [
      "TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lin 2003] J.-M. Lin, Y.-W. Chang, and S.-P. Lin"
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "2003-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "679–686,"
    ],
    "title": [
      "Corner sequence: A P-admissible floorplan representation with a worst case linear-time packing scheme"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajatani",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1995",
      "1995-11"
    ],
    "pages": [
      "472–479,"
    ],
    "title": [
      "Rectangle packing based module placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1982",
      "1982-06"
    ],
    "pages": [
      "261–267,"
    ],
    "title": [
      "Automatic floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "1983",
      "1983-11"
    ],
    "pages": [
      "499–502,"
    ],
    "title": [
      "Efficient floorplan optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design Automation Conf"
    ],
    "date": [
      "1986",
      "1986-06"
    ],
    "pages": [
      "432–439,"
    ],
    "title": [
      "TimberWolf3.2: A new standard cell placement and global routing package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design Automation Conf"
    ],
    "date": [
      "1988",
      "1988-06"
    ],
    "pages": [
      "73–80,"
    ],
    "title": [
      "Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Shen 2003] C. Shen and C. Chu"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1354–1361,"
    ],
    "title": [
      "Bounds on the number of slicing, mosaic and general floorplans"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Stockmeyer",
        "given": "L."
      }
    ],
    "container-title": [
      "Information and Control"
    ],
    "date": [
      "1983",
      "May/June 1983"
    ],
    "issue": [
      "2-3"
    ],
    "pages": [
      "91–101,"
    ],
    "title": [
      "Optimal orientations of cells in slicing floorplan designs"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2001-01"
    ],
    "genre": [
      "[Tang 2001]"
    ],
    "pages": [
      "521–526,"
    ],
    "title": [
      "FAST-SP: A fast algorithm for block placement based on sequence pair"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1986",
      "1986-06"
    ],
    "pages": [
      "101–107,"
    ],
    "title": [
      "A new algorithm for floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Young 2003] E. F.-Y. Young, C. C.-N. Chu, and Z. C. Shen"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "457–469,"
    ],
    "title": [
      "Twin binary sequences: A non-redundant representation for general non-slicing floorplan"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "literal": "Zhou 2004] H. Zhou and J. Wang"
      }
    ],
    "container-title": [
      "IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "572–575,"
    ],
    "title": [
      "ACG-adjacent constraint graph for general floorplans in Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Approach",
        "given": "Analytical"
      }
    ],
    "citation-number": [
      "R10.3"
    ],
    "date": [
      "2008",
      "2008"
    ],
    "note": [
      "GLPK (GNU Linear Programming Kit),"
    ],
    "type": null,
    "url": [
      "http://www.gnu.org/software/glpk/,"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "ILOG 2008] ILOG CPLEX,"
    ],
    "type": null,
    "url": [
      "http://www.ilog.com/products/cplex/,"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "genre": [
      "[LINDO 2008]"
    ],
    "publisher": [
      "LINDO System Inc"
    ],
    "type": null,
    "url": [
      "http://www.lindo.com/,"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "lp_solve] lp_solve,"
    ],
    "type": null,
    "url": [
      "http://tech.groups.yahoo.com/group/lp_solve/,"
    ]
  },
  {
    "author": [
      {
        "family": "Sutanthavibul",
        "given": "S."
      },
      {
        "family": "Shragowitz",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "J.B."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits an Systems"
    ],
    "date": [
      "1991",
      "1991-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "761–769,"
    ],
    "title": [
      "An analytical approach to floorplan design and optimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "Zhan 2006] Y. Zhan, Y. Feng, and S. S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "771–776,"
    ],
    "title": [
      "A fixed-die floorplanning algorithm using an analytical approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adya",
        "given": "S.N."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "2003-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1120–1135,"
    ],
    "title": [
      "R10.4 Modern Floorplanning Considerations [Adya 2003",
      "Fixed-outline floorplanning: enabling hierarchical design"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Devgan",
        "given": "A."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "588–593,"
    ],
    "title": [
      "Wire segmenting for improved buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Wu",
        "given": "G.-M."
      },
      {
        "family": "Wu",
        "given": "S.-W."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2000",
      "2000-06"
    ],
    "pages": [
      "458–463,"
    ],
    "title": [
      "B*-trees: A new representation for non-slicing floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2005a] T.-C. Chen and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "104–112,"
    ],
    "title": [
      "Modern floorplanning based on fast simulated annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2005b] T.-C. Chen, Y.-W. Chang, and S.-C. Lin"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "159–164,"
    ],
    "title": [
      "IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2006] T.-C. Chen and Y.-W. Chang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "637–650,"
    ],
    "title": [
      "Modern floorplanning based on B*-tree and fast simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Chi 2003] J.-C. Chi and M. C. Chi"
      }
    ],
    "container-title": [
      "Chung Yuan Journal"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–75,"
    ],
    "title": [
      "A block placement algorithm for VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "literal": "Cho 2006] M. Cho, H. Shin, and D. Z. Pan"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "765–770,"
    ],
    "title": [
      "Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Khoo",
        "given": "K.-Y."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Pan",
        "given": "Z."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1997",
      "1997-11"
    ],
    "pages": [
      "478–485,"
    ],
    "title": [
      "Interconnect design for deep submicron ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kong",
        "given": "T."
      },
      {
        "family": "Pan",
        "given": "D.Z."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1999",
      "1999-11"
    ],
    "pages": [
      "358–363,"
    ],
    "title": [
      "Buffer block planning for interconnect-driven floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 2004] J. Cong, J. Wei, and Y. Zhang"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "306–313,"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 2005] J. Cong, M. Romesis, and J. R. Shinnerl"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "1119–1122,"
    ],
    "title": [
      "Fast floorplanning by look-ahead enabled recursive bipartitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Jagannathan 2005] A. Jagannathan, H. H. Yang, K. Konigsfeld, D. Milliron, M. Mohan, Mi. Romesis, G. Reinman, and J. Cong"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "8–15,"
    ],
    "title": [
      "Microarchitecture evaluation with floorplanning and interconnect pipelining"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kawai 2005] H. Kawai and K. Fujiyoshi"
      }
    ],
    "container-title": [
      "Proc. Workshop on Circuits and Systems in Karuizawa"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "199–204,"
    ],
    "title": [
      "3D-block packing using a tree representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Law 2005] J. H. Y. Law and E. F. Y. Young"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "113–120,"
    ],
    "title": [
      "Multi-bend bus driven floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lee 2003] H.-C. Lee, Y.-W. Chang, J.-M. Hsu, and H. H. Yang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "812–817,"
    ],
    "title": [
      "Multilevel floorplanning/placement for large-scale modules using B*-trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lin 2001] S. Lin and N. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "651–654,"
    ],
    "title": [
      "Challenges in power-ground integrity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-T."
      },
      {
        "family": "Chen",
        "given": "D.-S."
      },
      {
        "family": "Wang",
        "given": "Y.-W."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2004-01"
    ],
    "note": [
      "Lin 2004"
    ],
    "pages": [
      "42–44,"
    ],
    "title": [
      "Robust fixed-outline floorplanning through evolutionary search"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.-W."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Liu 2007"
    ],
    "pages": [
      "693–704,"
    ],
    "title": [
      "Power/ground network and floorplan co-synthesis for fast design convergence"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "Ma 2007] Y. Ma, Z. Li, J. Cong, X. Hong, G. Reinman, S. Dong, and Q. Zhou"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "920–925,"
    ],
    "title": [
      "Micro-architecture pipelining optimization with throughput-aware floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Fujiyoshi",
        "given": "K."
      },
      {
        "family": "Murata",
        "given": "H."
      },
      {
        "family": "Kajatani",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1996",
      "1996-11"
    ],
    "pages": [
      "261–267,"
    ],
    "title": [
      "Module placement on BSG-structure and IC layout applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wu 2004] S.-W. Wu and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "177–180,"
    ],
    "title": [
      "Efficient power/ground network analysis for power integritydriven design methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wu 2005] J.-Y. Wu, T.-C. Chen, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "1188–1191,"
    ],
    "title": [
      "SoC test scheduling using the B*-tree based floorplanning technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Xiang 2003] H. Xiang, X. Tang, and M. D. F. Wong"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "66–73,"
    ],
    "title": [
      "Bus-driven floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "J.Z."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Design Automation Conf"
    ],
    "date": [
      "2008-06"
    ],
    "note": [
      "634 CHAPTER 10 Floorplanning [Yan 2008"
    ],
    "title": [
      "DeFer: Deferred decision making enabled fixed-outline floorplanner"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yamazaki 2003] H. Yamazaki, K. Sakanushi, S. Nakatake, and Y. Kajitani"
      }
    ],
    "container-title": [
      "IEICE Trans. on Fundamentals of Electronics, Communications and Computer"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "639–645,"
    ],
    "title": [
      "The 3D-packing by meta data structure and packing heuristics"
    ],
    "type": "article-journal",
    "volume": [
      "E82-A(4"
    ]
  },
  {
    "author": [
      {
        "literal": "Yuh 2004a] P.-H. Yuh, C.-L. Yang, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "300–305,"
    ],
    "title": [
      "Temporal floorplanning using the T-tree representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yuh 2004b] P.-H. Yuh, C.-L. Yang, Y.-W. Chang, and H.-L. Chen"
      }
    ],
    "container-title": [
      "Proc. IEEE Asia and South Pacific Conf. on Circuits and Systems"
    ],
    "date": [
      "2004-01"
    ],
    "pages": [
      "725–730,"
    ],
    "title": [
      "Temporal floorplanning using 3D-subTCG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yuh 2006] P-H. Yuh, C.-L. Yang, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc of ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "931–934,"
    ],
    "title": [
      "Placement of digital microfluidic biochips using the T-tree formulation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yim",
        "given": "J.-S."
      },
      {
        "family": "Bae",
        "given": "S.-O."
      },
      {
        "family": "Kyung",
        "given": "C.-M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "766–771,"
    ],
    "title": [
      "A floorplan-based planning methodology for power and clock distribution in ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhou 2004] H. Zhou and J. Wang"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "2004-10"
    ],
    "note": [
      "R10.5 Concluding Remarks"
    ],
    "pages": [
      "572–575,"
    ],
    "title": [
      "ACG–adjacent constraint graph for general floorplans"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhan 2006] Y. Zhan, Feng, and S. S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "771–776,"
    ],
    "title": [
      "A fixed-die floorplanning algorithm using an analytical approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arrow",
        "given": "K."
      },
      {
        "family": "Huriwicz",
        "given": "L."
      },
      {
        "family": "Uzawa",
        "given": "H."
      }
    ],
    "date": [
      "1958",
      "1958"
    ],
    "location": [
      "Stanford, CA"
    ],
    "publisher": [
      "Stanford University Press"
    ],
    "title": [
      "Studies in Nonlinear Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Evans 2002] L. C. Evans"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Providence, RI"
    ],
    "publisher": [
      "American Mathematical Society"
    ],
    "title": [
      "Partial Differential Equations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979",
      "1979"
    ],
    "location": [
      "Freeman, New York"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Luenberger",
        "given": "D.G."
      }
    ],
    "date": [
      "1984",
      "1984"
    ],
    "edition": [
      "second"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Linear and Nonlinear Programming"
    ],
    "type": "book"
  },
  {
    "date": [
      "2007",
      "2007"
    ],
    "editor": [
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Modern Circuit Placement—Best Practices and Results"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      },
      {
        "family": "Stockmeyer",
        "given": "L."
      }
    ],
    "container-title": [
      "Proc. ACM Symp. on Theory of Computing"
    ],
    "date": [
      "1974",
      "1974-04"
    ],
    "pages": [
      "47–63,"
    ],
    "title": [
      "Some simplified NP-complete problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Wong",
        "given": "Y.-C."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "R11.2 Problem Formulations [Chu 2008"
    ],
    "pages": [
      "70–83,"
    ],
    "title": [
      "FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Guibas",
        "given": "L.J."
      },
      {
        "family": "Stolfi",
        "given": "J."
      }
    ],
    "container-title": [
      "Information Processing Letters"
    ],
    "date": [
      "1983",
      "1983-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "219–223,"
    ],
    "title": [
      "On computing all northeast nearest neighbors in the L1 metric"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "F.K."
      }
    ],
    "container-title": [
      "SIAM J. of Applied Mathematics"
    ],
    "date": [
      "1976",
      "1976-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "104–114,"
    ],
    "title": [
      "On Steiner minimal trees with rectilinear distance"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "literal": "Agnihotri 2003] A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "307–310,"
    ],
    "title": [
      "Fractional cut: Improved recursive bisection placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Huang",
        "given": "J.-H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "530–533,"
    ],
    "title": [
      "Multilevel circuit partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Breuer 1977a] M. A. Breuer"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1977-06"
    ],
    "pages": [
      "284–290,"
    ],
    "title": [
      "A class of min-cut placement algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Breuer 1977b] M. A. Breuer, Min-cut placement"
      }
    ],
    "container-title": [
      "J. of Design Automation and Fault Tolerant Computing"
    ],
    "date": [
      "1977-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "343–382,"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "literal": "Caldwell 2000] A. E. Caldwell, A. B. Kahng, and I. L. Markov"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "477–482,"
    ],
    "title": [
      "Can recursive bisection produce routable placements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A.E."
      },
      {
        "family": "Kernighan",
        "given": "B.W."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1985",
      "1985-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "92–98,"
    ],
    "title": [
      "A procedure for placement of standard-cell VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1982",
      "1982-06"
    ],
    "pages": [
      "175–181,"
    ],
    "title": [
      "A linear-time heuristic for improving network partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "container-title": [
      "Application in VLSI domain, in Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "526–529,"
    ],
    "title": [
      "Multilevel hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yildiz 2001a] M. C. Yildiz and P. H. Madden"
      }
    ],
    "container-title": [
      "Proc. 11th ACM Great Lakes Symp. on VLSI"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "68–72,"
    ],
    "title": [
      "Global objectives for standard cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yildiz 2001b] M. C. Yildiz and P. H. Madden"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "776–779,"
    ],
    "title": [
      "Improved cut sequences for partitioning based placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Nam",
        "given": "G.-J."
      },
      {
        "family": "Reda",
        "given": "S."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "note": [
      "Alpert 2005"
    ],
    "pages": [
      "200–207,"
    ],
    "title": [
      "A semi-persistent clustering technique for VLSI circuit placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Brenner 2005] U. Brenner and M. Struzyna"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "591–596,"
    ],
    "title": [
      "Faster and better global placement by a new transportation algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chan 2005] T. Chan, J. Cong, and K. Sze"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "185–192,"
    ],
    "title": [
      "Multilevel generalized force-directed method for circuit placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2006] T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "187–192,"
    ],
    "title": [
      "A high quality analytical placer considering preplaced blocks and density constraint"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eisenmann",
        "given": "H."
      },
      {
        "family": "Johannes",
        "given": "F."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1998",
      "1998-06"
    ],
    "note": [
      "684 CHAPTER 11 Placement"
    ],
    "pages": [
      "269–274,"
    ],
    "title": [
      "Generic global placement and floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Hu 2002] B. Hu and M. Marek-Sadowska"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2002-04"
    ],
    "pages": [
      "161–166,"
    ],
    "title": [
      "FAR: Fixed-points addition and relaxation based placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kahng 2004] A. B. Kahng and Q. Wang"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "18–25,"
    ],
    "title": [
      "Implementation and extensibility of an analytical placer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kahng 2005] A. B. Kahng and Q. Wang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2005-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "734–747,"
    ],
    "title": [
      "Implementation and extensibility of an analytic placer"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "container-title": [
      "Application in VLSI domain, in Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "526–529,"
    ],
    "title": [
      "Multilevel hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kleinhans",
        "given": "J."
      },
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1991",
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "356–365,"
    ],
    "title": [
      "GORDIAN: VLSI placement by quadratic programming and slicing optimization"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "Kowarschik 2001] M. Kowarschik and C. Weib"
      }
    ],
    "container-title": [
      "Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "425–430,"
    ],
    "title": [
      "DiMEPACK—a cache-optimized multigrid library"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Mo 2000] F. Mo, A. Tabbara, and R. Brayton"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "177–180,"
    ],
    "title": [
      "A force-directed macro-cell placer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Nam 2006] G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. Kahng"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "678–691,"
    ],
    "title": [
      "A fast hierarchical quadratic placement algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "literal": "Naylor 2001] W. Naylor"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6,301,693. Oct. 9"
    ],
    "title": [
      "Non-linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Quinn",
        "given": "N.R."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1975",
      "1975-06"
    ],
    "pages": [
      "173–178,"
    ],
    "title": [
      "The placement problem as viewed from the physics of classical mechanics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1991",
      "1991-06"
    ],
    "pages": [
      "427–431,"
    ],
    "title": [
      "Analytical placement: A linear or a quadratic objective function"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Spindler 2006] P. Spindler and F. Johannes"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "179–186,"
    ],
    "title": [
      "Fast and robust quadratic placement combined with an exact linear net model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Viswanathan 2004] N. Viswanathan and C. Chu"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "26–33,"
    ],
    "title": [
      "FastPlace: Efficient analytical placement by use of cell shifting, iterative local refinement and a hybrid net model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Viswanathan 2007a] N. Viswanathan, M. Pan, and C. Chu"
      }
    ],
    "container-title": [
      "Modern Circuit Placement—Best Practices and Results"
    ],
    "date": [
      "2007"
    ],
    "editor": [
      {
        "family": "Nam",
        "given": "Gi-Joon"
      },
      {
        "family": "Cong",
        "given": "Jason"
      }
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "193–228,"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "FastPlace: An efficient multilevel forcedirected placement algorithm"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Viswanathan 2007b] N. Viswanathan, G.-J. Nam, C. Alpert, P. Villarrubia, H. Ren, and C. Chu"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "453–458,"
    ],
    "title": [
      "RQL: Global placement via relaxed quadratic spreading and linearization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vygen",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "746–751,"
    ],
    "title": [
      "Algorithms for large-scale flat placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiu",
        "given": "Z."
      },
      {
        "family": "Ma",
        "given": "J.D."
      },
      {
        "family": "Fowler",
        "given": "S.M."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "[Xiu 2004]"
    ],
    "note": [
      "R11.6 Legalization"
    ],
    "pages": [
      "351–356,"
    ],
    "title": [
      "Large-scale placement by grid-warping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "D."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2002-04-09"
    ],
    "genre": [
      "[Hill 2002]"
    ],
    "issue": [
      "6,370,673"
    ],
    "title": [
      "Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Khatkhate",
        "given": "A."
      },
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Agnihotri",
        "given": "A.R."
      },
      {
        "family": "Yildiz",
        "given": "M.C."
      },
      {
        "family": "Ono",
        "given": "S."
      },
      {
        "family": "Koh",
        "given": "C.K."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2004",
      "2004-04"
    ],
    "pages": [
      "84–89,"
    ],
    "title": [
      "Recursive bisection based mixed block placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Ren 2005] H. Ren, D. Z. Pan, C. Alpert, and P. Villarrubia"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "515–520,"
    ],
    "title": [
      "Diffusion-based placement migration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Agnihotri 2003] A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "307–310,"
    ],
    "title": [
      "Fractional cut: Improved recursive bisection placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Caldwell 2000] A. E. Caldwell, A. B. Kahng, and I. L. Markov"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1304–1314,"
    ],
    "title": [
      "Optimal partitioners and end-case placers for standard-cell layout"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      },
      {
        "family": "Antreich",
        "given": "K.J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1189–1200,"
    ],
    "title": [
      "Iterative placement improvement by network flow methods"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Circuits and Systems"
    ],
    "date": [
      "1981",
      "1981-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–18,"
    ],
    "title": [
      "An efficient algorithm for the two-dimensional placement problem in electrical circuit layout"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "literal": "Pan 2005] M. Pan, N. Viswanathan, and C. Chu"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "48–55,"
    ],
    "title": [
      "An efficient and effective detailed placement algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Adya 2004] S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "550–557,"
    ],
    "title": [
      "Unification of partitioning, floorplanning and placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C.J."
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "1998",
      "1998-04"
    ],
    "pages": [
      "80–85,"
    ],
    "title": [
      "The ISPD98 Circuit Benchmark Suite"
    ],
    "type": "paper-conference",
    "url": [
      "http://vlsicad.ucsd.edu/UCLAWeb/cheese/ispd98.html."
    ]
  },
  {
    "author": [
      {
        "literal": "Caldwell 2002] A. E. Caldwell, A. B. Kahng, and I. L. Markov"
      }
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "72–81,"
    ],
    "title": [
      "Toward CAD-IP reuse: The MARCO GSRC bookshelf of fundamental CAD algorithms"
    ],
    "type": "chapter",
    "url": [
      "http://www.gigascale.org/bookshelf/."
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.-C."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xie",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2003-01"
    ],
    "note": [
      "Chang 2003"
    ],
    "pages": [
      "621–627,"
    ],
    "title": [
      "Optimality and scalability study of existing placement algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "C."
      },
      {
        "family": "Kuh",
        "given": "E."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1984",
      "1984-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "218–225,"
    ],
    "title": [
      "Module placement based on resistive network optimization"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cohoon",
        "given": "J.P."
      },
      {
        "family": "Paris",
        "given": "W.D."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "956–964,"
    ],
    "title": [
      "Genetic placement"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "literal": "Cong 2005] J. Cong, J. R. Shinnerl, M. Xie, T. Kong, and X. Yuan"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronics Systems"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "389–430,"
    ],
    "title": [
      "Large-scale circuit placement"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "Hall 1970] K. M. Hall"
      }
    ],
    "container-title": [
      "Management Science"
    ],
    "date": [
      "1970-11"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "219–229,"
    ],
    "title": [
      "An r-dimensional quadratic placement algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "literal": "Nam 2005] G.-J. Nam, C. J. Alpert, P. Villarubbia, B. Winter, and M. Yildiz"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "216–220,"
    ],
    "title": [
      "The ISPD2005 placement contest and benchmark suite"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.sigda.org/ispd2005/contest.htm."
    ]
  },
  {
    "author": [
      {
        "literal": "Nam 2006] G.-J. Nam"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "167,"
    ],
    "title": [
      "The ISPD 2006 placement contest: Benchmark suite and results"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.sigda.org/ispd2006/contest.html."
    ]
  },
  {
    "author": [
      {
        "family": "Shahookar",
        "given": "K."
      },
      {
        "family": "Mazumder",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1990",
      "1990-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "500–511,"
    ],
    "title": [
      "A genetic approach to standard cell placement using metagenetic parameter optimization"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Shahookar",
        "given": "K."
      },
      {
        "family": "Mazumder",
        "given": "P."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1991",
      "1991-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "143–220,"
    ],
    "title": [
      "VLSI cell placement techniques"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "X."
      },
      {
        "family": "Choi",
        "given": "B.-K."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2002-04"
    ],
    "genre": [
      "[Yang 2002]"
    ],
    "pages": [
      "42–49,"
    ],
    "title": [
      "Routability-driven white space allocation for fixed-die standard-cell placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "M.L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1989",
      "1989-06"
    ],
    "note": [
      "This page intentionally left blank CHAPTER"
    ],
    "pages": [
      "412–417,"
    ],
    "title": [
      "A study of the applicability of Hopfield decision neural nets to VLSI CAD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979",
      "1979"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "H. Freeman & Co"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness, W"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Ho 2007] T.-Y. Ho, Y.-W. Chang, and S.-J. Chen"
      }
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Dordrecht, The Netherlands"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Full-Chip Nanometer Routing Techniques"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "746"
    ],
    "date": [
      "1985"
    ],
    "editor": [
      {
        "family": "Preparata",
        "given": "F.P."
      },
      {
        "family": "Shamos",
        "given": "M.I."
      }
    ],
    "location": [
      "Computational Geometry",
      "New York"
    ],
    "publisher": [
      "An Introduction, Springer-Verlag"
    ],
    "title": [
      "CHAPTER 12 Global and detailed routing [Preparata 1985"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Singapore"
    ],
    "publisher": [
      "World Scientific"
    ],
    "title": [
      "VLSI Physical Design Automation: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Saxena 2007] P. Saxena, R. S. Shelar, and S. S. Sapatnekar"
      }
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Routing Congestion in VLSI Circuits: Estimation and Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Problem Definition [Chen 2007a] T.-C. Chen and Y.-W. Chang"
      }
    ],
    "citation-number": [
      "R12.2"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1041–1053,"
    ],
    "title": [
      "Multilevel full-chip gridless routing with applications to optical proximity correction"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fang",
        "given": "J."
      },
      {
        "family": "Khoo",
        "given": "K.-Y."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1999",
      "2005-11"
    ],
    "pages": [
      "163–167,"
    ],
    "title": [
      "An implicit connection graph maze routing algorithm for eco routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qusterhout",
        "given": "J.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1984",
      "1984-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "87–100,"
    ],
    "title": [
      "Corner stitching: A data structuring technique for VLSI layout tools"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "S.Q."
      },
      {
        "family": "Lim",
        "given": "J.S."
      },
      {
        "family": "Iyengar",
        "given": "S.S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1996",
      "1996-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "103–110,"
    ],
    "title": [
      "Finding obstacle avoiding shortest paths using implicit connection graphs"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Routing",
        "given": "General-Purpose"
      },
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "R12.3"
    ],
    "container-title": [
      "IEEE Trans. on Electronic Computers"
    ],
    "date": [
      "1967",
      "1967-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "97–98,"
    ],
    "title": [
      "A modification of Lee’s path connection algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Clow",
        "given": "G.W."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1984",
      "1984-06"
    ],
    "pages": [
      "45–51,"
    ],
    "title": [
      "A global routing algorithm for general cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hadlock",
        "given": "F.O."
      }
    ],
    "container-title": [
      "Networks"
    ],
    "date": [
      "1977",
      "1977"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "323–334,"
    ],
    "title": [
      "A shortest path algorithm for grid graphs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "P.E."
      },
      {
        "family": "Nilsson",
        "given": "N.J."
      },
      {
        "family": "Raphael",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE Trans. on Systems Science and Cybernetics"
    ],
    "date": [
      "1968",
      "1968-07"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "100–107,"
    ],
    "title": [
      "A formal basis for the heuristic determination of minimum cost paths"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Hightower",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1969",
      "1969-06"
    ],
    "pages": [
      "1–24,"
    ],
    "title": [
      "A solution to line routing problems on the continuous plane"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "container-title": [
      "IRE Trans. on Electronic Computer"
    ],
    "date": [
      "1961",
      "1961"
    ],
    "pages": [
      "346–365,"
    ],
    "title": [
      "An algorithm for path connection and its application"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. Int. ACM Symp. on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995",
      "1995-02"
    ],
    "pages": [
      "111–117,"
    ],
    "title": [
      "PathFinder: A negotiation-based performance-driven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mikami",
        "given": "K."
      },
      {
        "family": "Tabuchi",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. Int. Federation for Information Processing"
    ],
    "date": [
      "1968",
      "1968-11"
    ],
    "pages": [
      "1475–1478,"
    ],
    "title": [
      "A computer program for optimal routing of printed circuit connectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Soukup",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1978",
      "1978-06"
    ],
    "note": [
      "R12.4 Global Routing"
    ],
    "pages": [
      "100–102,"
    ],
    "title": [
      "Fast maze router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abel",
        "given": "L.C."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1972",
      "1972-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1227–1233,"
    ],
    "title": [
      "On the ordering of connections for automatic wire routing"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "literal": "Chang 2008] Y.-J. Chang, Y.-T. Lee, and T.-C. Wang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2008-11"
    ],
    "pages": [
      "338–343,"
    ],
    "title": [
      "NTHU-Route 2.0: A Fast and Stable Global Router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.-M."
      },
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Young",
        "given": "F.Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Yang",
        "given": "H.H."
      },
      {
        "family": "Sherwani",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on computer-Aided Design"
    ],
    "date": [
      "1999",
      "1999-11"
    ],
    "pages": [
      "354–357,"
    ],
    "title": [
      "Integrated floorplanning and interconnect planning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cho 2007] M. Cho, K. Lu, K. Yuan, and D. Z. Pan"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "503–508,"
    ],
    "title": [
      "BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cho 2006] M. Cho, D. Z. Pan, H. Xiang, and R. Puri"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "487–492,"
    ],
    "title": [
      "Wire density driven global routing for CMP variation and timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE/ ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "note": [
      "Chu 2004"
    ],
    "pages": [
      "696–701,"
    ],
    "title": [
      "FLUTE: fast lookup table based wirelength estimation technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "container-title": [
      "SIAM Journal Applied Mathematics"
    ],
    "date": [
      "1977",
      "1977-06"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "826–834,"
    ],
    "title": [
      "The rectilinear Steiner tree problem is NP-complete"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hanan",
        "given": "M."
      }
    ],
    "container-title": [
      "SIAM Journal on Applied Mathematics"
    ],
    "date": [
      "1966",
      "1966-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "255–265,"
    ],
    "title": [
      "On Steiner’s problem with rectilinear distance"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "J.-M."
      },
      {
        "family": "Vijayan",
        "given": "C.K."
      },
      {
        "family": "Wong",
        "given": "C.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1990",
      "1990-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "185–193,"
    ],
    "title": [
      "New algorithms for the rectilinear Steiner tree problem"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C.-H."
      },
      {
        "family": "Chen",
        "given": "H.-Y."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2008",
      "2008-11"
    ],
    "pages": [
      "350–355,"
    ],
    "title": [
      "Multi-layer global routing considering via and wire capacities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "F.K."
      }
    ],
    "container-title": [
      "SIAM Journal on Applied Mathematics"
    ],
    "date": [
      "1976",
      "1976-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "104–114,"
    ],
    "title": [
      "On Steiner minimal tree with rectilinear distance"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1990",
      "1990-11"
    ],
    "pages": [
      "428–431,"
    ],
    "title": [
      "A new class of Steiner tree heuristics with good performance: the iterated 1-Steiner approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kastner 2002] R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "777–790,"
    ],
    "title": [
      "Pattern routing: use and theory for increasing predictability and avoiding coupling"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Kruskal",
        "given": "J.B."
      }
    ],
    "container-title": [
      "Proc. the American Mathematical Society"
    ],
    "date": [
      "1956",
      "1956-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "48–50,"
    ],
    "title": [
      "On the shortest spanning subtree of a graph and the traveling salesman problem"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-W."
      },
      {
        "family": "Chen",
        "given": "S.-Y."
      },
      {
        "family": "Li",
        "given": "C.-F."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Yang",
        "given": "C.-L."
      }
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Lin 2008"
    ],
    "pages": [
      "643–653,"
    ],
    "title": [
      "Obstacle-avoiding rectilinear Steiner tree construction based on spanning graphs"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-W."
      },
      {
        "family": "Huang",
        "given": "S.-L."
      },
      {
        "family": "Hsu",
        "given": "K.-C."
      },
      {
        "family": "Lee",
        "given": "M.-X."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "note": [
      "Lin 2007"
    ],
    "pages": [
      "380–385,"
    ],
    "title": [
      "Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. Int. ACM Symp. on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995",
      "1995-02"
    ],
    "pages": [
      "111–117,"
    ],
    "title": [
      "PathFinder: A negotiation-based performancedriven router for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Pan 2007] M. Pan and C. N. Chu"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asian and South Pacific Design Automation Conf"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "250–255,"
    ],
    "title": [
      "FastRoute 2.0: A high-quality and efficient global router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Prim",
        "given": "R.C."
      }
    ],
    "container-title": [
      "Bell System Technical Journal"
    ],
    "date": [
      "1957",
      "1957"
    ],
    "pages": [
      "1389–1401,"
    ],
    "title": [
      "Shortest connection networks and some generalizations"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Raghavan",
        "given": "P."
      },
      {
        "family": "Thompson",
        "given": "C.D."
      }
    ],
    "container-title": [
      "Proc. Combinatorica"
    ],
    "date": [
      "1987",
      "1987-12"
    ],
    "pages": [
      "365–374,"
    ],
    "title": [
      "Randomized rounding: A technique for provably good algorithms and algorithmic proofs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007",
      "2007-11"
    ],
    "pages": [
      "496–502,"
    ],
    "title": [
      "High-performance routing at the nanometer scale"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Shi 2006] Y. Shi, T. Jing, L. He, Z. Feng, and X. Hong"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "630–635,"
    ],
    "title": [
      "CDCTree: novel obstacle-avoiding routing tree construction based on current driven circuit model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhou 2004] H. Zhou"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "R12.5 Detailed Routing"
    ],
    "pages": [
      "704–710,"
    ],
    "title": [
      "Efficient Steiner tree construction based on spanning graphs"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Burstein",
        "given": "M."
      },
      {
        "family": "Pelavin",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1983",
      "1983-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "223–234,"
    ],
    "title": [
      "Hierarchical wire routing"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "literal": "Chang 2004] Y.-W. Chang and S.-P. Lin"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "793–800,"
    ],
    "title": [
      "MR: A new framework for multilevel full-chip routing"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Cong 2001] J. Cong, J. Fang, and Y. Zhang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "396–403,"
    ],
    "title": [
      "Multilevel approach to full-chip gridless routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 2002] J. Cong, M. Xie, and Y. Zhang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "51–58,"
    ],
    "title": [
      "An enhanced multilevel routing system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "D.N."
      }
    ],
    "container-title": [
      "channel router, in Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1976",
      "1976-06"
    ],
    "pages": [
      "425–433,"
    ],
    "title": [
      "A “dogleg"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "A."
      },
      {
        "family": "Stevens",
        "given": "J."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1971",
      "1971-06"
    ],
    "pages": [
      "155–169,"
    ],
    "title": [
      "Wire routing by optimizing channel assignment within large apertures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lin 2002] S.-P. Lin and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "44–50,"
    ],
    "title": [
      "A novel framework for multilevel routing considering routability and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y.-L."
      },
      {
        "family": "Hsu",
        "given": "Y.-C."
      },
      {
        "family": "Tsai",
        "given": "F.-S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1990",
      "1990-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "151–157,"
    ],
    "title": [
      "Hybrid routing"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "given": "Marek-Sadowska"
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer Design"
    ],
    "date": [
      "1984",
      "1984-10"
    ],
    "pages": [
      "332–337,"
    ],
    "title": [
      "Global router for gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Szymanski",
        "given": "T.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1985",
      "1985-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "31–41,"
    ],
    "title": [
      "Dogleg channel routing is NP-complete"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Considerations",
        "given": "Modern Routing"
      },
      {
        "family": "Chaudhary",
        "given": "K."
      },
      {
        "family": "Onozawa",
        "given": "A."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "R12.6"
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-11"
    ],
    "pages": [
      "697–702,"
    ],
    "title": [
      "A spacing algorithm for performance and crosstalk reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2008a] H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2008-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "844–857,"
    ],
    "title": [
      "Full-chip routing considering double-via insertion"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "literal": "Chen 2007a] T.-C. Chen and Y.-W. Chang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1041–1053,"
    ],
    "title": [
      "Multilevel full-chip gridless routing with applications to optical proximity correction"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "Chen 2007b] H.-Y. Chen, S.-J. Chou, S.-L. Wang, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "831–838,"
    ],
    "title": [
      "Novel wire density driven full-chip routing for CMP variation control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2008b] T.-C. Chen, G.-W. Liao, and Y.-W. Chang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "510–515,"
    ],
    "title": [
      "Predictive formulae for OPC with applications to lithography-friendly routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2000] P. H. Chen, S. Malkani, C.-M. Peng, and J. Lin"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Quality Electronic Design"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "275–282,"
    ],
    "title": [
      "Fixing antenna problem by dynamic diode dropping and jumper insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cho 2006] M. Cho, D. Z. Pan, H. Xiang, and R. Puri"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "487–492,"
    ],
    "title": [
      "Wire density driven global routing for CMP variation and timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 2001] J. Cong, D. Z. Pan, and P. V. Srinivas"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2001-01"
    ],
    "pages": [
      "373–378,"
    ],
    "title": [
      "Improved crosstalk modeling for noise constrained interconnect optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "C.-L."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1996",
      "1996-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "465–474,"
    ],
    "title": [
      "Minimum crosstalk channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "literal": "Ho 2004] T.-Y. Ho, Y.-W. Chang, and S.-J. Chen"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "34–40,"
    ],
    "title": [
      "Multilevel routing with antenna avoidance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Ho 2005] T.-Y. Ho, Y.-W. Chang, S.-J. Chen, and D.-T. Lee"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "869–878,"
    ],
    "title": [
      "Crosstalk- and performance-driven multilevel full-chip routing"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "literal": "Huang 2004a] L.-D. Huang, X. Tang, H. Xiang, D. F. Wong, and I.-M. Liu"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "141–147,"
    ],
    "title": [
      "A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "literal": "Huang 2004b] L.-D. Huang and D. F. Wong"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "186–191,"
    ],
    "title": [
      "Optical proximity correction (OPC)-friendly maze routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Jiang 2008] Z.-W. Jiang and Y.-W. Chang"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1055–1065,"
    ],
    "title": [
      "An optimal network-flow-based simultaneous diode and jumper insertion algorithm for antenna fixing"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "I.H.-R."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      },
      {
        "family": "Jou",
        "given": "J.-Y."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2000",
      "2000-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "999–1010,"
    ],
    "title": [
      "Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "literal": "Lee 2008] K.-Y. Lee, C.-K. Koh, T.-C. Wang, and K.-Y. Chao"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2008-04"
    ],
    "pages": [
      "111–117,"
    ],
    "title": [
      "Optimal post-routing redundant via insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lee 2006] K.-Y. Lee and T.-C. Wang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "303–308,"
    ],
    "title": [
      "Post-routing redundant via insertion for yield/reliability improvement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Li 2007] K. S.-M. Li, C.-L. Lee, Y.-W. Chang, C.-C. Su, and J. E. Chen"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1625–1636,"
    ],
    "title": [
      "Multilevel full-chip routing with testability and yield enhancement"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "Luo 2005] J. Luo, Q. Su, C. Chiang, and J. Kawa"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "133–140,"
    ],
    "title": [
      "A layout dependent full-chip copper electroplating topography model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Electronic Devices"
    ],
    "date": [
      "1983",
      "1983-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–185,"
    ],
    "title": [
      "Simple formulas for two and three dimensional capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "literal": "Su 2007] B.-Y. Su, Y.-W. Chang, and J. Hu"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2007-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1818–1929,"
    ],
    "title": [
      "An optimal jumper insertion algorithm for antenna avoidance/fixing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "Tian 2000] R. Tian, D. F. Wong, and R. Boone"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "667–670,"
    ],
    "title": [
      "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vittal",
        "given": "A."
      },
      {
        "family": "Chen",
        "given": "L.H."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "K.-P."
      },
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1999",
      "1999-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1817–1824,"
    ],
    "title": [
      "Crosstalk in VLSI interconnections"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "White",
        "given": "D."
      },
      {
        "family": "Moore",
        "given": "B."
      }
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2005",
      "2005-01-03"
    ],
    "title": [
      "An ‘intelligent’ approach to dummy fill"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Wu 2005a] D. Wu, J. Hu, and R. Mahapatra"
      }
    ],
    "container-title": [
      "Proc. ACM. Int. Symp. on Physical Design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "20–27,"
    ],
    "title": [
      "Coupling aware timing optimization and antenna avoidance in layer assignment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wu 2005b] Y.-R. Wu, M.-C. Tsai, and T.-C. Wang"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "198–203,"
    ],
    "title": [
      "Maze routing with OPC consideration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Xu 2005] G. Xu, L.-D. Huang, D. Z. Pan, and F. D. Wong"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "1148–1151,"
    ],
    "title": [
      "Redundant-via enhanced maze routing for yield improvement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yao 2005] H. Yao, Y. Cai, X. Hong, and Q. Zhou"
      }
    ],
    "container-title": [
      "Proc. ACM Great Lakes Symp. on VLSI"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "143–146,"
    ],
    "title": [
      "Improved multilevel routing with redundant via placement for yield and reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1998",
      "1998-06"
    ],
    "pages": [
      "374–377,"
    ],
    "title": [
      "Global routing with crosstalk constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Books"
      },
      {
        "family": "Bakoglu",
        "given": "H.B."
      }
    ],
    "citation-number": [
      "R13.0"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Cormen 2001] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein"
      }
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "Second"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Luenberger",
        "given": "D."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "Luenberger 2003"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Linear and Nonlinear Programming"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "date": [
      "2003",
      "2003"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Second Edition, Prentice-Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "date": [
      "2001",
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "T. Rao, Fundamentals of Microsystems Packaging"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "C.J."
      },
      {
        "family": "Petrovick",
        "given": "J."
      },
      {
        "family": "Keaty",
        "given": "J.M."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Nussbaum",
        "given": "G."
      },
      {
        "family": "Tendier",
        "given": "J.M."
      },
      {
        "family": "Carter",
        "given": "C."
      },
      {
        "family": "Chu",
        "given": "S."
      },
      {
        "family": "Clabes",
        "given": "J."
      },
      {
        "family": "DiLullo",
        "given": "J."
      },
      {
        "family": "Dudley",
        "given": "P."
      },
      {
        "family": "Harvey",
        "given": "P."
      },
      {
        "family": "Krauter",
        "given": "B."
      },
      {
        "family": "LeBlanc",
        "given": "J."
      },
      {
        "family": "Lu",
        "given": "P.-F."
      },
      {
        "family": "McCredie",
        "given": "B."
      },
      {
        "family": "Plum",
        "given": "G."
      },
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "Runyon",
        "given": "S."
      },
      {
        "family": "Scheuermann",
        "given": "M."
      },
      {
        "family": "Schmidt",
        "given": "S."
      },
      {
        "family": "Wagoner",
        "given": "J."
      },
      {
        "family": "Weiss",
        "given": "R."
      },
      {
        "family": "Weitzel",
        "given": "S."
      },
      {
        "family": "Zoric",
        "given": "B."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001-02"
    ],
    "note": [
      "R13.2 Design Considerations [Anderson 2001"
    ],
    "pages": [
      "232–233,"
    ],
    "title": [
      "Physical design of a fourth-generation POWER GHz microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "J.R."
      }
    ],
    "container-title": [
      "IEEE Trans. on Electron Devices"
    ],
    "date": [
      "1969",
      "1969-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "338–347,"
    ],
    "title": [
      "Electromigration—A brief survey and some recent results"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "literal": "Lin 2001] S. Lin and N. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "651–654,"
    ],
    "title": [
      "Challenges in power-ground integrity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "C.J."
      },
      {
        "family": "Petrovick",
        "given": "J."
      },
      {
        "family": "Keaty",
        "given": "J.M."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Nussbaum",
        "given": "G."
      },
      {
        "family": "Tendier",
        "given": "J.M."
      },
      {
        "family": "Carter",
        "given": "C."
      },
      {
        "family": "Chu",
        "given": "S."
      },
      {
        "family": "Clabes",
        "given": "J."
      },
      {
        "family": "DiLullo",
        "given": "J."
      },
      {
        "family": "Dudley",
        "given": "P."
      },
      {
        "family": "Harvey",
        "given": "P."
      },
      {
        "family": "Krauter",
        "given": "B."
      },
      {
        "family": "LeBlanc",
        "given": "J."
      },
      {
        "family": "Lu",
        "given": "P.-F."
      },
      {
        "family": "McCredie",
        "given": "B."
      },
      {
        "family": "Plum",
        "given": "G."
      },
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "Runyon",
        "given": "S."
      },
      {
        "family": "Scheuermann",
        "given": "M."
      },
      {
        "family": "Schmidt",
        "given": "S."
      }
    ],
    "container-title": [
      "Physical design of a fourth-generation POWER GHz microprocessor, in Proc. IEEE Int. Solid-State Circuits Conf",
      "J"
    ],
    "date": [
      "2001-02"
    ],
    "editor": [
      {
        "family": "Wagoner",
        "given": "R.Weiss"
      },
      {
        "family": "Weitzel",
        "given": "S."
      },
      {
        "family": "Zoric",
        "given": "B."
      }
    ],
    "note": [
      "R13.3 Clock Network Design [Anderson 2001"
    ],
    "pages": [
      "232–233,"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "D."
      },
      {
        "family": "Benschneider",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE J. on Solid-State Circuits"
    ],
    "date": [
      "1998",
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1627–1633,"
    ],
    "title": [
      "Clocking design and analysis for a 600-MHz Alpha microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Boese",
        "given": "K.D."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. ASIC Conf"
    ],
    "date": [
      "1992",
      "1992-09"
    ],
    "pages": [
      "1 1 1–1 1 5,"
    ],
    "title": [
      "Zero-skew clock routing trees with minimum wirelength"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boese",
        "given": "K.D."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "McCoy",
        "given": "B.A."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer- Aided Design"
    ],
    "date": [
      "1995",
      "1995-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1417–1436,"
    ],
    "title": [
      "Near optimal critical sink routing tree constructions"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P.K."
      },
      {
        "family": "Karplus",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1990",
      "1990-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "898–902,"
    ],
    "title": [
      "Computing signal delay in general RC networks by tree/link partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "T.-H."
      },
      {
        "family": "Hsu",
        "given": "Y.-C.H."
      },
      {
        "family": "Ho",
        "given": "J.-M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "518–523,"
    ],
    "title": [
      "Zero skew clock net routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chao 2008] W.-C. Chao and W.-K. Mak"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–20,"
    ],
    "title": [
      "Low-power gated and buffered clock network construction"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.P."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "container-title": [
      "Proc. European Design and Test Conf"
    ],
    "date": [
      "1996",
      "1996-03"
    ],
    "pages": [
      "230–236,"
    ],
    "title": [
      "An algorithm for zero-skew clock tree routing with buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2002] C. Chen, C. Kang, and M. Sarrafzadeh"
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "279–282,"
    ],
    "title": [
      "Activity-sensitive clock tree construction for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 1995a] J. Cong and C.-K. Koh"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "1995-04"
    ],
    "pages": [
      "1 215–1 218,"
    ],
    "title": [
      "Minimum-cost bounded-skew clock routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Cong 1995b] J. Cong, A. B. Kahng, C.-K. Koh, and C.-W. A. Tsao"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "66–71,"
    ],
    "title": [
      "Bounded skew clock and Steiner routing under Elmore delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996",
      "1996-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "478–511,"
    ],
    "title": [
      "Optimal wiresizing for interconnects with multiple sources"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Tsao",
        "given": "C.-W.A."
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic System"
    ],
    "date": [
      "1998",
      "1998-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "341–388,"
    ],
    "title": [
      "Bounded-skew clock and Steiner routing"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Edahiro",
        "given": "M."
      }
    ],
    "citation-number": [
      "848"
    ],
    "container-title": [
      "NEC Research and Development"
    ],
    "date": [
      "1991-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "569–575,"
    ],
    "title": [
      "CHAPTER 13 Synthesis of clock and power/ground networks [Edahiro 1991",
      "Minimum skew and minimum path length routing in VLSI layout design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Edahiro",
        "given": "M."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. IEEE Asia-Pacific Conf. on Circuits and Systems"
    ],
    "date": [
      "1992",
      "1992-12"
    ],
    "pages": [
      "41–46,"
    ],
    "title": [
      "Minimum path-length equi-distant routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Edahiro 1993a] M. Edahiro"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1993-06"
    ],
    "pages": [
      "612–616,"
    ],
    "title": [
      "A clustering-based optimization algorithm in zero skew routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Edahiro 1993b] M. Edahiro"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "Delay minimization for zero-skew routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Edahiro",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1994",
      "1994-06"
    ],
    "pages": [
      "375–380,"
    ],
    "title": [
      "An efficient zero-skew routing algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W.C."
      }
    ],
    "container-title": [
      "J. of Applied Physics"
    ],
    "date": [
      "1948",
      "1948-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–63,"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wide-band amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "A.L."
      },
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "container-title": [
      "Proc. SPIE"
    ],
    "date": [
      "1982",
      "1982-05"
    ],
    "pages": [
      "341 44–52,"
    ],
    "title": [
      "Synchronizing large systolic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geannopoulos",
        "given": "G."
      },
      {
        "family": "Dai",
        "given": "X."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "1998",
      "1998-02"
    ],
    "pages": [
      "400–401,"
    ],
    "title": [
      "An adaptive digital deskewing circuit for clock distribution networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Tutuianu",
        "given": "B."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer- Aided Design"
    ],
    "date": [
      "1997",
      "1997-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "95–104,"
    ],
    "title": [
      "The Elmore delay as a bound for RC trees with generalized input signals"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2006-07"
    ],
    "note": [
      "Guthaus 2006"
    ],
    "pages": [
      "1041–1046,"
    ],
    "title": [
      "Clock buffer and wire sizing using sequential programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "J.H."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Tsao",
        "given": "C.-W.A."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1995",
      "1995-06"
    ],
    "pages": [
      "508–513,"
    ],
    "title": [
      "On the bounded skew routing tree problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "S.Y."
      },
      {
        "family": "Gal-Ezer",
        "given": "R.J."
      }
    ],
    "container-title": [
      "Proc. SPIE"
    ],
    "date": [
      "1982",
      "1982-05"
    ],
    "pages": [
      "341 53–65,"
    ],
    "title": [
      "Synchronous versus asynchronous computation in very large scale integrated VLSI array processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kurd 2001] N. A. Kurd, J. S. Barkarullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland"
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1647–1653,"
    ],
    "title": [
      "A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "literal": "Lam 2002] W.-C. D. Lam, C.-K. Koh, and C.-W. A. Tsao"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Quality of Electronic Design"
    ],
    "date": [
      "2002-03"
    ],
    "pages": [
      "355–360,"
    ],
    "title": [
      "Power supply noise suppression via clock skew scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lam 2003] W.-C. D. Lam, C.-K. Koh, and C.-W. A. Tsao"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. on Quality of Electronic Design"
    ],
    "date": [
      "2003-03"
    ],
    "pages": [
      "327–332,"
    ],
    "title": [
      "Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lam 2005] W.-C. D. Lam, J. Jain, C.-K. Koh, V. Balakrishnan, and Y. Chen"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "587–590,"
    ],
    "title": [
      "Statistical based link insertion for robust clock network design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Cheng",
        "given": "C.K."
      },
      {
        "family": "Lin",
        "given": "T.T.Y."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1995",
      "1995-11"
    ],
    "pages": [
      "138–143,"
    ],
    "title": [
      "Optimal wire sizing and buffer insertion for low power and a generalized delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "H.C."
      },
      {
        "family": "Linholm",
        "given": "L.W."
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1975",
      "1975-04"
    ],
    "pages": [
      "106–109,"
    ],
    "title": [
      "An optimized output stage for MOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-10(2"
    ]
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L.W."
      }
    ],
    "date": [
      "1975",
      "1975-05"
    ],
    "genre": [
      "Technical Report ERL-M520,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SPICE2: A computer program to simulate semiconductor circuits"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "literal": "Oh 2001] J. Oh and M. Pedram"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2001-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "715–722,"
    ],
    "title": [
      "Gated clock routing for low-power microprocessor design"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "literal": "Rajaram 2004] A. Rajaram, J. Hu, and R. Mahapatra"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "18–23,"
    ],
    "title": [
      "Reducing clock skew variability via cross links"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Rajaram 2005] A. Rajaram, D. Z. Pan, and J. Hu"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "55–62,"
    ],
    "title": [
      "Improved algorithms for link based non-tree clock networks for skew variability reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Rajaram 2006] A. Rajaram and D. Z. Pan"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical design"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "157–164,"
    ],
    "title": [
      "Variation tolerant buffered clock network synthesis with cross links"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rubinstein",
        "given": "J."
      },
      {
        "family": "Penfield",
        "given": "P.",
        "suffix": "Jr"
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1983",
      "1983-07"
    ],
    "pages": [
      "202–211,"
    ],
    "title": [
      "Signal delay in RC tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-2(3"
    ]
  },
  {
    "author": [
      {
        "literal": "Tam 2000] S. Tam, S. Rusu, U. N. Desai, R. Kim, J. Zhang, and I. Young"
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1545–1552,"
    ],
    "title": [
      "Clock generation and distribution for the first IA-64 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Tellez",
        "given": "G.E."
      },
      {
        "family": "Farrahi",
        "given": "A."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1995",
      "1995-11"
    ],
    "pages": [
      "62–65,"
    ],
    "title": [
      "Activity-driven clock design for low power circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Tsai 2003] J.-L. Tsai, T.-H. Chen, and C. C.-P."
      }
    ],
    "container-title": [
      "ACM Int. Symp. on Physical Design"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "166–173,"
    ],
    "title": [
      "Chen, e-Optimal minimum delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time, Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tsao",
        "given": "C.-W.A."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2002-07"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Tsao 2002"
    ],
    "pages": [
      "359–379,"
    ],
    "title": [
      "UST/DME: A clock tree router for general skew constraints"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "container-title": [
      "Tsay, Exact zero skew, in Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1991",
      "1991-11"
    ],
    "pages": [
      "336–339,"
    ],
    "title": [
      "R.-S"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ginneken",
        "particle": "van"
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. On Circuits and Systems"
    ],
    "date": [
      "1990",
      "1990-05"
    ],
    "pages": [
      "865–868,"
    ],
    "title": [
      "Buffer placement in distributed RC-tree networks for minimal Elmore delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vittal",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1995",
      "1995-06"
    ],
    "pages": [
      "497–502,"
    ],
    "title": [
      "Power optimal buffered clock tree design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vittal",
        "given": "A."
      },
      {
        "family": "Ha",
        "given": "H."
      },
      {
        "family": "Brewer",
        "given": "F."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1996",
      "1996-11"
    ],
    "pages": [
      "395–399,"
    ],
    "title": [
      "Clock skew optimization for ground bounce control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Vuillod 1996] P. Vuillod, L. Benini, A. Bogliolo, and G. DeMicheli"
      }
    ],
    "container-title": [
      "Proc. Int. Symp. on Low Power Electronics and Design"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "265–270,"
    ],
    "title": [
      "Clock-skew optimization for peak current reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Wang 2005] K. Wang, Y. Ran, H. Jiang, and M. Marek-Sadowska"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2005-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "773–782,"
    ],
    "title": [
      "General skew constrained clock network sizing based on sequential linear programming"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Xi",
        "given": "J.G."
      },
      {
        "family": "Dai",
        "given": "W.W.-M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1995",
      "1995-06"
    ],
    "pages": [
      "491–496,"
    ],
    "title": [
      "Buffer insertion and sizing under process variations for low power clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xi",
        "given": "J.G."
      },
      {
        "family": "Dai",
        "given": "W.W.-M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1996",
      "1996-06"
    ],
    "pages": [
      "383–388,"
    ],
    "title": [
      "Useful-skew clock routing with gate sizing for low power design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Yu 2007] Z. Yu, M. C. Papaefthymiou, and X. Liu"
      }
    ],
    "container-title": [
      "Proc. Great Lakes Symp. on VLSI"
    ],
    "date": [
      "2007-03"
    ],
    "pages": [
      "461–464,"
    ],
    "title": [
      "Skew spreading for peak current reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Design",
        "given": "Power/Ground Network"
      },
      {
        "family": "Bai",
        "given": "G."
      },
      {
        "family": "Bobba",
        "given": "S."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      }
    ],
    "citation-number": [
      "R13.4"
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2000",
      "2000-11"
    ],
    "pages": [
      "481–486,"
    ],
    "title": [
      "Simulation and optimization of the power distribution network in VLSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "H.H."
      },
      {
        "family": "Ling",
        "given": "D.D."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1997",
      "1997-06"
    ],
    "pages": [
      "638–643,"
    ],
    "title": [
      "Power supply noise analysis methodology for deep-submicron VLSI chip design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Chen 2001] T.-H. Chen and C. C.-P. Chen"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "559–562,"
    ],
    "title": [
      "Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chowdhury",
        "given": "S."
      },
      {
        "family": "Breuer",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1985",
      "1985-06"
    ],
    "pages": [
      "794–797,"
    ],
    "title": [
      "The construction of minimal area power and ground nets for VLSI circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Director",
        "given": "S.W."
      },
      {
        "family": "Rohrer",
        "given": "R.A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Circuit Theory"
    ],
    "date": [
      "1969",
      "1969-08"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "318–323,"
    ],
    "title": [
      "The generalized adjoint network and network sensitivities"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "literal": "Fu 2004] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan"
      }
    ],
    "container-title": [
      "IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science, E87-A(12"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "3273–3280,"
    ],
    "title": [
      "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Kozhaya 2001] J. N. Kozhaya, S. R. Nassif, and F. N. Najm"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "480–487,"
    ],
    "title": [
      "Multigrid-like technique for power grid analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kozhaya 2002] J. Kozhaya, S. Nassif, and F. Najm"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1148–1160,"
    ],
    "title": [
      "A multigrid-like technique for power grid analysis"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "literal": "Lin 2001] S. Lin and N. Chang"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "651–654,"
    ],
    "title": [
      "Challenges in power-ground integrity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitsuhashi",
        "given": "T."
      },
      {
        "family": "Kuh",
        "given": "E."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1992",
      "1992-06"
    ],
    "pages": [
      "524–529,"
    ],
    "title": [
      "Power and ground network topology optimization for cell based VLSIs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1998",
      "1998-06"
    ],
    "pages": [
      "287–290,"
    ],
    "title": [
      "Multi-pad power/ground network design for uniform distribution of ground bounce"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Qian 2003] H. Qian, S. Nassif, and S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. ACM/ IEEE Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "93–98,"
    ],
    "title": [
      "Random walks in a supply network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rothermel",
        "given": "H.-J."
      },
      {
        "family": "Mlynski",
        "given": "D.A."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1981",
      "1981-06"
    ],
    "pages": [
      "37–42,"
    ],
    "title": [
      "Computation of power supply nets in VLSI layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Singh 2004] J. Singh and S. S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical design"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "116–123,"
    ],
    "title": [
      "Topology optimization of structured power/ground networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Singh 2005] J. Singh and S. S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical design"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "70–77,"
    ],
    "title": [
      "A fast algorithm for power grid design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Su 2000] H. Su, K. Gala, and S. Sapatnekar"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "447–480,"
    ],
    "title": [
      "Fast analysis and optimization of power/ground networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Su 2003] H. Su, S. Sapatnekar, and S. Nassif"
      }
    ],
    "container-title": [
      "IEEE Trans. On Computer-Aided Design"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "428–436,"
    ],
    "title": [
      "Optimal decoupling capacitor sizing and placement for standard-cell layout designs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Syed",
        "given": "Z.A."
      },
      {
        "family": "Carnal",
        "given": "A.E."
      }
    ],
    "container-title": [
      "J. of Digital Systems"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Syed 1982"
    ],
    "pages": [
      "53–63,"
    ],
    "title": [
      "Single layer routing of power and ground networks in integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "VI"
    ]
  },
  {
    "author": [
      {
        "family": "Tan",
        "given": "X.-D."
      },
      {
        "family": "Shi",
        "given": "C.-J."
      },
      {
        "family": "Lee",
        "given": "F.J.-C."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2003-12"
    ],
    "genre": [
      "[Tan 2003]"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1678–1684,"
    ],
    "title": [
      "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Xiong",
        "given": "X.-M."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "1986",
      "1986-11"
    ],
    "pages": [
      "6–9,"
    ],
    "title": [
      "The scan line approach to power and ground routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhao 2001] S. Zhao, K. Roy, and C.-K. Koh"
      }
    ],
    "container-title": [
      "Proc. ACM Int. Symp. on Physical design"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "66–71,"
    ],
    "title": [
      "Decoupling capacitance allocation for power supply noise suppression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhao 2002] M. Zhao, R. Panda, S. Sapatnekar, and D. Blaauw"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "159–168,"
    ],
    "title": [
      "Hierarchical analysis of power distribution networks"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "literal": "Zhao 2004] M. Zhao, Y. Fu, V. Zolotov, S. Sundareswaran, and R. Panda"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "165–170,"
    ],
    "title": [
      "Optimal placement of power supply pads and pins"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhong 2005] Y. Zhong and M. D. F. Wong"
      }
    ],
    "container-title": [
      "Proc. IEEE/ACM Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "note": [
      "CHAPTER"
    ],
    "pages": [
      "351–357,"
    ],
    "title": [
      "Fast algorithms for IR drop analysis in large power grid"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "date": [
      "1994",
      "1994"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design, Revised Printing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Bushnell 2000] M. L. Bushnell and V. D. Agrawal"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer Science"
    ],
    "title": [
      "Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Holland 1975] J. H. Holland"
      }
    ],
    "date": [
      "1975"
    ],
    "location": [
      "Ann Arbor, MI"
    ],
    "publisher": [
      "University of Michigan Press"
    ],
    "title": [
      "Adaptation in Natural and Artificial Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Jha 2003] N. Jha and S. Gupta"
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Testing of Digital Systems"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "VLSI Test Principles and Architectures"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Wen",
        "given": "X."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Design for Testability, Morgan Kaufmann"
    ],
    "type": "chapter"
  },
  {
    "date": [
      "2007",
      "2007-11"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Stroud",
        "given": "C.E."
      },
      {
        "family": "Touba",
        "given": "N.A."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "System-on-Chip Test Architectures: Nanometer Design for Testability",
      "R14.1 Fault Collapsing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      },
      {
        "family": "Clegg",
        "given": "F.W."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1971",
      "1971-11"
    ],
    "pages": [
      "1286–1293,"
    ],
    "title": [
      "Fault equivalence in combinational logic networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-20(11"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "914"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1984-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–93,"
    ],
    "title": [
      "CHAPTER 14 Fault simulation and test generation R14.2 Fault Simulation [Abramovici 1984",
      "Critical path tracing: An alternative to fault simulation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Butler",
        "given": "T.T."
      },
      {
        "family": "Hallin",
        "given": "T.G."
      },
      {
        "family": "Kulzer",
        "given": "J.J."
      },
      {
        "family": "Johnson",
        "given": "K.W."
      }
    ],
    "container-title": [
      "Bell System Technical J"
    ],
    "date": [
      "1974",
      "1974-10"
    ],
    "pages": [
      "1535–1555,"
    ],
    "title": [
      "LAMP: Application to switching system development"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W.T."
      },
      {
        "family": "Yu",
        "given": "M.L."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1989",
      "1989-06"
    ],
    "pages": [
      "424–428,"
    ],
    "title": [
      "Differential fault simulation: A fast method using minimal memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1980",
      "1980-06"
    ],
    "pages": [
      "77–84,"
    ],
    "title": [
      "Test generation cost analysis and projections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1985",
      "1985-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "38–44,"
    ],
    "title": [
      "Statistical fault analysis"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Niermann",
        "given": "T.M."
      },
      {
        "family": "Cheng",
        "given": "W.-T."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1992",
      "1992-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "198–207,"
    ],
    "title": [
      "PROOFS: A fast, memory-efficient sequential circuit fault simulator"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M."
      },
      {
        "family": "Fink",
        "given": "F."
      },
      {
        "family": "Fuchs",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1989",
      "1989-06"
    ],
    "pages": [
      "357–363,"
    ],
    "title": [
      "Parallel pattern fault simulation of path delay faults"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sesuh",
        "given": "S."
      },
      {
        "family": "Freeman",
        "given": "D.N."
      }
    ],
    "container-title": [
      "IEEE Trans. on Electronic Computers"
    ],
    "date": [
      "1965",
      "1965-02"
    ],
    "pages": [
      "76–79,"
    ],
    "title": [
      "On improved diagnosis program"
    ],
    "type": "article-journal",
    "volume": [
      "EC-14(1"
    ]
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Baker",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1974",
      "1974-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "39–44,"
    ],
    "title": [
      "Concurrent simulation of nearly identical digital networks"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Forlenza",
        "given": "D.O."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "McCarthy",
        "given": "T."
      }
    ],
    "container-title": [
      "VLSI System Design"
    ],
    "date": [
      "1985",
      "1985-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "20–32,"
    ],
    "title": [
      "Fault Simulation for Structured VLSI, in Proc"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "B.K."
      },
      {
        "family": "Iyengar",
        "given": "V.S."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1986",
      "1986-09"
    ],
    "pages": [
      "542–549,"
    ],
    "title": [
      "Transition fault simulation by parallel pattern single fault propagation",
      "R14.3 Test Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1971",
      "1971-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1364–1370,"
    ],
    "title": [
      "A random and an algorithmic technique for fault detection test generation for sequential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Chakradhar",
        "given": "S.T."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Rothweiler",
        "given": "S.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1015–1028,"
    ],
    "title": [
      "A transitive closure algorithm for test generation"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Cox",
        "given": "H."
      },
      {
        "family": "Rajski",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "515–530,"
    ],
    "title": [
      "On necessary and non-conflicting assignments in algorithmic test pattern generation"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "literal": "David 1976] R. David and G. Blanchet"
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1976-06"
    ],
    "pages": [
      "659–664,"
    ],
    "title": [
      "About random fault detection of combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-25(6"
    ]
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1983",
      "1983-12"
    ],
    "pages": [
      "1137–1144,"
    ],
    "title": [
      "On the acceleration of test generation algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "C-32(12"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1981",
      "1981-03"
    ],
    "pages": [
      "215–222,"
    ],
    "title": [
      "An implicit enumeration algorithm to generate tests for combinational logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-30(3"
    ]
  },
  {
    "author": [
      {
        "literal": "Hsiao 2002] M. S. Hsiao"
      }
    ],
    "container-title": [
      "Proc. Design, Automation, and Test in Europe Conf"
    ],
    "date": [
      "2002-03"
    ],
    "pages": [
      "949–953,"
    ],
    "title": [
      "Maximizing impossibilities for untestable fault identification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Iyer 1996a] M. A. Iyer and M. Abramovici"
      }
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "295–301,"
    ],
    "title": [
      "FIRE: A fault independent combinational redundancy algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "literal": "Iyer 1996b] M. A. Iyer, D. E. Long, and M. Abramovici"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "457–462,"
    ],
    "title": [
      "Identifying sequential redundancies without search"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "684–694,"
    ],
    "title": [
      "Accelerated dynamic learning for test pattern generation in combinational circuits"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1994",
      "1994-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1149–1158,"
    ],
    "title": [
      "Recursive learning: A new implication technique for efficient solutions to CAD problems—test, verification, and optimization"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Lisanke",
        "given": "R."
      },
      {
        "family": "Brglez",
        "given": "F."
      },
      {
        "family": "Degeus",
        "given": "A.J."
      },
      {
        "family": "Gregory",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1987",
      "1987-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1082–1087,"
    ],
    "title": [
      "Testability-driven random test-pattern generation"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Marques-Silva"
      },
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1999",
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521,"
    ],
    "title": [
      "GRASP: A search algorithm for propositional satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Muth",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1976",
      "1976-06"
    ],
    "pages": [
      "630–636,"
    ],
    "title": [
      "A nine-valued circuit model for test generation"
    ],
    "type": "article-journal",
    "volume": [
      "C-25(6"
    ]
  },
  {
    "author": [
      {
        "family": "Rajski",
        "given": "J."
      },
      {
        "family": "Cox",
        "given": "H."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1990",
      "1990-10"
    ],
    "pages": [
      "25–34,"
    ],
    "title": [
      "A method to calculate necessary assignments in ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Research and Development"
    ],
    "date": [
      "1966",
      "1966-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "278–291,"
    ],
    "title": [
      "Diagnosis of automata failures: A calculus and a method, in IBM J"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "family": "Bouricius",
        "given": "W.G."
      },
      {
        "family": "Schneider",
        "given": "P.R."
      }
    ],
    "container-title": [
      "IEEE Trans. on Electron. Comput"
    ],
    "date": [
      "1967",
      "1967-10"
    ],
    "pages": [
      "567–579,"
    ],
    "title": [
      "Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EC-16(10"
    ]
  },
  {
    "author": [
      {
        "family": "Schnurmann",
        "given": "H.D."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Carpenter",
        "given": "R.G."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1975",
      "1975-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "695–700,"
    ],
    "title": [
      "The weighted random test-pattern generator"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Trischler",
        "given": "E."
      },
      {
        "family": "Sarfert",
        "given": "T.M."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1988",
      "1988-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "126–137,"
    ],
    "title": [
      "SOCRATES: A highly efficient automatic test pattern generation system"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Auth",
        "given": "E."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1989",
      "1989-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "811–816,"
    ],
    "title": [
      "Improved deterministic test pattern generation with applications to redundancy identification"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Seshu",
        "given": "S."
      },
      {
        "family": "Freeman",
        "given": "D.N."
      }
    ],
    "container-title": [
      "IEEE Trans. on Electron. Comput"
    ],
    "date": [
      "1965",
      "1962-08"
    ],
    "pages": [
      "459–465,"
    ],
    "title": [
      "The diagnosis of synchronous sequential switching systems"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Shedletsky",
        "given": "J.J."
      }
    ],
    "container-title": [
      "verified effectiveness, in Proc. IEEE Int. Symp. on Fault-Tolerant Computing"
    ],
    "date": [
      "1977",
      "1977-06"
    ],
    "pages": [
      "175–179,"
    ],
    "title": [
      "Random testing: Practicality vs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Syal 2003] M. Syal and M. S. Hsiao"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design, Automation, and Test in Europe Conf"
    ],
    "date": [
      "2003-03"
    ],
    "pages": [
      "316–321,"
    ],
    "title": [
      "A novel, low-cost algorithm for sequentially untestable fault identification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Zhao 2001] J. Zhao, J. A. Newquist, and J. H. Patel"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on VLSI Design"
    ],
    "date": [
      "2001-01"
    ],
    "pages": [
      "163–169,"
    ],
    "title": [
      "A graph traversal based framework for sequential logic implication with an application to C-cycle redundancy identification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Agrawal",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "R14.4 Advanced Test Generation [Agrawal 1989"
    ],
    "pages": [
      "131–138,"
    ],
    "title": [
      "A directed search method for test generation using a concurrent simulator"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Bhawmik",
        "given": "S."
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1997",
      "1997-10-21"
    ],
    "issue": [
      "5,680,543"
    ],
    "title": [
      "Method and Apparatus for Built-In Self-Test with Multiple Clock Circuits, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1217–1231,"
    ],
    "title": [
      "Delay-fault test generation and synthesis for testability under a standard scan design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Dervisoglu",
        "given": "B."
      },
      {
        "family": "Stong",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1991",
      "1991-10"
    ],
    "pages": [
      "365–374,"
    ],
    "title": [
      "Design for testability: Using scanpath techniques for path-delay test and measurement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Giani 2001] A. Giani, S. Sheng, M. S. Hsiao, and V. Agrawal"
      }
    ],
    "container-title": [
      "Proc. IEEE Design, Automation, and Test in Europe Conf"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "204–208,"
    ],
    "title": [
      "Efficient spectral techniques for sequential ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Pomeranz",
        "given": "I."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1999",
      "1999-06"
    ],
    "pages": [
      "653–659,"
    ],
    "title": [
      "Proptest: A property based test pattern generator for sequential circuits using test compaction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heragu",
        "given": "K."
      },
      {
        "family": "Patel",
        "given": "J.H."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "1996",
      "1996-04"
    ],
    "pages": [
      "32–39,"
    ],
    "title": [
      "Segment delay faults: A new fault model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.S."
      },
      {
        "family": "Rudnick",
        "given": "E.M."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "1996",
      "1996-04"
    ],
    "pages": [
      "216–223,"
    ],
    "title": [
      "Automatic test generation using genetically engineered distinguishing sequences"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.S."
      },
      {
        "family": "Rudnick",
        "given": "E.M."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Proc. European Design and Test Conf"
    ],
    "date": [
      "1997",
      "1997-02"
    ],
    "pages": [
      "22–28,"
    ],
    "title": [
      "Sequential circuit test generation using dynamic state traversal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Hsiao 2000] M. S. Hsiao, E. M. Rudnick, and J. H. Patel"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "548–565,"
    ],
    "title": [
      "Dynamic state traversal for sequential circuit test generation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "literal": "Hsu 2001] F. F. Hsu, K. M. Butler, and J. H. Patel"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "538–547,"
    ],
    "title": [
      "A case study of the Illinois scan architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Kirkland 1987] T. Kirkland and M. R. Mercer"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "502–508,"
    ],
    "title": [
      "A topological search algorithm for ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Levendel",
        "given": "Y."
      },
      {
        "family": "Menon",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1986",
      "1986-07"
    ],
    "pages": [
      "278–283,"
    ],
    "title": [
      "Transition faults in combinational circuits: Input transition test generation and fault simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Niermann",
        "given": "T.M."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Proc. European Design Automation Conf"
    ],
    "date": [
      "1991",
      "1991-02"
    ],
    "pages": [
      "214–218,"
    ],
    "title": [
      "HITEC: A test generation package for sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "container-title": [
      "Proc. Fault-Tolerant Computing Symp"
    ],
    "date": [
      "1995",
      "1995-06"
    ],
    "pages": [
      "1",
      "110–119,"
    ],
    "title": [
      "LOCSTEP: A logic simulation based test generation procedure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudnick",
        "given": "E.M."
      },
      {
        "family": "Patel",
        "given": "J.H."
      },
      {
        "family": "Greenstein",
        "given": "G.S."
      },
      {
        "family": "Niermann",
        "given": "T.M."
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "1994",
      "1994-06"
    ],
    "pages": [
      "698–704,"
    ],
    "title": [
      "Sequential circuit test generation in a genetic algorithm framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1993",
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1232–1241,"
    ],
    "title": [
      "Scan-based transition test"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "1994",
      "1994-04"
    ],
    "pages": [
      "284–290,"
    ],
    "title": [
      "On broad-side delay test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Sheng 2002] S. Sheng, K. Takayama, and M. S. Hsiao"
      }
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "813–818,"
    ],
    "title": [
      "Effective safety property checking based on simulation-based ATPG"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "G.L."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1985",
      "1985-10"
    ],
    "pages": [
      "342–349,"
    ],
    "title": [
      "Model for delay faults based upon paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tendulkar",
        "given": "N."
      },
      {
        "family": "Raina",
        "given": "R."
      },
      {
        "family": "Woltenburg",
        "given": "R."
      },
      {
        "family": "Lin",
        "given": "X."
      },
      {
        "family": "Swanson",
        "given": "B."
      },
      {
        "family": "Aldrich",
        "given": "G."
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2002-04"
    ],
    "note": [
      "Tendulkar 2002"
    ],
    "pages": [
      "3–8,"
    ],
    "title": [
      "Novel techniques for achieving high at-speed transition fault coverage for Motorola’s microprocessors based on PowerPC instruction set architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "B.K."
      },
      {
        "family": "Iyengar",
        "given": "V.S."
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1987",
      "1987-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "32–38,"
    ],
    "title": [
      "Transition fault simulation"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "literal": "Wang 2007b] L.-T. Wang, P.-C. Hsu, and X. Wen"
      }
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2007-08-21"
    ],
    "issue": [
      "7,260,756"
    ],
    "title": [
      "Multiple-Capture DFT System for Detecting or Locating Crossing Clock-Domain Faults During Scan-Test, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "M.J.Y."
      },
      {
        "family": "Angel",
        "given": "J.B."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1973",
      "1973-01"
    ],
    "pages": [
      "46–60,"
    ],
    "title": [
      "Enhancing testability of large-scale integrated circuits via test points and additional logic"
    ],
    "type": "article-journal",
    "volume": [
      "C-22(1"
    ]
  },
  {
    "author": [
      {
        "literal": "Wu 2004] Q. Wu and M. S. Hsiao"
      }
    ],
    "container-title": [
      "Proc. IEEE VLSI Test Symp"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "389–394,"
    ],
    "title": [
      "Efficient ATPG for design validation based on partitioned state exploration histories"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2004-04"
    ],
    "title": [
      "R14.5 Concluding Remarks [Cadence 2008] Cadence Design Systems"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Hamada 2006] S. Hamada, T. Maeda, A. Takatori, Y. Noduyama, and Y. Sato"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf., Paper 11.1"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Recognition of sensitized longest paths in transition-delay test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Li 2003] Z. Li, X. Lu, W. Qiu, W. Shi, and D. M. H. Walker"
      }
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "546–559,"
    ],
    "title": [
      "A circuit level fault model for resistive bridges"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "date": [
      "2008"
    ],
    "note": [
      "Mentor 2008] Mentor Graphics,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com"
    ]
  },
  {
    "author": [
      {
        "literal": "Sato 2005] Y. Sato, S. Hamada, T. Maeda, A. Takatori, Y. Nozuyama, and S. Kajihara"
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf. Paper 47.1"
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "Invisible delay quality-SDQM model lights up what could not be seen"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "date": [
      "2008",
      "2003-10"
    ],
    "title": [
      "Synopsys"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "date": [
      "2008",
      "2008"
    ],
    "title": [
      "SynTest Technologies"
    ],
    "type": null,
    "url": [
      "http://www.syntest.com"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "B.K."
      },
      {
        "family": "Iyengar",
        "given": "V.S."
      }
    ],
    "container-title": [
      "Proc. IEEE Int. Test Conf"
    ],
    "date": [
      "1986",
      "1986-09"
    ],
    "note": [
      "This page intentionally left blank Index"
    ],
    "pages": [
      "542–549,"
    ],
    "title": [
      "Transition fault simulation by parallel pattern single fault propagation"
    ],
    "type": "paper-conference"
  }
]
