MOSI_1:SPI_Master_0/MOSI_1:Q
Bus SPI_Master_0/PWDATA_buf[39:0] display_format hex
SPI_Master_0/PWDATA_buf[39]:SPI_Master_0/PWDATA_buf[39]:Q
SPI_Master_0/PWDATA_buf[38]:SPI_Master_0/PWDATA_buf[38]:Q
SPI_Master_0/PWDATA_buf[37]:SPI_Master_0/PWDATA_buf[37]:Q
SPI_Master_0/PWDATA_buf[36]:SPI_Master_0/PWDATA_buf[36]:Q
SPI_Master_0/PWDATA_buf[35]:SPI_Master_0/PWDATA_buf[35]:Q
SPI_Master_0/PWDATA_buf[34]:SPI_Master_0/PWDATA_buf[34]:Q
SPI_Master_0/PWDATA_buf[33]:SPI_Master_0/PWDATA_buf[33]:Q
SPI_Master_0/PWDATA_buf[32]:SPI_Master_0/PWDATA_buf[32]:Q
SPI_Master_0/PWDATA_buf[31]:SPI_Master_0/PWDATA_buf[31]:Q
SPI_Master_0/PWDATA_buf[30]:SPI_Master_0/PWDATA_buf[30]:Q
SPI_Master_0/PWDATA_buf[29]:SPI_Master_0/PWDATA_buf[29]:Q
SPI_Master_0/PWDATA_buf[28]:SPI_Master_0/PWDATA_buf[28]:Q
SPI_Master_0/PWDATA_buf[27]:SPI_Master_0/PWDATA_buf[27]:Q
SPI_Master_0/PWDATA_buf[26]:SPI_Master_0/PWDATA_buf[26]:Q
SPI_Master_0/PWDATA_buf[25]:SPI_Master_0/PWDATA_buf[25]:Q
SPI_Master_0/PWDATA_buf[24]:SPI_Master_0/PWDATA_buf[24]:Q
SPI_Master_0/PWDATA_buf[23]:SPI_Master_0/PWDATA_buf[23]:Q
SPI_Master_0/PWDATA_buf[22]:SPI_Master_0/PWDATA_buf[22]:Q
SPI_Master_0/PWDATA_buf[21]:SPI_Master_0/PWDATA_buf[21]:Q
SPI_Master_0/PWDATA_buf[20]:SPI_Master_0/PWDATA_buf[20]:Q
SPI_Master_0/PWDATA_buf[19]:SPI_Master_0/PWDATA_buf[19]:Q
SPI_Master_0/PWDATA_buf[18]:SPI_Master_0/PWDATA_buf[18]:Q
SPI_Master_0/PWDATA_buf[17]:SPI_Master_0/PWDATA_buf[17]:Q
SPI_Master_0/PWDATA_buf[16]:SPI_Master_0/PWDATA_buf[16]:Q
SPI_Master_0/PWDATA_buf[15]:SPI_Master_0/PWDATA_buf[15]:Q
SPI_Master_0/PWDATA_buf[14]:SPI_Master_0/PWDATA_buf[14]:Q
SPI_Master_0/PWDATA_buf[13]:SPI_Master_0/PWDATA_buf[13]:Q
SPI_Master_0/PWDATA_buf[12]:SPI_Master_0/PWDATA_buf[12]:Q
SPI_Master_0/PWDATA_buf[11]:SPI_Master_0/PWDATA_buf[11]:Q
SPI_Master_0/PWDATA_buf[10]:SPI_Master_0/PWDATA_buf[10]:Q
SPI_Master_0/PWDATA_buf[9]:SPI_Master_0/PWDATA_buf[9]:Q
SPI_Master_0/PWDATA_buf[8]:SPI_Master_0/PWDATA_buf[8]:Q
SPI_Master_0/PWDATA_buf[7]:SPI_Master_0/PWDATA_buf[7]:Q
SPI_Master_0/PWDATA_buf[6]:SPI_Master_0/PWDATA_buf[6]:Q
SPI_Master_0/PWDATA_buf[5]:SPI_Master_0/PWDATA_buf[5]:Q
SPI_Master_0/PWDATA_buf[4]:SPI_Master_0/PWDATA_buf[4]:Q
SPI_Master_0/PWDATA_buf[3]:SPI_Master_0/PWDATA_buf[3]:Q
SPI_Master_0/PWDATA_buf[2]:SPI_Master_0/PWDATA_buf[2]:Q
SPI_Master_0/PWDATA_buf[1]:SPI_Master_0/PWDATA_buf[1]:Q
SPI_Master_0/PWDATA_buf[0]:SPI_Master_0/PWDATA_buf[0]:Q
Bus end
