verilog work "../ask6_1v/ask6_1.v"
