{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555548861852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555548861856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:54:21 2019 " "Processing started: Wed Apr 17 18:54:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555548861856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548861856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c Lab8-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c Lab8-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548861857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555548862195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555548862195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/rw_96x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/rw_96x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870763 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/rw_96x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/rom_128x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870764 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/rom_128x8_sync.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870766 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870769 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870771 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870773 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870775 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870776 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870778 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13_copy/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548870780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870780 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13/clock_div_prec.vhd C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd " "File \"C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13/clock_div_prec.vhd\" is a duplicate of already analyzed file \"C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1555548870781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13/clock_div_prec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13/clock_div_prec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870781 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13/char_decoder.vhd C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd " "File \"C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13/char_decoder.vhd\" is a duplicate of already analyzed file \"C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1555548870783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13/char_decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/louis/desktop/eele 367/module 13_copy_copy_copy/module 13/char_decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555548870816 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_02 computer.vhd(33) " "VHDL Signal Declaration warning at computer.vhd(33): used implicit default value for signal \"port_in_02\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870818 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_03 computer.vhd(34) " "VHDL Signal Declaration warning at computer.vhd(34): used implicit default value for signal \"port_in_03\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870818 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_04 computer.vhd(35) " "VHDL Signal Declaration warning at computer.vhd(35): used implicit default value for signal \"port_in_04\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870818 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_05 computer.vhd(36) " "VHDL Signal Declaration warning at computer.vhd(36): used implicit default value for signal \"port_in_05\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_06 computer.vhd(37) " "VHDL Signal Declaration warning at computer.vhd(37): used implicit default value for signal \"port_in_06\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_07 computer.vhd(38) " "VHDL Signal Declaration warning at computer.vhd(38): used implicit default value for signal \"port_in_07\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_08 computer.vhd(39) " "VHDL Signal Declaration warning at computer.vhd(39): used implicit default value for signal \"port_in_08\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_09 computer.vhd(40) " "VHDL Signal Declaration warning at computer.vhd(40): used implicit default value for signal \"port_in_09\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_10 computer.vhd(41) " "VHDL Signal Declaration warning at computer.vhd(41): used implicit default value for signal \"port_in_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_11 computer.vhd(42) " "VHDL Signal Declaration warning at computer.vhd(42): used implicit default value for signal \"port_in_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_12 computer.vhd(43) " "VHDL Signal Declaration warning at computer.vhd(43): used implicit default value for signal \"port_in_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_13 computer.vhd(44) " "VHDL Signal Declaration warning at computer.vhd(44): used implicit default value for signal \"port_in_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_14 computer.vhd(45) " "VHDL Signal Declaration warning at computer.vhd(45): used implicit default value for signal \"port_in_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_15 computer.vhd(46) " "VHDL Signal Declaration warning at computer.vhd(46): used implicit default value for signal \"port_in_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 computer.vhd(47) " "Verilog HDL or VHDL warning at computer.vhd(47): object \"port_out_06\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 computer.vhd(48) " "Verilog HDL or VHDL warning at computer.vhd(48): object \"port_out_07\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 computer.vhd(49) " "Verilog HDL or VHDL warning at computer.vhd(49): object \"port_out_08\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 computer.vhd(50) " "Verilog HDL or VHDL warning at computer.vhd(50): object \"port_out_09\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_10 computer.vhd(51) " "Verilog HDL or VHDL warning at computer.vhd(51): object \"port_out_10\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_11 computer.vhd(52) " "Verilog HDL or VHDL warning at computer.vhd(52): object \"port_out_11\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_12 computer.vhd(53) " "Verilog HDL or VHDL warning at computer.vhd(53): object \"port_out_12\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870819 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_13 computer.vhd(54) " "Verilog HDL or VHDL warning at computer.vhd(54): object \"port_out_13\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870820 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_14 computer.vhd(55) " "Verilog HDL or VHDL warning at computer.vhd(55): object \"port_out_14\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870820 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_15 computer.vhd(56) " "Verilog HDL or VHDL warning at computer.vhd(56): object \"port_out_15\" assigned a value but never read" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555548870820 "|computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "C0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "off char_decoder.vhd(16) " "VHDL Process Statement warning at char_decoder.vhd(16): signal \"off\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/char_decoder.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555548870830 "|computer|char_decoder:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:Tick0 " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:Tick0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "Tick0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU_0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "CPU_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:CPU_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"cpu:CPU_0\|control_unit:control_unit_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" "control_unit_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_out control_unit.vhd(42) " "VHDL Process Statement warning at control_unit.vhd(42): inferring latch(es) for signal or variable \"write_out\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(315) " "VHDL Process Statement warning at control_unit.vhd(315): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(317) " "VHDL Process Statement warning at control_unit.vhd(317): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(319) " "VHDL Process Statement warning at control_unit.vhd(319): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555548870839 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(321) " "VHDL Process Statement warning at control_unit.vhd(321): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(300) " "VHDL Process Statement warning at control_unit.vhd(300): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(300) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(300) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(300) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(300)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_out control_unit.vhd(42) " "Inferred latch for \"write_out\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(42) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(42) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(42) " "Inferred latch for \"B_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(42) " "Inferred latch for \"A_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(42) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(42) " "Inferred latch for \"PC_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(42) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(42) " "Inferred latch for \"IR_Load\" at control_unit.vhd(42)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/control_unit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870840 "|computer|cpu:CPU_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu:CPU_0\|data_path:data_path_0 " "Elaborating entity \"data_path\" for hierarchy \"cpu:CPU_0\|data_path:data_path_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" "data_path_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/cpu.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0 " "Elaborating entity \"alu\" for hierarchy \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" "ALU_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/data_path.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870843 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(17) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(17) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(17) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(17) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(17)" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548870844 "|computer|cpu:CPU_0|data_path:data_path_0|alu:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_0 " "Elaborating entity \"memory\" for hierarchy \"memory:memory_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" "memory_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/computer.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:memory_0\|rom_128x8_sync:rom_128x8_sync_0 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:memory_0\|rom_128x8_sync:rom_128x8_sync_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" "rom_128x8_sync_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\"" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" "rw_96x8_sync_0" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/memory.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548870850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[0\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[0\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[1\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[1\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[2\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[2\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[3\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[3\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[4\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[4\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[5\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[5\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[6\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[6\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[7\] " "LATCH primitive \"cpu:CPU_0\|data_path:data_path_0\|alu:ALU_0\|ALU_Result\[7\]\" is permanently enabled" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555548871133 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555548871271 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555548871271 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555548871271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548871318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"memory:memory_0\|rw_96x8_sync:rw_96x8_sync_0\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555548871318 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555548871318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 8/Lab8-1_copy/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555548871355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548871355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555548871464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555548871688 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[31\] Low " "Register clock_div_prec:Tick0\|count\[31\] will power up to Low" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555548871818 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[0\] Low " "Register clock_div_prec:Tick0\|count\[0\] will power up to Low" {  } { { "../../Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy_COPY_copy/Module 13_copy/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555548871818 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1555548871818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555548871964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555548872068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555548872068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555548872113 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555548872113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555548872113 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555548872113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555548872113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555548872127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:54:32 2019 " "Processing ended: Wed Apr 17 18:54:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555548872127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555548872127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555548872127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555548872127 ""}
