#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023c516e9120 .scope module, "tb_axi4_read_fsm" "tb_axi4_read_fsm" 2 3;
 .timescale -9 -12;
v0000023c517528a0_0 .var "arid", 3 0;
v0000023c51752bc0_0 .net "arready", 0 0, v0000023c516a3260_0;  1 drivers
v0000023c517530c0_0 .var "arvalid", 0 0;
v0000023c51752b20_0 .var "clk", 0 0;
v0000023c517529e0_0 .net "rdata", 31 0, v0000023c516eaa90_0;  1 drivers
v0000023c517535c0_0 .var "rready", 0 0;
v0000023c51752d00_0 .var "rst_n", 0 0;
v0000023c51753020_0 .net "rvalid", 0 0, v0000023c516eac70_0;  1 drivers
E_0000023c516e6640 .event posedge, v0000023c516ac5a0_0;
E_0000023c516e5ac0 .event anyedge, v0000023c516eac70_0, v0000023c516eab30_0;
E_0000023c516e6800 .event anyedge, v0000023c516a3260_0;
S_0000023c516adcd0 .scope module, "dut" "axi4_read_fsm" 2 22, 3 1 0, S_0000023c516e9120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "arvalid";
    .port_info 3 /OUTPUT 1 "arready";
    .port_info 4 /INPUT 4 "arid";
    .port_info 5 /OUTPUT 1 "rvalid";
    .port_info 6 /INPUT 1 "rready";
    .port_info 7 /OUTPUT 32 "rdata";
P_0000023c51707f00 .param/l "IDLE" 1 3 19, C4<00>;
P_0000023c51707f38 .param/l "R_S1" 1 3 20, C4<01>;
P_0000023c51707f70 .param/l "R_S2" 1 3 21, C4<10>;
v0000023c516e8d70_0 .net "arid", 3 0, v0000023c517528a0_0;  1 drivers
v0000023c516a3260_0 .var "arready", 0 0;
v0000023c516fdbf0_0 .net "arvalid", 0 0, v0000023c517530c0_0;  1 drivers
v0000023c516ac5a0_0 .net "clk", 0 0, v0000023c51752b20_0;  1 drivers
v0000023c516ac640 .array "mem", 3 0, 31 0;
v0000023c516ea9f0_0 .var "next_state", 1 0;
v0000023c516eaa90_0 .var "rdata", 31 0;
v0000023c516eab30_0 .net "rready", 0 0, v0000023c517535c0_0;  1 drivers
v0000023c516eabd0_0 .net "rst_n", 0 0, v0000023c51752d00_0;  1 drivers
v0000023c516eac70_0 .var "rvalid", 0 0;
v0000023c516a2b90_0 .var "state", 1 0;
E_0000023c516e5b80/0 .event negedge, v0000023c516eabd0_0;
E_0000023c516e5b80/1 .event posedge, v0000023c516ac5a0_0;
E_0000023c516e5b80 .event/or E_0000023c516e5b80/0, E_0000023c516e5b80/1;
E_0000023c516e5cc0 .event anyedge, v0000023c516a2b90_0, v0000023c516fdbf0_0, v0000023c516eac70_0, v0000023c516eab30_0;
    .scope S_0000023c516adcd0;
T_0 ;
    %pushi/vec4 2863272209, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c516ac640, 4, 0;
    %pushi/vec4 3149603362, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c516ac640, 4, 0;
    %pushi/vec4 3435934515, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c516ac640, 4, 0;
    %pushi/vec4 3722265668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c516ac640, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000023c516adcd0;
T_1 ;
    %wait E_0000023c516e5b80;
    %load/vec4 v0000023c516eabd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c516a2b90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023c516ea9f0_0;
    %assign/vec4 v0000023c516a2b90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023c516adcd0;
T_2 ;
    %wait E_0000023c516e5cc0;
    %load/vec4 v0000023c516a2b90_0;
    %store/vec4 v0000023c516ea9f0_0, 0, 2;
    %load/vec4 v0000023c516a2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0000023c516fdbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c516ea9f0_0, 0, 2;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0000023c516eac70_0;
    %load/vec4 v0000023c516eab30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c516ea9f0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c516ea9f0_0, 0, 2;
T_2.7 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c516ea9f0_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023c516adcd0;
T_3 ;
    %wait E_0000023c516e5b80;
    %load/vec4 v0000023c516eabd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c516a3260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c516eac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c516eaa90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c516a3260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c516eac70_0, 0;
    %load/vec4 v0000023c516a2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c516a3260_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c516eac70_0, 0;
    %ix/getv 4, v0000023c516e8d70_0;
    %load/vec4a v0000023c516ac640, 4;
    %assign/vec4 v0000023c516eaa90_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023c516e9120;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000023c51752b20_0;
    %inv;
    %store/vec4 v0000023c51752b20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023c516e9120;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c51752b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c51752d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c517528a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517535c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c51752d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c517528a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000023c51752bc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0000023c516e6800;
    %jmp T_5.0;
T_5.1 ;
    %wait E_0000023c516e6640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c517528a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
T_5.2 ;
    %load/vec4 v0000023c51752bc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0000023c516e6800;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0000023c516e6640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023c517528a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000023c51752bc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000023c516e6800;
    %jmp T_5.4;
T_5.5 ;
    %wait E_0000023c516e6640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517530c0_0, 0, 1;
    %vpi_call 2 85 "$display", "Address handshake done, entering r_s1" {0 0 0};
    %delay 20000, 0;
    %load/vec4 v0000023c51753020_0;
    %load/vec4 v0000023c517535c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %vpi_call 2 92 "$display", "Correct: stalled in r_s1 (no read handshake)" {0 0 0};
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c517535c0_0, 0, 1;
T_5.8 ;
    %load/vec4 v0000023c51753020_0;
    %load/vec4 v0000023c517535c0_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0000023c516e5ac0;
    %jmp T_5.8;
T_5.9 ;
    %wait E_0000023c516e6640;
    %vpi_call 2 102 "$display", "Read handshake done" {0 0 0};
    %vpi_call 2 103 "$display", "READ DATA = %h", v0000023c517529e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c517535c0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0000023c51752bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %vpi_call 2 112 "$display", "Returned to IDLE state" {0 0 0};
T_5.10 ;
    %delay 20000, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000023c516e9120;
T_6 ;
    %vpi_call 2 122 "$dumpfile", "axi4_read_fsm.vcd" {0 0 0};
    %vpi_call 2 123 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023c516e9120 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_axi4_read.v";
    "axi4_read.v";
