0.7
2020.2
May  7 2023
15:24:31
D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v,1707215532,verilog,,D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v,,design_1_uart_rx_0_0,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v,1707215532,verilog,,D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/sim/design_1.v,,design_1_uart_tx_0_0,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/sim/design_1.v,1707214115,verilog,,D:/Study/Core_Electronics/Projects/UART - Copy/UART.srcs/sim_1/new/TESTBENCH.v,,design_1,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.srcs/sim_1/new/TESTBENCH.v,1707215808,verilog,,,,TESTBENCH,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.srcs/sources_1/new/uart_rx.v,1707212399,verilog,,D:/Study/Core_Electronics/Projects/UART - Copy/UART.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
D:/Study/Core_Electronics/Projects/UART - Copy/UART.srcs/sources_1/new/uart_tx.v,1707210794,verilog,,D:/Study/Core_Electronics/Projects/UART - Copy/UART.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v,,uart_tx,,,,,,,,
