#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Nov  5 21:07:48 2019
# Process ID: 4408
# Current directory: C:/FPGA/Assignment_1/FPGA/PongDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3492 C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.xpr
# Log file: C:/FPGA/Assignment_1/FPGA/PongDesign/vivado.log
# Journal file: C:/FPGA/Assignment_1/FPGA/PongDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.xpr
update_compile_order -fileset sources_1
set_property board_part em.avnet.com:minized:part0:1.2 [current_project]
open_bd_design {C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/WS2812_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 [get_ips  design_1_rst_ps7_0_50M_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rst_ps7_0_50M_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets WS2812_0_d_out] [get_bd_cells WS2812_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO_0]
delete_bd_objs [get_bd_ports d_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:WS2812:1.0 WS2812_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/WS2812_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins WS2812_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins WS2812_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins WS2812_0/d_out]
endgroup
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
close_project
