begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for frv.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"frv-desc.h"
end_include

begin_include
include|#
directive|include
file|"frv-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"frv"
block|,
name|MACH_FRV
block|}
block|,
block|{
literal|"fr550"
block|,
name|MACH_FR550
block|}
block|,
block|{
literal|"fr500"
block|,
name|MACH_FR500
block|}
block|,
block|{
literal|"fr400"
block|,
name|MACH_FR400
block|}
block|,
block|{
literal|"tomcat"
block|,
name|MACH_TOMCAT
block|}
block|,
block|{
literal|"simple"
block|,
name|MACH_SIMPLE
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
init|=
block|{
block|{
literal|"frv"
block|,
name|ISA_FRV
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|UNIT_attr
index|[]
init|=
block|{
block|{
literal|"NIL"
block|,
name|UNIT_NIL
block|}
block|,
block|{
literal|"I0"
block|,
name|UNIT_I0
block|}
block|,
block|{
literal|"I1"
block|,
name|UNIT_I1
block|}
block|,
block|{
literal|"I01"
block|,
name|UNIT_I01
block|}
block|,
block|{
literal|"I2"
block|,
name|UNIT_I2
block|}
block|,
block|{
literal|"I3"
block|,
name|UNIT_I3
block|}
block|,
block|{
literal|"IALL"
block|,
name|UNIT_IALL
block|}
block|,
block|{
literal|"FM0"
block|,
name|UNIT_FM0
block|}
block|,
block|{
literal|"FM1"
block|,
name|UNIT_FM1
block|}
block|,
block|{
literal|"FM01"
block|,
name|UNIT_FM01
block|}
block|,
block|{
literal|"FM2"
block|,
name|UNIT_FM2
block|}
block|,
block|{
literal|"FM3"
block|,
name|UNIT_FM3
block|}
block|,
block|{
literal|"FMALL"
block|,
name|UNIT_FMALL
block|}
block|,
block|{
literal|"FMLOW"
block|,
name|UNIT_FMLOW
block|}
block|,
block|{
literal|"B0"
block|,
name|UNIT_B0
block|}
block|,
block|{
literal|"B1"
block|,
name|UNIT_B1
block|}
block|,
block|{
literal|"B01"
block|,
name|UNIT_B01
block|}
block|,
block|{
literal|"C"
block|,
name|UNIT_C
block|}
block|,
block|{
literal|"MULT_DIV"
block|,
name|UNIT_MULT_DIV
block|}
block|,
block|{
literal|"IACC"
block|,
name|UNIT_IACC
block|}
block|,
block|{
literal|"LOAD"
block|,
name|UNIT_LOAD
block|}
block|,
block|{
literal|"STORE"
block|,
name|UNIT_STORE
block|}
block|,
block|{
literal|"SCAN"
block|,
name|UNIT_SCAN
block|}
block|,
block|{
literal|"DCPL"
block|,
name|UNIT_DCPL
block|}
block|,
block|{
literal|"MDUALACC"
block|,
name|UNIT_MDUALACC
block|}
block|,
block|{
literal|"MCLRACC_1"
block|,
name|UNIT_MCLRACC_1
block|}
block|,
block|{
literal|"NUM_UNITS"
block|,
name|UNIT_NUM_UNITS
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|FR400_MAJOR_attr
index|[]
init|=
block|{
block|{
literal|"NONE"
block|,
name|FR400_MAJOR_NONE
block|}
block|,
block|{
literal|"I_1"
block|,
name|FR400_MAJOR_I_1
block|}
block|,
block|{
literal|"I_2"
block|,
name|FR400_MAJOR_I_2
block|}
block|,
block|{
literal|"I_3"
block|,
name|FR400_MAJOR_I_3
block|}
block|,
block|{
literal|"I_4"
block|,
name|FR400_MAJOR_I_4
block|}
block|,
block|{
literal|"I_5"
block|,
name|FR400_MAJOR_I_5
block|}
block|,
block|{
literal|"B_1"
block|,
name|FR400_MAJOR_B_1
block|}
block|,
block|{
literal|"B_2"
block|,
name|FR400_MAJOR_B_2
block|}
block|,
block|{
literal|"B_3"
block|,
name|FR400_MAJOR_B_3
block|}
block|,
block|{
literal|"B_4"
block|,
name|FR400_MAJOR_B_4
block|}
block|,
block|{
literal|"B_5"
block|,
name|FR400_MAJOR_B_5
block|}
block|,
block|{
literal|"B_6"
block|,
name|FR400_MAJOR_B_6
block|}
block|,
block|{
literal|"C_1"
block|,
name|FR400_MAJOR_C_1
block|}
block|,
block|{
literal|"C_2"
block|,
name|FR400_MAJOR_C_2
block|}
block|,
block|{
literal|"M_1"
block|,
name|FR400_MAJOR_M_1
block|}
block|,
block|{
literal|"M_2"
block|,
name|FR400_MAJOR_M_2
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|FR500_MAJOR_attr
index|[]
init|=
block|{
block|{
literal|"NONE"
block|,
name|FR500_MAJOR_NONE
block|}
block|,
block|{
literal|"I_1"
block|,
name|FR500_MAJOR_I_1
block|}
block|,
block|{
literal|"I_2"
block|,
name|FR500_MAJOR_I_2
block|}
block|,
block|{
literal|"I_3"
block|,
name|FR500_MAJOR_I_3
block|}
block|,
block|{
literal|"I_4"
block|,
name|FR500_MAJOR_I_4
block|}
block|,
block|{
literal|"I_5"
block|,
name|FR500_MAJOR_I_5
block|}
block|,
block|{
literal|"I_6"
block|,
name|FR500_MAJOR_I_6
block|}
block|,
block|{
literal|"B_1"
block|,
name|FR500_MAJOR_B_1
block|}
block|,
block|{
literal|"B_2"
block|,
name|FR500_MAJOR_B_2
block|}
block|,
block|{
literal|"B_3"
block|,
name|FR500_MAJOR_B_3
block|}
block|,
block|{
literal|"B_4"
block|,
name|FR500_MAJOR_B_4
block|}
block|,
block|{
literal|"B_5"
block|,
name|FR500_MAJOR_B_5
block|}
block|,
block|{
literal|"B_6"
block|,
name|FR500_MAJOR_B_6
block|}
block|,
block|{
literal|"C_1"
block|,
name|FR500_MAJOR_C_1
block|}
block|,
block|{
literal|"C_2"
block|,
name|FR500_MAJOR_C_2
block|}
block|,
block|{
literal|"F_1"
block|,
name|FR500_MAJOR_F_1
block|}
block|,
block|{
literal|"F_2"
block|,
name|FR500_MAJOR_F_2
block|}
block|,
block|{
literal|"F_3"
block|,
name|FR500_MAJOR_F_3
block|}
block|,
block|{
literal|"F_4"
block|,
name|FR500_MAJOR_F_4
block|}
block|,
block|{
literal|"F_5"
block|,
name|FR500_MAJOR_F_5
block|}
block|,
block|{
literal|"F_6"
block|,
name|FR500_MAJOR_F_6
block|}
block|,
block|{
literal|"F_7"
block|,
name|FR500_MAJOR_F_7
block|}
block|,
block|{
literal|"F_8"
block|,
name|FR500_MAJOR_F_8
block|}
block|,
block|{
literal|"M_1"
block|,
name|FR500_MAJOR_M_1
block|}
block|,
block|{
literal|"M_2"
block|,
name|FR500_MAJOR_M_2
block|}
block|,
block|{
literal|"M_3"
block|,
name|FR500_MAJOR_M_3
block|}
block|,
block|{
literal|"M_4"
block|,
name|FR500_MAJOR_M_4
block|}
block|,
block|{
literal|"M_5"
block|,
name|FR500_MAJOR_M_5
block|}
block|,
block|{
literal|"M_6"
block|,
name|FR500_MAJOR_M_6
block|}
block|,
block|{
literal|"M_7"
block|,
name|FR500_MAJOR_M_7
block|}
block|,
block|{
literal|"M_8"
block|,
name|FR500_MAJOR_M_8
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|FR550_MAJOR_attr
index|[]
init|=
block|{
block|{
literal|"NONE"
block|,
name|FR550_MAJOR_NONE
block|}
block|,
block|{
literal|"I_1"
block|,
name|FR550_MAJOR_I_1
block|}
block|,
block|{
literal|"I_2"
block|,
name|FR550_MAJOR_I_2
block|}
block|,
block|{
literal|"I_3"
block|,
name|FR550_MAJOR_I_3
block|}
block|,
block|{
literal|"I_4"
block|,
name|FR550_MAJOR_I_4
block|}
block|,
block|{
literal|"I_5"
block|,
name|FR550_MAJOR_I_5
block|}
block|,
block|{
literal|"I_6"
block|,
name|FR550_MAJOR_I_6
block|}
block|,
block|{
literal|"I_7"
block|,
name|FR550_MAJOR_I_7
block|}
block|,
block|{
literal|"I_8"
block|,
name|FR550_MAJOR_I_8
block|}
block|,
block|{
literal|"B_1"
block|,
name|FR550_MAJOR_B_1
block|}
block|,
block|{
literal|"B_2"
block|,
name|FR550_MAJOR_B_2
block|}
block|,
block|{
literal|"B_3"
block|,
name|FR550_MAJOR_B_3
block|}
block|,
block|{
literal|"B_4"
block|,
name|FR550_MAJOR_B_4
block|}
block|,
block|{
literal|"B_5"
block|,
name|FR550_MAJOR_B_5
block|}
block|,
block|{
literal|"B_6"
block|,
name|FR550_MAJOR_B_6
block|}
block|,
block|{
literal|"C_1"
block|,
name|FR550_MAJOR_C_1
block|}
block|,
block|{
literal|"C_2"
block|,
name|FR550_MAJOR_C_2
block|}
block|,
block|{
literal|"F_1"
block|,
name|FR550_MAJOR_F_1
block|}
block|,
block|{
literal|"F_2"
block|,
name|FR550_MAJOR_F_2
block|}
block|,
block|{
literal|"F_3"
block|,
name|FR550_MAJOR_F_3
block|}
block|,
block|{
literal|"F_4"
block|,
name|FR550_MAJOR_F_4
block|}
block|,
block|{
literal|"M_1"
block|,
name|FR550_MAJOR_M_1
block|}
block|,
block|{
literal|"M_2"
block|,
name|FR550_MAJOR_M_2
block|}
block|,
block|{
literal|"M_3"
block|,
name|FR550_MAJOR_M_3
block|}
block|,
block|{
literal|"M_4"
block|,
name|FR550_MAJOR_M_4
block|}
block|,
block|{
literal|"M_5"
block|,
name|FR550_MAJOR_M_5
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|frv_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|frv_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|frv_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"HASH-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|frv_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNIT"
block|,
operator|&
name|UNIT_attr
index|[
literal|0
index|]
block|,
operator|&
name|UNIT_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"FR400-MAJOR"
block|,
operator|&
name|FR400_MAJOR_attr
index|[
literal|0
index|]
block|,
operator|&
name|FR400_MAJOR_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"FR500-MAJOR"
block|,
operator|&
name|FR500_MAJOR_attr
index|[
literal|0
index|]
block|,
operator|&
name|FR500_MAJOR_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"FR550-MAJOR"
block|,
operator|&
name|FR550_MAJOR_attr
index|[
literal|0
index|]
block|,
operator|&
name|FR550_MAJOR_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PRIVILEGED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NON-EXCEPTING"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CONDITIONAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"FR-ACCESS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PRESERVE-OVF"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|frv_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"frv"
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|frv_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"frv"
block|,
literal|"frv"
block|,
name|MACH_FRV
block|,
literal|0
block|}
block|,
block|{
literal|"fr550"
block|,
literal|"fr550"
block|,
name|MACH_FR550
block|,
literal|0
block|}
block|,
block|{
literal|"fr500"
block|,
literal|"fr500"
block|,
name|MACH_FR500
block|,
literal|0
block|}
block|,
block|{
literal|"tomcat"
block|,
literal|"tomcat"
block|,
name|MACH_TOMCAT
block|,
literal|0
block|}
block|,
block|{
literal|"fr400"
block|,
literal|"fr400"
block|,
name|MACH_FR400
block|,
literal|0
block|}
block|,
block|{
literal|"simple"
block|,
literal|"simple"
block|,
name|MACH_SIMPLE
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"sp"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fp"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gr63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_gr_names
init|=
block|{
operator|&
name|frv_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|66
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_fr_names_entries
index|[]
init|=
block|{
block|{
literal|"fr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fr63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_fr_names
init|=
block|{
operator|&
name|frv_cgen_opval_fr_names_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_cpr_names_entries
index|[]
init|=
block|{
block|{
literal|"cpr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpr63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_cpr_names
init|=
block|{
operator|&
name|frv_cgen_opval_cpr_names_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_spr_names_entries
index|[]
init|=
block|{
block|{
literal|"psr"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"pcsr"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bpcsr"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tbr"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bpsr"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr0"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr1"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr2"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr3"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr4"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr5"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr6"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr7"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr8"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr9"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr10"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr11"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr12"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr13"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr14"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr15"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr16"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr17"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr18"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr19"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr20"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr21"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr22"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr23"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr24"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr25"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr26"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr27"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr28"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr29"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr30"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr31"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr32"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr33"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr34"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr35"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr36"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr37"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr38"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr39"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr40"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr41"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr42"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr43"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr44"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr45"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr46"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr47"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr48"
block|,
literal|64
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr49"
block|,
literal|65
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr50"
block|,
literal|66
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr51"
block|,
literal|67
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr52"
block|,
literal|68
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr53"
block|,
literal|69
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr54"
block|,
literal|70
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr55"
block|,
literal|71
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr56"
block|,
literal|72
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr57"
block|,
literal|73
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr58"
block|,
literal|74
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr59"
block|,
literal|75
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr60"
block|,
literal|76
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr61"
block|,
literal|77
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr62"
block|,
literal|78
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hsr63"
block|,
literal|79
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ccr"
block|,
literal|256
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cccr"
block|,
literal|263
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lr"
block|,
literal|272
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lcr"
block|,
literal|273
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iacc0h"
block|,
literal|280
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iacc0l"
block|,
literal|281
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"isr"
block|,
literal|288
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear0"
block|,
literal|352
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear1"
block|,
literal|353
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear2"
block|,
literal|354
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear3"
block|,
literal|355
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear4"
block|,
literal|356
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear5"
block|,
literal|357
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear6"
block|,
literal|358
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear7"
block|,
literal|359
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear8"
block|,
literal|360
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear9"
block|,
literal|361
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear10"
block|,
literal|362
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear11"
block|,
literal|363
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear12"
block|,
literal|364
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear13"
block|,
literal|365
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear14"
block|,
literal|366
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear15"
block|,
literal|367
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear16"
block|,
literal|368
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear17"
block|,
literal|369
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear18"
block|,
literal|370
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear19"
block|,
literal|371
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear20"
block|,
literal|372
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear21"
block|,
literal|373
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear22"
block|,
literal|374
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear23"
block|,
literal|375
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear24"
block|,
literal|376
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear25"
block|,
literal|377
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear26"
block|,
literal|378
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear27"
block|,
literal|379
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear28"
block|,
literal|380
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear29"
block|,
literal|381
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear30"
block|,
literal|382
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neear31"
block|,
literal|383
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr0"
block|,
literal|384
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr1"
block|,
literal|385
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr2"
block|,
literal|386
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr3"
block|,
literal|387
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr4"
block|,
literal|388
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr5"
block|,
literal|389
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr6"
block|,
literal|390
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr7"
block|,
literal|391
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr8"
block|,
literal|392
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr9"
block|,
literal|393
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr10"
block|,
literal|394
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr11"
block|,
literal|395
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr12"
block|,
literal|396
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr13"
block|,
literal|397
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr14"
block|,
literal|398
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr15"
block|,
literal|399
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr16"
block|,
literal|400
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr17"
block|,
literal|401
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr18"
block|,
literal|402
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr19"
block|,
literal|403
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr20"
block|,
literal|404
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr21"
block|,
literal|405
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr22"
block|,
literal|406
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr23"
block|,
literal|407
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr24"
block|,
literal|408
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr25"
block|,
literal|409
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr26"
block|,
literal|410
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr27"
block|,
literal|411
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr28"
block|,
literal|412
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr29"
block|,
literal|413
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr30"
block|,
literal|414
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nesr31"
block|,
literal|415
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"necr"
block|,
literal|416
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gner0"
block|,
literal|432
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gner1"
block|,
literal|433
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fner0"
block|,
literal|434
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fner1"
block|,
literal|435
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr0"
block|,
literal|512
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr1"
block|,
literal|513
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr2"
block|,
literal|514
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr3"
block|,
literal|515
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr4"
block|,
literal|516
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr5"
block|,
literal|517
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr6"
block|,
literal|518
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr7"
block|,
literal|519
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr8"
block|,
literal|520
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr9"
block|,
literal|521
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr10"
block|,
literal|522
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr11"
block|,
literal|523
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr12"
block|,
literal|524
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr13"
block|,
literal|525
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr14"
block|,
literal|526
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr15"
block|,
literal|527
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr16"
block|,
literal|528
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr17"
block|,
literal|529
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr18"
block|,
literal|530
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr19"
block|,
literal|531
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr20"
block|,
literal|532
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr21"
block|,
literal|533
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr22"
block|,
literal|534
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr23"
block|,
literal|535
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr24"
block|,
literal|536
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr25"
block|,
literal|537
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr26"
block|,
literal|538
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr27"
block|,
literal|539
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr28"
block|,
literal|540
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr29"
block|,
literal|541
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr30"
block|,
literal|542
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr31"
block|,
literal|543
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr32"
block|,
literal|544
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr33"
block|,
literal|545
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr34"
block|,
literal|546
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr35"
block|,
literal|547
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr36"
block|,
literal|548
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr37"
block|,
literal|549
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr38"
block|,
literal|550
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr39"
block|,
literal|551
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr40"
block|,
literal|552
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr41"
block|,
literal|553
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr42"
block|,
literal|554
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr43"
block|,
literal|555
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr44"
block|,
literal|556
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr45"
block|,
literal|557
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr46"
block|,
literal|558
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr47"
block|,
literal|559
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr48"
block|,
literal|560
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr49"
block|,
literal|561
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr50"
block|,
literal|562
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr51"
block|,
literal|563
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr52"
block|,
literal|564
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr53"
block|,
literal|565
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr54"
block|,
literal|566
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr55"
block|,
literal|567
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr56"
block|,
literal|568
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr57"
block|,
literal|569
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr58"
block|,
literal|570
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr59"
block|,
literal|571
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr60"
block|,
literal|572
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr61"
block|,
literal|573
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr62"
block|,
literal|574
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"epcr63"
block|,
literal|575
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr0"
block|,
literal|576
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr1"
block|,
literal|577
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr2"
block|,
literal|578
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr3"
block|,
literal|579
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr4"
block|,
literal|580
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr5"
block|,
literal|581
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr6"
block|,
literal|582
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr7"
block|,
literal|583
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr8"
block|,
literal|584
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr9"
block|,
literal|585
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr10"
block|,
literal|586
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr11"
block|,
literal|587
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr12"
block|,
literal|588
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr13"
block|,
literal|589
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr14"
block|,
literal|590
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr15"
block|,
literal|591
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr16"
block|,
literal|592
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr17"
block|,
literal|593
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr18"
block|,
literal|594
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr19"
block|,
literal|595
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr20"
block|,
literal|596
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr21"
block|,
literal|597
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr22"
block|,
literal|598
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr23"
block|,
literal|599
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr24"
block|,
literal|600
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr25"
block|,
literal|601
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr26"
block|,
literal|602
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr27"
block|,
literal|603
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr28"
block|,
literal|604
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr29"
block|,
literal|605
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr30"
block|,
literal|606
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr31"
block|,
literal|607
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr32"
block|,
literal|608
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr33"
block|,
literal|609
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr34"
block|,
literal|610
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr35"
block|,
literal|611
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr36"
block|,
literal|612
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr37"
block|,
literal|613
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr38"
block|,
literal|614
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr39"
block|,
literal|615
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr40"
block|,
literal|616
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr41"
block|,
literal|617
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr42"
block|,
literal|618
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr43"
block|,
literal|619
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr44"
block|,
literal|620
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr45"
block|,
literal|621
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr46"
block|,
literal|622
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr47"
block|,
literal|623
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr48"
block|,
literal|624
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr49"
block|,
literal|625
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr50"
block|,
literal|626
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr51"
block|,
literal|627
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr52"
block|,
literal|628
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr53"
block|,
literal|629
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr54"
block|,
literal|630
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr55"
block|,
literal|631
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr56"
block|,
literal|632
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr57"
block|,
literal|633
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr58"
block|,
literal|634
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr59"
block|,
literal|635
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr60"
block|,
literal|636
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr61"
block|,
literal|637
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr62"
block|,
literal|638
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esr63"
block|,
literal|639
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir0"
block|,
literal|640
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir1"
block|,
literal|641
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir2"
block|,
literal|642
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir3"
block|,
literal|643
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir4"
block|,
literal|644
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir5"
block|,
literal|645
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir6"
block|,
literal|646
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir7"
block|,
literal|647
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir8"
block|,
literal|648
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir9"
block|,
literal|649
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir10"
block|,
literal|650
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir11"
block|,
literal|651
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir12"
block|,
literal|652
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir13"
block|,
literal|653
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir14"
block|,
literal|654
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir15"
block|,
literal|655
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir16"
block|,
literal|656
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir17"
block|,
literal|657
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir18"
block|,
literal|658
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir19"
block|,
literal|659
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir20"
block|,
literal|660
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir21"
block|,
literal|661
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir22"
block|,
literal|662
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir23"
block|,
literal|663
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir24"
block|,
literal|664
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir25"
block|,
literal|665
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir26"
block|,
literal|666
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir27"
block|,
literal|667
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir28"
block|,
literal|668
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir29"
block|,
literal|669
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir30"
block|,
literal|670
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"eir31"
block|,
literal|671
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esfr0"
block|,
literal|672
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esfr1"
block|,
literal|673
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sr0"
block|,
literal|768
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sr1"
block|,
literal|769
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sr2"
block|,
literal|770
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sr3"
block|,
literal|771
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr0"
block|,
literal|1024
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr1"
block|,
literal|1025
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr2"
block|,
literal|1026
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr3"
block|,
literal|1027
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr4"
block|,
literal|1028
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr5"
block|,
literal|1029
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr6"
block|,
literal|1030
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr7"
block|,
literal|1031
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr8"
block|,
literal|1032
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr9"
block|,
literal|1033
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr10"
block|,
literal|1034
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr11"
block|,
literal|1035
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr12"
block|,
literal|1036
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr13"
block|,
literal|1037
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr14"
block|,
literal|1038
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr15"
block|,
literal|1039
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr16"
block|,
literal|1040
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr17"
block|,
literal|1041
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr18"
block|,
literal|1042
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr19"
block|,
literal|1043
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr20"
block|,
literal|1044
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr21"
block|,
literal|1045
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr22"
block|,
literal|1046
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr23"
block|,
literal|1047
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr24"
block|,
literal|1048
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr25"
block|,
literal|1049
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr26"
block|,
literal|1050
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr27"
block|,
literal|1051
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr28"
block|,
literal|1052
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr29"
block|,
literal|1053
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr30"
block|,
literal|1054
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr31"
block|,
literal|1055
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr32"
block|,
literal|1056
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr33"
block|,
literal|1057
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr34"
block|,
literal|1058
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr35"
block|,
literal|1059
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr36"
block|,
literal|1060
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr37"
block|,
literal|1061
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr38"
block|,
literal|1062
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr39"
block|,
literal|1063
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr40"
block|,
literal|1064
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr41"
block|,
literal|1065
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr42"
block|,
literal|1066
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr43"
block|,
literal|1067
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr44"
block|,
literal|1068
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr45"
block|,
literal|1069
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr46"
block|,
literal|1070
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr47"
block|,
literal|1071
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr48"
block|,
literal|1072
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr49"
block|,
literal|1073
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr50"
block|,
literal|1074
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr51"
block|,
literal|1075
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr52"
block|,
literal|1076
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr53"
block|,
literal|1077
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr54"
block|,
literal|1078
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr55"
block|,
literal|1079
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr56"
block|,
literal|1080
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr57"
block|,
literal|1081
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr58"
block|,
literal|1082
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr59"
block|,
literal|1083
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr60"
block|,
literal|1084
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr61"
block|,
literal|1085
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr62"
block|,
literal|1086
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fsr63"
block|,
literal|1087
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop0"
block|,
literal|1088
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop1"
block|,
literal|1090
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop2"
block|,
literal|1092
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop3"
block|,
literal|1094
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop4"
block|,
literal|1096
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop5"
block|,
literal|1098
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop6"
block|,
literal|1100
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop7"
block|,
literal|1102
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop8"
block|,
literal|1104
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop9"
block|,
literal|1106
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop10"
block|,
literal|1108
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop11"
block|,
literal|1110
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop12"
block|,
literal|1112
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop13"
block|,
literal|1114
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop14"
block|,
literal|1116
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop15"
block|,
literal|1118
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop16"
block|,
literal|1120
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop17"
block|,
literal|1122
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop18"
block|,
literal|1124
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop19"
block|,
literal|1126
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop20"
block|,
literal|1128
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop21"
block|,
literal|1130
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop22"
block|,
literal|1132
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop23"
block|,
literal|1134
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop24"
block|,
literal|1136
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop25"
block|,
literal|1138
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop26"
block|,
literal|1140
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop27"
block|,
literal|1142
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop28"
block|,
literal|1144
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop29"
block|,
literal|1146
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop30"
block|,
literal|1148
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqop31"
block|,
literal|1150
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst0"
block|,
literal|1089
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst1"
block|,
literal|1091
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst2"
block|,
literal|1093
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst3"
block|,
literal|1095
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst4"
block|,
literal|1097
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst5"
block|,
literal|1099
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst6"
block|,
literal|1101
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst7"
block|,
literal|1103
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst8"
block|,
literal|1105
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst9"
block|,
literal|1107
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst10"
block|,
literal|1109
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst11"
block|,
literal|1111
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst12"
block|,
literal|1113
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst13"
block|,
literal|1115
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst14"
block|,
literal|1117
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst15"
block|,
literal|1119
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst16"
block|,
literal|1121
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst17"
block|,
literal|1123
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst18"
block|,
literal|1125
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst19"
block|,
literal|1127
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst20"
block|,
literal|1129
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst21"
block|,
literal|1131
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst22"
block|,
literal|1133
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst23"
block|,
literal|1135
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst24"
block|,
literal|1137
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst25"
block|,
literal|1139
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst26"
block|,
literal|1141
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst27"
block|,
literal|1143
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst28"
block|,
literal|1145
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst29"
block|,
literal|1147
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst30"
block|,
literal|1149
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fqst31"
block|,
literal|1151
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mcilr0"
block|,
literal|1272
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mcilr1"
block|,
literal|1273
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr0"
block|,
literal|1280
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr1"
block|,
literal|1281
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr2"
block|,
literal|1282
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr3"
block|,
literal|1283
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr4"
block|,
literal|1284
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr5"
block|,
literal|1285
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr6"
block|,
literal|1286
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr7"
block|,
literal|1287
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr8"
block|,
literal|1288
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr9"
block|,
literal|1289
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr10"
block|,
literal|1290
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr11"
block|,
literal|1291
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr12"
block|,
literal|1292
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr13"
block|,
literal|1293
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr14"
block|,
literal|1294
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr15"
block|,
literal|1295
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr16"
block|,
literal|1296
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr17"
block|,
literal|1297
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr18"
block|,
literal|1298
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr19"
block|,
literal|1299
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr20"
block|,
literal|1300
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr21"
block|,
literal|1301
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr22"
block|,
literal|1302
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr23"
block|,
literal|1303
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr24"
block|,
literal|1304
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr25"
block|,
literal|1305
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr26"
block|,
literal|1306
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr27"
block|,
literal|1307
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr28"
block|,
literal|1308
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr29"
block|,
literal|1309
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr30"
block|,
literal|1310
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr31"
block|,
literal|1311
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr32"
block|,
literal|1312
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr33"
block|,
literal|1313
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr34"
block|,
literal|1314
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr35"
block|,
literal|1315
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr36"
block|,
literal|1316
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr37"
block|,
literal|1317
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr38"
block|,
literal|1318
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr39"
block|,
literal|1319
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr40"
block|,
literal|1320
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr41"
block|,
literal|1321
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr42"
block|,
literal|1322
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr43"
block|,
literal|1323
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr44"
block|,
literal|1324
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr45"
block|,
literal|1325
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr46"
block|,
literal|1326
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr47"
block|,
literal|1327
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr48"
block|,
literal|1328
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr49"
block|,
literal|1329
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr50"
block|,
literal|1330
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr51"
block|,
literal|1331
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr52"
block|,
literal|1332
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr53"
block|,
literal|1333
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr54"
block|,
literal|1334
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr55"
block|,
literal|1335
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr56"
block|,
literal|1336
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr57"
block|,
literal|1337
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr58"
block|,
literal|1338
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr59"
block|,
literal|1339
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr60"
block|,
literal|1340
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr61"
block|,
literal|1341
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr62"
block|,
literal|1342
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msr63"
block|,
literal|1343
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop0"
block|,
literal|1344
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop1"
block|,
literal|1346
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop2"
block|,
literal|1348
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop3"
block|,
literal|1350
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop4"
block|,
literal|1352
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop5"
block|,
literal|1354
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop6"
block|,
literal|1356
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop7"
block|,
literal|1358
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop8"
block|,
literal|1360
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop9"
block|,
literal|1362
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop10"
block|,
literal|1364
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop11"
block|,
literal|1366
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop12"
block|,
literal|1368
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop13"
block|,
literal|1370
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop14"
block|,
literal|1372
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop15"
block|,
literal|1374
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop16"
block|,
literal|1376
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop17"
block|,
literal|1378
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop18"
block|,
literal|1380
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop19"
block|,
literal|1382
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop20"
block|,
literal|1384
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop21"
block|,
literal|1386
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop22"
block|,
literal|1388
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop23"
block|,
literal|1390
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop24"
block|,
literal|1392
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop25"
block|,
literal|1394
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop26"
block|,
literal|1396
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop27"
block|,
literal|1398
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop28"
block|,
literal|1400
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop29"
block|,
literal|1402
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop30"
block|,
literal|1404
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqop31"
block|,
literal|1406
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst0"
block|,
literal|1345
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst1"
block|,
literal|1347
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst2"
block|,
literal|1349
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst3"
block|,
literal|1351
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst4"
block|,
literal|1353
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst5"
block|,
literal|1355
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst6"
block|,
literal|1357
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst7"
block|,
literal|1359
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst8"
block|,
literal|1361
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst9"
block|,
literal|1363
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst10"
block|,
literal|1365
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst11"
block|,
literal|1367
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst12"
block|,
literal|1369
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst13"
block|,
literal|1371
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst14"
block|,
literal|1373
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst15"
block|,
literal|1375
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst16"
block|,
literal|1377
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst17"
block|,
literal|1379
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst18"
block|,
literal|1381
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst19"
block|,
literal|1383
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst20"
block|,
literal|1385
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst21"
block|,
literal|1387
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst22"
block|,
literal|1389
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst23"
block|,
literal|1391
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst24"
block|,
literal|1393
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst25"
block|,
literal|1395
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst26"
block|,
literal|1397
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst27"
block|,
literal|1399
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst28"
block|,
literal|1401
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst29"
block|,
literal|1403
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst30"
block|,
literal|1405
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mqst31"
block|,
literal|1407
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear0"
block|,
literal|1536
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear1"
block|,
literal|1537
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear2"
block|,
literal|1538
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear3"
block|,
literal|1539
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear4"
block|,
literal|1540
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear5"
block|,
literal|1541
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear6"
block|,
literal|1542
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear7"
block|,
literal|1543
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear8"
block|,
literal|1544
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear9"
block|,
literal|1545
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear10"
block|,
literal|1546
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear11"
block|,
literal|1547
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear12"
block|,
literal|1548
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear13"
block|,
literal|1549
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear14"
block|,
literal|1550
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear15"
block|,
literal|1551
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear16"
block|,
literal|1552
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear17"
block|,
literal|1553
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear18"
block|,
literal|1554
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear19"
block|,
literal|1555
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear20"
block|,
literal|1556
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear21"
block|,
literal|1557
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear22"
block|,
literal|1558
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear23"
block|,
literal|1559
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear24"
block|,
literal|1560
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear25"
block|,
literal|1561
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear26"
block|,
literal|1562
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear27"
block|,
literal|1563
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear28"
block|,
literal|1564
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear29"
block|,
literal|1565
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear30"
block|,
literal|1566
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear31"
block|,
literal|1567
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear32"
block|,
literal|1568
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear33"
block|,
literal|1569
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear34"
block|,
literal|1570
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear35"
block|,
literal|1571
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear36"
block|,
literal|1572
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear37"
block|,
literal|1573
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear38"
block|,
literal|1574
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear39"
block|,
literal|1575
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear40"
block|,
literal|1576
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear41"
block|,
literal|1577
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear42"
block|,
literal|1578
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear43"
block|,
literal|1579
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear44"
block|,
literal|1580
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear45"
block|,
literal|1581
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear46"
block|,
literal|1582
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear47"
block|,
literal|1583
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear48"
block|,
literal|1584
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear49"
block|,
literal|1585
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear50"
block|,
literal|1586
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear51"
block|,
literal|1587
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear52"
block|,
literal|1588
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear53"
block|,
literal|1589
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear54"
block|,
literal|1590
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear55"
block|,
literal|1591
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear56"
block|,
literal|1592
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear57"
block|,
literal|1593
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear58"
block|,
literal|1594
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear59"
block|,
literal|1595
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear60"
block|,
literal|1596
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear61"
block|,
literal|1597
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear62"
block|,
literal|1598
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ear63"
block|,
literal|1599
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr0"
block|,
literal|1600
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr1"
block|,
literal|1601
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr2"
block|,
literal|1602
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr3"
block|,
literal|1603
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr4"
block|,
literal|1604
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr5"
block|,
literal|1605
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr6"
block|,
literal|1606
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr7"
block|,
literal|1607
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr8"
block|,
literal|1608
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr9"
block|,
literal|1609
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr10"
block|,
literal|1610
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr11"
block|,
literal|1611
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr12"
block|,
literal|1612
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr13"
block|,
literal|1613
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr14"
block|,
literal|1614
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr15"
block|,
literal|1615
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr16"
block|,
literal|1616
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr17"
block|,
literal|1617
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr18"
block|,
literal|1618
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr19"
block|,
literal|1619
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr20"
block|,
literal|1620
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr21"
block|,
literal|1621
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr22"
block|,
literal|1622
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr23"
block|,
literal|1623
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr24"
block|,
literal|1624
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr25"
block|,
literal|1625
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr26"
block|,
literal|1626
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr27"
block|,
literal|1627
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr28"
block|,
literal|1628
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr29"
block|,
literal|1629
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr30"
block|,
literal|1630
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr31"
block|,
literal|1631
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr32"
block|,
literal|1632
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr33"
block|,
literal|1636
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr34"
block|,
literal|1634
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr35"
block|,
literal|1635
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr36"
block|,
literal|1636
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr37"
block|,
literal|1637
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr38"
block|,
literal|1638
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr39"
block|,
literal|1639
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr40"
block|,
literal|1640
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr41"
block|,
literal|1641
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr42"
block|,
literal|1642
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr43"
block|,
literal|1643
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr44"
block|,
literal|1644
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr45"
block|,
literal|1645
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr46"
block|,
literal|1646
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr47"
block|,
literal|1647
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr48"
block|,
literal|1648
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr49"
block|,
literal|1649
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr50"
block|,
literal|1650
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr51"
block|,
literal|1651
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr52"
block|,
literal|1652
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr53"
block|,
literal|1653
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr54"
block|,
literal|1654
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr55"
block|,
literal|1655
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr56"
block|,
literal|1656
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr57"
block|,
literal|1657
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr58"
block|,
literal|1658
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr59"
block|,
literal|1659
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr60"
block|,
literal|1660
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr61"
block|,
literal|1661
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr62"
block|,
literal|1662
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"edr63"
block|,
literal|1663
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr0"
block|,
literal|1664
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr1"
block|,
literal|1665
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr2"
block|,
literal|1666
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr3"
block|,
literal|1667
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr4"
block|,
literal|1668
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr5"
block|,
literal|1669
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr6"
block|,
literal|1670
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr7"
block|,
literal|1671
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr8"
block|,
literal|1672
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr9"
block|,
literal|1673
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr10"
block|,
literal|1674
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr11"
block|,
literal|1675
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr12"
block|,
literal|1676
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr13"
block|,
literal|1677
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr14"
block|,
literal|1678
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr15"
block|,
literal|1679
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr16"
block|,
literal|1680
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr17"
block|,
literal|1681
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr18"
block|,
literal|1682
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr19"
block|,
literal|1683
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr20"
block|,
literal|1684
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr21"
block|,
literal|1685
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr22"
block|,
literal|1686
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr23"
block|,
literal|1687
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr24"
block|,
literal|1688
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr25"
block|,
literal|1689
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr26"
block|,
literal|1690
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr27"
block|,
literal|1691
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr28"
block|,
literal|1692
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr29"
block|,
literal|1693
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr30"
block|,
literal|1694
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr31"
block|,
literal|1695
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr32"
block|,
literal|1696
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr33"
block|,
literal|1697
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr34"
block|,
literal|1698
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr35"
block|,
literal|1699
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr36"
block|,
literal|1700
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr37"
block|,
literal|1701
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr38"
block|,
literal|1702
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr39"
block|,
literal|1703
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr40"
block|,
literal|1704
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr41"
block|,
literal|1705
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr42"
block|,
literal|1706
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr43"
block|,
literal|1707
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr44"
block|,
literal|1708
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr45"
block|,
literal|1709
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr46"
block|,
literal|1710
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr47"
block|,
literal|1711
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr48"
block|,
literal|1712
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr49"
block|,
literal|1713
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr50"
block|,
literal|1714
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr51"
block|,
literal|1715
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr52"
block|,
literal|1716
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr53"
block|,
literal|1717
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr54"
block|,
literal|1718
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr55"
block|,
literal|1719
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr56"
block|,
literal|1720
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr57"
block|,
literal|1721
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr58"
block|,
literal|1722
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr59"
block|,
literal|1723
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr60"
block|,
literal|1724
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr61"
block|,
literal|1725
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr62"
block|,
literal|1726
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iamlr63"
block|,
literal|1727
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr0"
block|,
literal|1728
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr1"
block|,
literal|1729
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr2"
block|,
literal|1730
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr3"
block|,
literal|1731
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr4"
block|,
literal|1732
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr5"
block|,
literal|1733
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr6"
block|,
literal|1734
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr7"
block|,
literal|1735
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr8"
block|,
literal|1736
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr9"
block|,
literal|1737
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr10"
block|,
literal|1738
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr11"
block|,
literal|1739
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr12"
block|,
literal|1740
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr13"
block|,
literal|1741
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr14"
block|,
literal|1742
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr15"
block|,
literal|1743
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr16"
block|,
literal|1744
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr17"
block|,
literal|1745
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr18"
block|,
literal|1746
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr19"
block|,
literal|1747
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr20"
block|,
literal|1748
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr21"
block|,
literal|1749
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr22"
block|,
literal|1750
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr23"
block|,
literal|1751
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr24"
block|,
literal|1752
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr25"
block|,
literal|1753
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr26"
block|,
literal|1754
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr27"
block|,
literal|1755
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr28"
block|,
literal|1756
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr29"
block|,
literal|1757
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr30"
block|,
literal|1758
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr31"
block|,
literal|1759
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr32"
block|,
literal|1760
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr33"
block|,
literal|1761
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr34"
block|,
literal|1762
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr35"
block|,
literal|1763
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr36"
block|,
literal|1764
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr37"
block|,
literal|1765
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr38"
block|,
literal|1766
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr39"
block|,
literal|1767
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr40"
block|,
literal|1768
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr41"
block|,
literal|1769
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr42"
block|,
literal|1770
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr43"
block|,
literal|1771
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr44"
block|,
literal|1772
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr45"
block|,
literal|1773
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr46"
block|,
literal|1774
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr47"
block|,
literal|1775
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr48"
block|,
literal|1776
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr49"
block|,
literal|1777
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr50"
block|,
literal|1778
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr51"
block|,
literal|1779
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr52"
block|,
literal|1780
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr53"
block|,
literal|1781
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr54"
block|,
literal|1782
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr55"
block|,
literal|1783
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr56"
block|,
literal|1784
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr57"
block|,
literal|1785
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr58"
block|,
literal|1786
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr59"
block|,
literal|1787
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr60"
block|,
literal|1788
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr61"
block|,
literal|1789
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr62"
block|,
literal|1790
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iampr63"
block|,
literal|1791
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr0"
block|,
literal|1792
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr1"
block|,
literal|1793
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr2"
block|,
literal|1794
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr3"
block|,
literal|1795
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr4"
block|,
literal|1796
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr5"
block|,
literal|1797
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr6"
block|,
literal|1798
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr7"
block|,
literal|1799
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr8"
block|,
literal|1800
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr9"
block|,
literal|1801
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr10"
block|,
literal|1802
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr11"
block|,
literal|1803
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr12"
block|,
literal|1804
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr13"
block|,
literal|1805
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr14"
block|,
literal|1806
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr15"
block|,
literal|1807
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr16"
block|,
literal|1808
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr17"
block|,
literal|1809
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr18"
block|,
literal|1810
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr19"
block|,
literal|1811
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr20"
block|,
literal|1812
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr21"
block|,
literal|1813
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr22"
block|,
literal|1814
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr23"
block|,
literal|1815
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr24"
block|,
literal|1816
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr25"
block|,
literal|1817
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr26"
block|,
literal|1818
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr27"
block|,
literal|1819
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr28"
block|,
literal|1820
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr29"
block|,
literal|1821
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr30"
block|,
literal|1822
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr31"
block|,
literal|1823
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr32"
block|,
literal|1824
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr33"
block|,
literal|1825
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr34"
block|,
literal|1826
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr35"
block|,
literal|1827
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr36"
block|,
literal|1828
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr37"
block|,
literal|1829
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr38"
block|,
literal|1830
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr39"
block|,
literal|1831
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr40"
block|,
literal|1832
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr41"
block|,
literal|1833
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr42"
block|,
literal|1834
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr43"
block|,
literal|1835
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr44"
block|,
literal|1836
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr45"
block|,
literal|1837
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr46"
block|,
literal|1838
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr47"
block|,
literal|1839
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr48"
block|,
literal|1840
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr49"
block|,
literal|1841
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr50"
block|,
literal|1842
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr51"
block|,
literal|1843
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr52"
block|,
literal|1844
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr53"
block|,
literal|1845
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr54"
block|,
literal|1846
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr55"
block|,
literal|1847
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr56"
block|,
literal|1848
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr57"
block|,
literal|1849
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr58"
block|,
literal|1850
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr59"
block|,
literal|1851
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr60"
block|,
literal|1852
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr61"
block|,
literal|1853
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr62"
block|,
literal|1854
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"damlr63"
block|,
literal|1855
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr0"
block|,
literal|1856
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr1"
block|,
literal|1857
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr2"
block|,
literal|1858
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr3"
block|,
literal|1859
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr4"
block|,
literal|1860
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr5"
block|,
literal|1861
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr6"
block|,
literal|1862
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr7"
block|,
literal|1863
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr8"
block|,
literal|1864
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr9"
block|,
literal|1865
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr10"
block|,
literal|1866
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr11"
block|,
literal|1867
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr12"
block|,
literal|1868
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr13"
block|,
literal|1869
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr14"
block|,
literal|1870
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr15"
block|,
literal|1871
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr16"
block|,
literal|1872
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr17"
block|,
literal|1873
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr18"
block|,
literal|1874
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr19"
block|,
literal|1875
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr20"
block|,
literal|1876
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr21"
block|,
literal|1877
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr22"
block|,
literal|1878
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr23"
block|,
literal|1879
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr24"
block|,
literal|1880
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr25"
block|,
literal|1881
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr26"
block|,
literal|1882
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr27"
block|,
literal|1883
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr28"
block|,
literal|1884
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr29"
block|,
literal|1885
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr30"
block|,
literal|1886
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr31"
block|,
literal|1887
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr32"
block|,
literal|1888
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr33"
block|,
literal|1889
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr34"
block|,
literal|1890
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr35"
block|,
literal|1891
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr36"
block|,
literal|1892
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr37"
block|,
literal|1893
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr38"
block|,
literal|1894
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr39"
block|,
literal|1895
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr40"
block|,
literal|1896
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr41"
block|,
literal|1897
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr42"
block|,
literal|1898
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr43"
block|,
literal|1899
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr44"
block|,
literal|1900
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr45"
block|,
literal|1901
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr46"
block|,
literal|1902
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr47"
block|,
literal|1903
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr48"
block|,
literal|1904
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr49"
block|,
literal|1905
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr50"
block|,
literal|1906
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr51"
block|,
literal|1907
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr52"
block|,
literal|1908
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr53"
block|,
literal|1909
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr54"
block|,
literal|1910
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr55"
block|,
literal|1911
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr56"
block|,
literal|1912
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr57"
block|,
literal|1913
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr58"
block|,
literal|1914
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr59"
block|,
literal|1915
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr60"
block|,
literal|1916
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr61"
block|,
literal|1917
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr62"
block|,
literal|1918
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dampr63"
block|,
literal|1919
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"amcr"
block|,
literal|1920
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"stbar"
block|,
literal|1921
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mmcr"
block|,
literal|1922
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dcr"
block|,
literal|2048
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"brr"
block|,
literal|2049
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nmar"
block|,
literal|2050
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ibar0"
block|,
literal|2052
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ibar1"
block|,
literal|2053
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ibar2"
block|,
literal|2054
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ibar3"
block|,
literal|2055
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbar0"
block|,
literal|2056
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbar1"
block|,
literal|2057
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbar2"
block|,
literal|2058
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbar3"
block|,
literal|2059
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr00"
block|,
literal|2060
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr01"
block|,
literal|2061
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr02"
block|,
literal|2062
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr03"
block|,
literal|2063
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr10"
block|,
literal|2064
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr11"
block|,
literal|2065
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr12"
block|,
literal|2066
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr13"
block|,
literal|2067
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr20"
block|,
literal|2068
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr21"
block|,
literal|2069
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr22"
block|,
literal|2070
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr23"
block|,
literal|2071
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr30"
block|,
literal|2072
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr31"
block|,
literal|2073
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr32"
block|,
literal|2074
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbdr33"
block|,
literal|2075
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr00"
block|,
literal|2076
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr01"
block|,
literal|2077
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr02"
block|,
literal|2078
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr03"
block|,
literal|2079
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr10"
block|,
literal|2080
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr11"
block|,
literal|2081
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr12"
block|,
literal|2082
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr13"
block|,
literal|2083
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr20"
block|,
literal|2084
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr21"
block|,
literal|2085
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr22"
block|,
literal|2086
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr23"
block|,
literal|2087
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr30"
block|,
literal|2088
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr31"
block|,
literal|2089
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr32"
block|,
literal|2090
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dbmr33"
block|,
literal|2091
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpcfr"
block|,
literal|2092
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpcr"
block|,
literal|2093
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpsr"
block|,
literal|2094
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpesr0"
block|,
literal|2096
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpesr1"
block|,
literal|2097
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpemr0"
block|,
literal|2098
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cpemr1"
block|,
literal|2099
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ihsr8"
block|,
literal|3848
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_spr_names
init|=
block|{
operator|&
name|frv_cgen_opval_spr_names_entries
index|[
literal|0
index|]
block|,
literal|1007
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_accg_names_entries
index|[]
init|=
block|{
block|{
literal|"accg0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"accg63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_accg_names
init|=
block|{
operator|&
name|frv_cgen_opval_accg_names_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_acc_names_entries
index|[]
init|=
block|{
block|{
literal|"acc0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"acc63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_acc_names
init|=
block|{
operator|&
name|frv_cgen_opval_acc_names_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_iacc0_names_entries
index|[]
init|=
block|{
block|{
literal|"iacc0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_iacc0_names
init|=
block|{
operator|&
name|frv_cgen_opval_iacc0_names_entries
index|[
literal|0
index|]
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_iccr_names_entries
index|[]
init|=
block|{
block|{
literal|"icc0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"icc1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"icc2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"icc3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_iccr_names
init|=
block|{
operator|&
name|frv_cgen_opval_iccr_names_entries
index|[
literal|0
index|]
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_fccr_names_entries
index|[]
init|=
block|{
block|{
literal|"fcc0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fcc1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fcc2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fcc3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_fccr_names
init|=
block|{
operator|&
name|frv_cgen_opval_fccr_names_entries
index|[
literal|0
index|]
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_cccr_names_entries
index|[]
init|=
block|{
block|{
literal|"cc0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cc7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_cccr_names
init|=
block|{
operator|&
name|frv_cgen_opval_cccr_names_entries
index|[
literal|0
index|]
block|,
literal|8
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_h_pack_entries
index|[]
init|=
block|{
block|{
literal|""
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|".p"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|".P"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_h_pack
init|=
block|{
operator|&
name|frv_cgen_opval_h_pack_entries
index|[
literal|0
index|]
block|,
literal|3
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_h_hint_taken_entries
index|[]
init|=
block|{
block|{
literal|""
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_h_hint_taken
init|=
block|{
operator|&
name|frv_cgen_opval_h_hint_taken_entries
index|[
literal|0
index|]
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|frv_cgen_opval_h_hint_not_taken_entries
index|[]
init|=
block|{
block|{
literal|""
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|frv_cgen_opval_h_hint_not_taken
init|=
block|{
operator|&
name|frv_cgen_opval_h_hint_not_taken_entries
index|[
literal|0
index|]
block|,
literal|4
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|frv_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_imple"
block|,
name|HW_H_PSR_IMPLE
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_ver"
block|,
name|HW_H_PSR_VER
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_ice"
block|,
name|HW_H_PSR_ICE
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_nem"
block|,
name|HW_H_PSR_NEM
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_cm"
block|,
name|HW_H_PSR_CM
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_be"
block|,
name|HW_H_PSR_BE
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_esr"
block|,
name|HW_H_PSR_ESR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_ef"
block|,
name|HW_H_PSR_EF
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_em"
block|,
name|HW_H_PSR_EM
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_pil"
block|,
name|HW_H_PSR_PIL
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_ps"
block|,
name|HW_H_PSR_PS
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_et"
block|,
name|HW_H_PSR_ET
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psr_s"
block|,
name|HW_H_PSR_S
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-tbr_tba"
block|,
name|HW_H_TBR_TBA
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-tbr_tt"
block|,
name|HW_H_TBR_TT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-bpsr_bs"
block|,
name|HW_H_BPSR_BS
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-bpsr_bet"
block|,
name|HW_H_BPSR_BET
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr_double"
block|,
name|HW_H_GR_DOUBLE
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr_hi"
block|,
name|HW_H_GR_HI
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr_lo"
block|,
name|HW_H_GR_LO
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr"
block|,
name|HW_H_FR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_double"
block|,
name|HW_H_FR_DOUBLE
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_int"
block|,
name|HW_H_FR_INT
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_hi"
block|,
name|HW_H_FR_HI
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_lo"
block|,
name|HW_H_FR_LO
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_0"
block|,
name|HW_H_FR_0
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_1"
block|,
name|HW_H_FR_1
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_2"
block|,
name|HW_H_FR_2
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fr_3"
block|,
name|HW_H_FR_3
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cpr"
block|,
name|HW_H_CPR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_cpr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cpr_double"
block|,
name|HW_H_CPR_DOUBLE
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_cpr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-spr"
block|,
name|HW_H_SPR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_spr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-accg"
block|,
name|HW_H_ACCG
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_accg_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-acc40S"
block|,
name|HW_H_ACC40S
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_acc_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-acc40U"
block|,
name|HW_H_ACC40U
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_acc_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-iacc0"
block|,
name|HW_H_IACC0
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_iacc0_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-iccr"
block|,
name|HW_H_ICCR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_iccr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-fccr"
block|,
name|HW_H_FCCR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_fccr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cccr"
block|,
name|HW_H_CCCR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_cccr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-pack"
block|,
name|HW_H_PACK
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_h_pack
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-hint-taken"
block|,
name|HW_H_HINT_TAKEN
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_h_hint_taken
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-hint-not-taken"
block|,
name|HW_H_HINT_NOT_TAKEN
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|frv_cgen_opval_h_hint_not_taken
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|frv_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|FRV_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_PACK
block|,
literal|"f-pack"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_OP
block|,
literal|"f-op"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_OPE1
block|,
literal|"f-ope1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_OPE2
block|,
literal|"f-ope2"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_OPE3
block|,
literal|"f-ope3"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_OPE4
block|,
literal|"f-ope4"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRI
block|,
literal|"f-GRi"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRJ
block|,
literal|"f-GRj"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRK
block|,
literal|"f-GRk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FRI
block|,
literal|"f-FRi"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FRJ
block|,
literal|"f-FRj"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FRK
block|,
literal|"f-FRk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CPRI
block|,
literal|"f-CPRi"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CPRJ
block|,
literal|"f-CPRj"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CPRK
block|,
literal|"f-CPRk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACCGI
block|,
literal|"f-ACCGi"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACCGK
block|,
literal|"f-ACCGk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACC40SI
block|,
literal|"f-ACC40Si"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACC40UI
block|,
literal|"f-ACC40Ui"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACC40SK
block|,
literal|"f-ACC40Sk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACC40UK
block|,
literal|"f-ACC40Uk"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CRI
block|,
literal|"f-CRi"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CRJ
block|,
literal|"f-CRj"
block|,
literal|0
block|,
literal|32
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CRK
block|,
literal|"f-CRk"
block|,
literal|0
block|,
literal|32
block|,
literal|27
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CCI
block|,
literal|"f-CCi"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CRJ_INT
block|,
literal|"f-CRj_int"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CRJ_FLOAT
block|,
literal|"f-CRj_float"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_1
block|,
literal|"f-ICCi_1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_2
block|,
literal|"f-ICCi_2"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_3
block|,
literal|"f-ICCi_3"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_1
block|,
literal|"f-FCCi_1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_2
block|,
literal|"f-FCCi_2"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_3
block|,
literal|"f-FCCi_3"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCK
block|,
literal|"f-FCCk"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_EIR
block|,
literal|"f-eir"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S10
block|,
literal|"f-s10"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S12
block|,
literal|"f-s12"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_D12
block|,
literal|"f-d12"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_U16
block|,
literal|"f-u16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S16
block|,
literal|"f-s16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S6
block|,
literal|"f-s6"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S6_1
block|,
literal|"f-s6_1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_U6
block|,
literal|"f-u6"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S5
block|,
literal|"f-s5"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_U12_H
block|,
literal|"f-u12-h"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_U12_L
block|,
literal|"f-u12-l"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_U12
block|,
literal|"f-u12"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_INT_CC
block|,
literal|"f-int-cc"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FLT_CC
block|,
literal|"f-flt-cc"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_COND
block|,
literal|"f-cond"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CCOND
block|,
literal|"f-ccond"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_HINT
block|,
literal|"f-hint"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LI
block|,
literal|"f-LI"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LOCK
block|,
literal|"f-lock"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_DEBUG
block|,
literal|"f-debug"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_A
block|,
literal|"f-A"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_AE
block|,
literal|"f-ae"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_SPR_H
block|,
literal|"f-spr-h"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_SPR_L
block|,
literal|"f-spr-l"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_SPR
block|,
literal|"f-spr"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LABEL16
block|,
literal|"f-label16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LABELH6
block|,
literal|"f-labelH6"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LABELL18
block|,
literal|"f-labelL18"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LABEL24
block|,
literal|"f-label24"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_1_NULL
block|,
literal|"f-ICCi_1-null"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_2_NULL
block|,
literal|"f-ICCi_2-null"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ICCI_3_NULL
block|,
literal|"f-ICCi_3-null"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_1_NULL
block|,
literal|"f-FCCi_1-null"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_2_NULL
block|,
literal|"f-FCCi_2-null"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FCCI_3_NULL
block|,
literal|"f-FCCi_3-null"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_RS_NULL
block|,
literal|"f-rs-null"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRI_NULL
block|,
literal|"f-GRi-null"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRJ_NULL
block|,
literal|"f-GRj-null"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_GRK_NULL
block|,
literal|"f-GRk-null"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FRI_NULL
block|,
literal|"f-FRi-null"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_FRJ_NULL
block|,
literal|"f-FRj-null"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_ACCJ_NULL
block|,
literal|"f-ACCj-null"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_RD_NULL
block|,
literal|"f-rd-null"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_COND_NULL
block|,
literal|"f-cond-null"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_CCOND_NULL
block|,
literal|"f-ccond-null"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_S12_NULL
block|,
literal|"f-s12-null"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LABEL16_NULL
block|,
literal|"f-label16-null"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_1
block|,
literal|"f-misc-null-1"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|5
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_2
block|,
literal|"f-misc-null-2"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_3
block|,
literal|"f-misc-null-3"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_4
block|,
literal|"f-misc-null-4"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|2
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_5
block|,
literal|"f-misc-null-5"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_6
block|,
literal|"f-misc-null-6"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|3
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_7
block|,
literal|"f-misc-null-7"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|3
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_8
block|,
literal|"f-misc-null-8"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_9
block|,
literal|"f-misc-null-9"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_10
block|,
literal|"f-misc-null-10"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|5
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_MISC_NULL_11
block|,
literal|"f-misc-null-11"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LI_OFF
block|,
literal|"f-LI-off"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|FRV_F_LI_ON
block|,
literal|"f-LI-on"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_U12_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_SPR_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_LABEL24_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_U12_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U12_H
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U12_L
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_SPR_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_SPR_H
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_SPR_L
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|FRV_F_LABEL24_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_LABELH6
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_LABELL18
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|FRV_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|FRV_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|frv_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|FRV_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* pack: packing bit */
block|{
literal|"pack"
block|,
name|FRV_OPERAND_PACK
block|,
name|HW_H_PACK
block|,
literal|31
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_PACK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRi: source register 1 */
block|{
literal|"GRi"
block|,
name|FRV_OPERAND_GRI
block|,
name|HW_H_GR
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRj: source register 2 */
block|{
literal|"GRj"
block|,
name|FRV_OPERAND_GRJ
block|,
name|HW_H_GR
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRk: destination register */
block|{
literal|"GRk"
block|,
name|FRV_OPERAND_GRK
block|,
name|HW_H_GR
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRkhi: destination register */
block|{
literal|"GRkhi"
block|,
name|FRV_OPERAND_GRKHI
block|,
name|HW_H_GR_HI
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRklo: destination register */
block|{
literal|"GRklo"
block|,
name|FRV_OPERAND_GRKLO
block|,
name|HW_H_GR_LO
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* GRdoublek: destination register */
block|{
literal|"GRdoublek"
block|,
name|FRV_OPERAND_GRDOUBLEK
block|,
name|HW_H_GR_DOUBLE
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_GRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACC40Si: signed accumulator */
block|{
literal|"ACC40Si"
block|,
name|FRV_OPERAND_ACC40SI
block|,
name|HW_H_ACC40S
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACC40SI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACC40Ui: unsigned accumulator */
block|{
literal|"ACC40Ui"
block|,
name|FRV_OPERAND_ACC40UI
block|,
name|HW_H_ACC40U
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACC40UI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACC40Sk: target accumulator */
block|{
literal|"ACC40Sk"
block|,
name|FRV_OPERAND_ACC40SK
block|,
name|HW_H_ACC40S
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACC40SK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACC40Uk: target accumulator */
block|{
literal|"ACC40Uk"
block|,
name|FRV_OPERAND_ACC40UK
block|,
name|HW_H_ACC40U
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACC40UK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACCGi: source register */
block|{
literal|"ACCGi"
block|,
name|FRV_OPERAND_ACCGI
block|,
name|HW_H_ACCG
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACCGI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ACCGk: target register */
block|{
literal|"ACCGk"
block|,
name|FRV_OPERAND_ACCGK
block|,
name|HW_H_ACCG
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ACCGK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CPRi: source register */
block|{
literal|"CPRi"
block|,
name|FRV_OPERAND_CPRI
block|,
name|HW_H_CPR
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CPRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
comment|/* CPRj: source register */
block|{
literal|"CPRj"
block|,
name|FRV_OPERAND_CPRJ
block|,
name|HW_H_CPR
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CPRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
comment|/* CPRk: destination register */
block|{
literal|"CPRk"
block|,
name|FRV_OPERAND_CPRK
block|,
name|HW_H_CPR
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CPRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
comment|/* CPRdoublek: destination register */
block|{
literal|"CPRdoublek"
block|,
name|FRV_OPERAND_CPRDOUBLEK
block|,
name|HW_H_CPR_DOUBLE
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CPRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|}
block|}
block|}
block|,
comment|/* FRinti: source register 1 */
block|{
literal|"FRinti"
block|,
name|FRV_OPERAND_FRINTI
block|,
name|HW_H_FR_INT
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRintj: source register 2 */
block|{
literal|"FRintj"
block|,
name|FRV_OPERAND_FRINTJ
block|,
name|HW_H_FR_INT
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRintk: target register */
block|{
literal|"FRintk"
block|,
name|FRV_OPERAND_FRINTK
block|,
name|HW_H_FR_INT
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRi: source register 1 */
block|{
literal|"FRi"
block|,
name|FRV_OPERAND_FRI
block|,
name|HW_H_FR
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRj: source register 2 */
block|{
literal|"FRj"
block|,
name|FRV_OPERAND_FRJ
block|,
name|HW_H_FR
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRk: destination register */
block|{
literal|"FRk"
block|,
name|FRV_OPERAND_FRK
block|,
name|HW_H_FR
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRkhi: destination register */
block|{
literal|"FRkhi"
block|,
name|FRV_OPERAND_FRKHI
block|,
name|HW_H_FR_HI
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRklo: destination register */
block|{
literal|"FRklo"
block|,
name|FRV_OPERAND_FRKLO
block|,
name|HW_H_FR_LO
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRdoublei: source register 1 */
block|{
literal|"FRdoublei"
block|,
name|FRV_OPERAND_FRDOUBLEI
block|,
name|HW_H_FR_DOUBLE
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRdoublej: source register 2 */
block|{
literal|"FRdoublej"
block|,
name|FRV_OPERAND_FRDOUBLEJ
block|,
name|HW_H_FR_DOUBLE
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRdoublek: target register */
block|{
literal|"FRdoublek"
block|,
name|FRV_OPERAND_FRDOUBLEK
block|,
name|HW_H_FR_DOUBLE
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CRi: source register 1 */
block|{
literal|"CRi"
block|,
name|FRV_OPERAND_CRI
block|,
name|HW_H_CCCR
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CRj: source register 2 */
block|{
literal|"CRj"
block|,
name|FRV_OPERAND_CRJ
block|,
name|HW_H_CCCR
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CRj_int: destination register */
block|{
literal|"CRj_int"
block|,
name|FRV_OPERAND_CRJ_INT
block|,
name|HW_H_CCCR
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CRJ_INT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CRj_float: destination register */
block|{
literal|"CRj_float"
block|,
name|FRV_OPERAND_CRJ_FLOAT
block|,
name|HW_H_CCCR
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CRJ_FLOAT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CRk: destination register */
block|{
literal|"CRk"
block|,
name|FRV_OPERAND_CRK
block|,
name|HW_H_CCCR
block|,
literal|27
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* CCi: condition   register */
block|{
literal|"CCi"
block|,
name|FRV_OPERAND_CCI
block|,
name|HW_H_CCCR
block|,
literal|11
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CCI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ICCi_1: condition   register */
block|{
literal|"ICCi_1"
block|,
name|FRV_OPERAND_ICCI_1
block|,
name|HW_H_ICCR
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ICCI_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ICCi_2: condition   register */
block|{
literal|"ICCi_2"
block|,
name|FRV_OPERAND_ICCI_2
block|,
name|HW_H_ICCR
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ICCI_2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ICCi_3: condition   register */
block|{
literal|"ICCi_3"
block|,
name|FRV_OPERAND_ICCI_3
block|,
name|HW_H_ICCR
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_ICCI_3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FCCi_1: condition   register */
block|{
literal|"FCCi_1"
block|,
name|FRV_OPERAND_FCCI_1
block|,
name|HW_H_FCCR
block|,
literal|11
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FCCI_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FCCi_2: condition   register */
block|{
literal|"FCCi_2"
block|,
name|FRV_OPERAND_FCCI_2
block|,
name|HW_H_FCCR
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FCCI_2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FCCi_3: condition   register */
block|{
literal|"FCCi_3"
block|,
name|FRV_OPERAND_FCCI_3
block|,
name|HW_H_FCCR
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FCCI_3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FCCk: condition   register */
block|{
literal|"FCCk"
block|,
name|FRV_OPERAND_FCCK
block|,
name|HW_H_FCCR
block|,
literal|26
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FCCK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* eir: exception insn reg */
block|{
literal|"eir"
block|,
name|FRV_OPERAND_EIR
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_EIR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s10: 10 bit signed immediate */
block|{
literal|"s10"
block|,
name|FRV_OPERAND_S10
block|,
name|HW_H_SINT
block|,
literal|9
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S10
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* u16: 16 bit unsigned immediate */
block|{
literal|"u16"
block|,
name|FRV_OPERAND_U16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s16: 16 bit signed   immediate */
block|{
literal|"s16"
block|,
name|FRV_OPERAND_S16
block|,
name|HW_H_SINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s6: 6  bit signed   immediate */
block|{
literal|"s6"
block|,
name|FRV_OPERAND_S6
block|,
name|HW_H_SINT
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S6
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s6_1: 6  bit signed   immediate */
block|{
literal|"s6_1"
block|,
name|FRV_OPERAND_S6_1
block|,
name|HW_H_SINT
block|,
literal|11
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S6_1
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* u6: 6  bit unsigned immediate */
block|{
literal|"u6"
block|,
name|FRV_OPERAND_U6
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U6
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s5: 5  bit signed   immediate */
block|{
literal|"s5"
block|,
name|FRV_OPERAND_S5
block|,
name|HW_H_SINT
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S5
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* cond: conditional arithmetic */
block|{
literal|"cond"
block|,
name|FRV_OPERAND_COND
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_COND
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ccond: lr branch condition */
block|{
literal|"ccond"
block|,
name|FRV_OPERAND_CCOND
block|,
name|HW_H_UINT
block|,
literal|12
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_CCOND
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hint: 2 bit branch predictor */
block|{
literal|"hint"
block|,
name|FRV_OPERAND_HINT
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_HINT
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hint_taken: 2 bit branch predictor */
block|{
literal|"hint_taken"
block|,
name|FRV_OPERAND_HINT_TAKEN
block|,
name|HW_H_HINT_TAKEN
block|,
literal|17
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_HINT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hint_not_taken: 2 bit branch predictor */
block|{
literal|"hint_not_taken"
block|,
name|FRV_OPERAND_HINT_NOT_TAKEN
block|,
name|HW_H_HINT_NOT_TAKEN
block|,
literal|17
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_HINT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* LI: link indicator */
block|{
literal|"LI"
block|,
name|FRV_OPERAND_LI
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_LI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* lock: cache lock indicator */
block|{
literal|"lock"
block|,
name|FRV_OPERAND_LOCK
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_LOCK
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* debug: debug mode indicator */
block|{
literal|"debug"
block|,
name|FRV_OPERAND_DEBUG
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_DEBUG
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ae: all entries indicator */
block|{
literal|"ae"
block|,
name|FRV_OPERAND_AE
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_AE
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* label16: 18 bit pc relative address */
block|{
literal|"label16"
block|,
name|FRV_OPERAND_LABEL16
block|,
name|HW_H_IADDR
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_LABEL16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* label24: 26 bit pc relative address */
block|{
literal|"label24"
block|,
name|FRV_OPERAND_LABEL24
block|,
name|HW_H_IADDR
block|,
literal|17
block|,
literal|24
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|FRV_F_LABEL24_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* A0: A==0 operand of mclracc */
block|{
literal|"A0"
block|,
name|FRV_OPERAND_A0
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_A
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* A1: A==1 operand of mclracc */
block|{
literal|"A1"
block|,
name|FRV_OPERAND_A1
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_A
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRintieven: (even) source register 1 */
block|{
literal|"FRintieven"
block|,
name|FRV_OPERAND_FRINTIEVEN
block|,
name|HW_H_FR_INT
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRintjeven: (even) source register 2 */
block|{
literal|"FRintjeven"
block|,
name|FRV_OPERAND_FRINTJEVEN
block|,
name|HW_H_FR_INT
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* FRintkeven: (even) target register */
block|{
literal|"FRintkeven"
block|,
name|FRV_OPERAND_FRINTKEVEN
block|,
name|HW_H_FR_INT
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_FRK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* d12: 12 bit signed immediate */
block|{
literal|"d12"
block|,
name|FRV_OPERAND_D12
block|,
name|HW_H_SINT
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_D12
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* s12: 12 bit signed immediate */
block|{
literal|"s12"
block|,
name|FRV_OPERAND_S12
block|,
name|HW_H_SINT
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_D12
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* u12: 12 bit signed immediate */
block|{
literal|"u12"
block|,
name|FRV_OPERAND_U12
block|,
name|HW_H_SINT
block|,
literal|5
block|,
literal|12
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|FRV_F_U12_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* spr: special purpose register */
block|{
literal|"spr"
block|,
name|FRV_OPERAND_SPR
block|,
name|HW_H_SPR
block|,
literal|17
block|,
literal|12
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|FRV_F_SPR_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ulo16: 16 bit unsigned immediate, for #lo() */
block|{
literal|"ulo16"
block|,
name|FRV_OPERAND_ULO16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* slo16: 16 bit unsigned immediate, for #lo() */
block|{
literal|"slo16"
block|,
name|FRV_OPERAND_SLO16
block|,
name|HW_H_SINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_S16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uhi16: 16 bit unsigned immediate, for #hi() */
block|{
literal|"uhi16"
block|,
name|FRV_OPERAND_UHI16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|frv_cgen_ifld_table
index|[
name|FRV_F_U16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psr_esr: PSR.ESR bit */
block|{
literal|"psr_esr"
block|,
name|FRV_OPERAND_PSR_ESR
block|,
name|HW_H_PSR_ESR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psr_s: PSR.S   bit */
block|{
literal|"psr_s"
block|,
name|FRV_OPERAND_PSR_S
block|,
name|HW_H_PSR_S
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psr_ps: PSR.PS  bit */
block|{
literal|"psr_ps"
block|,
name|FRV_OPERAND_PSR_PS
block|,
name|HW_H_PSR_PS
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psr_et: PSR.ET  bit */
block|{
literal|"psr_et"
block|,
name|FRV_OPERAND_PSR_ET
block|,
name|HW_H_PSR_ET
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bpsr_bs: BPSR.BS  bit */
block|{
literal|"bpsr_bs"
block|,
name|FRV_OPERAND_BPSR_BS
block|,
name|HW_H_BPSR_BS
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bpsr_bet: BPSR.BET bit */
block|{
literal|"bpsr_bet"
block|,
name|FRV_OPERAND_BPSR_BET
block|,
name|HW_H_BPSR_BET
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* tbr_tba: TBR.TBA */
block|{
literal|"tbr_tba"
block|,
name|FRV_OPERAND_TBR_TBA
block|,
name|HW_H_TBR_TBA
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* tbr_tt: TBR.TT */
block|{
literal|"tbr_tt"
block|,
name|FRV_OPERAND_TBR_TT
block|,
name|HW_H_TBR_TT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|frv_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|,
comment|/* add$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sub$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* and$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* or$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* xor$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_XOR
block|,
literal|"xor"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* not$pack $GRj,$GRk */
block|{
name|FRV_INSN_NOT
block|,
literal|"not"
block|,
literal|"not"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sdiv$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SDIV
block|,
literal|"sdiv"
block|,
literal|"sdiv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* nsdiv$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_NSDIV
block|,
literal|"nsdiv"
block|,
literal|"nsdiv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* udiv$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_UDIV
block|,
literal|"udiv"
block|,
literal|"udiv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* nudiv$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_NUDIV
block|,
literal|"nudiv"
block|,
literal|"nudiv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* smul$pack $GRi,$GRj,$GRdoublek */
block|{
name|FRV_INSN_SMUL
block|,
literal|"smul"
block|,
literal|"smul"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* umul$pack $GRi,$GRj,$GRdoublek */
block|{
name|FRV_INSN_UMUL
block|,
literal|"umul"
block|,
literal|"umul"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* smu$pack $GRi,$GRj */
block|{
name|FRV_INSN_SMU
block|,
literal|"smu"
block|,
literal|"smu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IACC
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* smass$pack $GRi,$GRj */
block|{
name|FRV_INSN_SMASS
block|,
literal|"smass"
block|,
literal|"smass"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IACC
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* smsss$pack $GRi,$GRj */
block|{
name|FRV_INSN_SMSSS
block|,
literal|"smsss"
block|,
literal|"smsss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IACC
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* sll$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SLL
block|,
literal|"sll"
block|,
literal|"sll"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* srl$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SRL
block|,
literal|"srl"
block|,
literal|"srl"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sra$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SRA
block|,
literal|"sra"
block|,
literal|"sra"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* slass$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SLASS
block|,
literal|"slass"
block|,
literal|"slass"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* scutss$pack $GRj,$GRk */
block|{
name|FRV_INSN_SCUTSS
block|,
literal|"scutss"
block|,
literal|"scutss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* scan$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SCAN
block|,
literal|"scan"
block|,
literal|"scan"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_SCAN
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cadd$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CADD
block|,
literal|"cadd"
block|,
literal|"cadd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csub$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSUB
block|,
literal|"csub"
block|,
literal|"csub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cand$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CAND
block|,
literal|"cand"
block|,
literal|"cand"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cor$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_COR
block|,
literal|"cor"
block|,
literal|"cor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cxor$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CXOR
block|,
literal|"cxor"
block|,
literal|"cxor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cnot$pack $GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CNOT
block|,
literal|"cnot"
block|,
literal|"cnot"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csmul$pack $GRi,$GRj,$GRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CSMUL
block|,
literal|"csmul"
block|,
literal|"csmul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* csdiv$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSDIV
block|,
literal|"csdiv"
block|,
literal|"csdiv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* cudiv$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CUDIV
block|,
literal|"cudiv"
block|,
literal|"cudiv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* csll$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSLL
block|,
literal|"csll"
block|,
literal|"csll"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csrl$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSRL
block|,
literal|"csrl"
block|,
literal|"csrl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csra$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSRA
block|,
literal|"csra"
block|,
literal|"csra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cscan$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSCAN
block|,
literal|"cscan"
block|,
literal|"cscan"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_SCAN
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDCC
block|,
literal|"addcc"
block|,
literal|"addcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBCC
block|,
literal|"subcc"
block|,
literal|"subcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* andcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ANDCC
block|,
literal|"andcc"
block|,
literal|"andcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* orcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ORCC
block|,
literal|"orcc"
block|,
literal|"orcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* xorcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_XORCC
block|,
literal|"xorcc"
block|,
literal|"xorcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sllcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SLLCC
block|,
literal|"sllcc"
block|,
literal|"sllcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* srlcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SRLCC
block|,
literal|"srlcc"
block|,
literal|"srlcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sracc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SRACC
block|,
literal|"sracc"
block|,
literal|"sracc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* smulcc$pack $GRi,$GRj,$GRdoublek,$ICCi_1 */
block|{
name|FRV_INSN_SMULCC
block|,
literal|"smulcc"
block|,
literal|"smulcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* umulcc$pack $GRi,$GRj,$GRdoublek,$ICCi_1 */
block|{
name|FRV_INSN_UMULCC
block|,
literal|"umulcc"
block|,
literal|"umulcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* caddcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CADDCC
block|,
literal|"caddcc"
block|,
literal|"caddcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csubcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSUBCC
block|,
literal|"csubcc"
block|,
literal|"csubcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csmulcc$pack $GRi,$GRj,$GRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CSMULCC
block|,
literal|"csmulcc"
block|,
literal|"csmulcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* candcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CANDCC
block|,
literal|"candcc"
block|,
literal|"candcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* corcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CORCC
block|,
literal|"corcc"
block|,
literal|"corcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cxorcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CXORCC
block|,
literal|"cxorcc"
block|,
literal|"cxorcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csllcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSLLCC
block|,
literal|"csllcc"
block|,
literal|"csllcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csrlcc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSRLCC
block|,
literal|"csrlcc"
block|,
literal|"csrlcc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* csracc$pack $GRi,$GRj,$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSRACC
block|,
literal|"csracc"
block|,
literal|"csracc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addx$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDX
block|,
literal|"addx"
block|,
literal|"addx"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subx$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBX
block|,
literal|"subx"
block|,
literal|"subx"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addxcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDXCC
block|,
literal|"addxcc"
block|,
literal|"addxcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subxcc$pack $GRi,$GRj,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBXCC
block|,
literal|"subxcc"
block|,
literal|"subxcc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addss$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_ADDSS
block|,
literal|"addss"
block|,
literal|"addss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* subss$pack $GRi,$GRj,$GRk */
block|{
name|FRV_INSN_SUBSS
block|,
literal|"subss"
block|,
literal|"subss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* addi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_ADDI
block|,
literal|"addi"
block|,
literal|"addi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SUBI
block|,
literal|"subi"
block|,
literal|"subi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* andi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_ANDI
block|,
literal|"andi"
block|,
literal|"andi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* ori$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_ORI
block|,
literal|"ori"
block|,
literal|"ori"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* xori$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_XORI
block|,
literal|"xori"
block|,
literal|"xori"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sdivi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SDIVI
block|,
literal|"sdivi"
block|,
literal|"sdivi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* nsdivi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_NSDIVI
block|,
literal|"nsdivi"
block|,
literal|"nsdivi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* udivi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_UDIVI
block|,
literal|"udivi"
block|,
literal|"udivi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* nudivi$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_NUDIVI
block|,
literal|"nudivi"
block|,
literal|"nudivi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* smuli$pack $GRi,$s12,$GRdoublek */
block|{
name|FRV_INSN_SMULI
block|,
literal|"smuli"
block|,
literal|"smuli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* umuli$pack $GRi,$s12,$GRdoublek */
block|{
name|FRV_INSN_UMULI
block|,
literal|"umuli"
block|,
literal|"umuli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* slli$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SLLI
block|,
literal|"slli"
block|,
literal|"slli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* srli$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SRLI
block|,
literal|"srli"
block|,
literal|"srli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* srai$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SRAI
block|,
literal|"srai"
block|,
literal|"srai"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* scani$pack $GRi,$s12,$GRk */
block|{
name|FRV_INSN_SCANI
block|,
literal|"scani"
block|,
literal|"scani"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_SCAN
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDICC
block|,
literal|"addicc"
block|,
literal|"addicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBICC
block|,
literal|"subicc"
block|,
literal|"subicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* andicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ANDICC
block|,
literal|"andicc"
block|,
literal|"andicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* oricc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ORICC
block|,
literal|"oricc"
block|,
literal|"oricc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* xoricc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_XORICC
block|,
literal|"xoricc"
block|,
literal|"xoricc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* smulicc$pack $GRi,$s10,$GRdoublek,$ICCi_1 */
block|{
name|FRV_INSN_SMULICC
block|,
literal|"smulicc"
block|,
literal|"smulicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* umulicc$pack $GRi,$s10,$GRdoublek,$ICCi_1 */
block|{
name|FRV_INSN_UMULICC
block|,
literal|"umulicc"
block|,
literal|"umulicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MULT_DIV
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_2
block|}
block|}
block|}
block|,
comment|/* sllicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SLLICC
block|,
literal|"sllicc"
block|,
literal|"sllicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* srlicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SRLICC
block|,
literal|"srlicc"
block|,
literal|"srlicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sraicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SRAICC
block|,
literal|"sraicc"
block|,
literal|"sraicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addxi$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDXI
block|,
literal|"addxi"
block|,
literal|"addxi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subxi$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBXI
block|,
literal|"subxi"
block|,
literal|"subxi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* addxicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_ADDXICC
block|,
literal|"addxicc"
block|,
literal|"addxicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* subxicc$pack $GRi,$s10,$GRk,$ICCi_1 */
block|{
name|FRV_INSN_SUBXICC
block|,
literal|"subxicc"
block|,
literal|"subxicc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cmpb$pack $GRi,$GRj,$ICCi_1 */
block|{
name|FRV_INSN_CMPB
block|,
literal|"cmpb"
block|,
literal|"cmpb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* cmpba$pack $GRi,$GRj,$ICCi_1 */
block|{
name|FRV_INSN_CMPBA
block|,
literal|"cmpba"
block|,
literal|"cmpba"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* setlo$pack $ulo16,$GRklo */
block|{
name|FRV_INSN_SETLO
block|,
literal|"setlo"
block|,
literal|"setlo"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* sethi$pack $uhi16,$GRkhi */
block|{
name|FRV_INSN_SETHI
block|,
literal|"sethi"
block|,
literal|"sethi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* setlos$pack $slo16,$GRk */
block|{
name|FRV_INSN_SETLOS
block|,
literal|"setlos"
block|,
literal|"setlos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_IALL
block|,
name|FR400_MAJOR_I_1
block|,
name|FR500_MAJOR_I_1
block|,
name|FR550_MAJOR_I_1
block|}
block|}
block|}
block|,
comment|/* ldsb$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDSB
block|,
literal|"ldsb"
block|,
literal|"ldsb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldub$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDUB
block|,
literal|"ldub"
block|,
literal|"ldub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldsh$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDSH
block|,
literal|"ldsh"
block|,
literal|"ldsh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lduh$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDUH
block|,
literal|"lduh"
block|,
literal|"lduh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ld$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LD
block|,
literal|"ld"
block|,
literal|"ld"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldbf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDBF
block|,
literal|"ldbf"
block|,
literal|"ldbf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldhf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDHF
block|,
literal|"ldhf"
block|,
literal|"ldhf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDF
block|,
literal|"ldf"
block|,
literal|"ldf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldc$pack @($GRi,$GRj),$CPRk */
block|{
name|FRV_INSN_LDC
block|,
literal|"ldc"
block|,
literal|"ldc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldsb$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDSB
block|,
literal|"nldsb"
block|,
literal|"nldsb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldub$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDUB
block|,
literal|"nldub"
block|,
literal|"nldub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldsh$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDSH
block|,
literal|"nldsh"
block|,
literal|"nldsh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlduh$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDUH
block|,
literal|"nlduh"
block|,
literal|"nlduh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nld$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLD
block|,
literal|"nld"
block|,
literal|"nld"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldbf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDBF
block|,
literal|"nldbf"
block|,
literal|"nldbf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldhf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDHF
block|,
literal|"nldhf"
block|,
literal|"nldhf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDF
block|,
literal|"nldf"
block|,
literal|"nldf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldd$pack @($GRi,$GRj),$GRdoublek */
block|{
name|FRV_INSN_LDD
block|,
literal|"ldd"
block|,
literal|"ldd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddf$pack @($GRi,$GRj),$FRdoublek */
block|{
name|FRV_INSN_LDDF
block|,
literal|"lddf"
block|,
literal|"lddf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddc$pack @($GRi,$GRj),$CPRdoublek */
block|{
name|FRV_INSN_LDDC
block|,
literal|"lddc"
block|,
literal|"lddc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldd$pack @($GRi,$GRj),$GRdoublek */
block|{
name|FRV_INSN_NLDD
block|,
literal|"nldd"
block|,
literal|"nldd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlddf$pack @($GRi,$GRj),$FRdoublek */
block|{
name|FRV_INSN_NLDDF
block|,
literal|"nlddf"
block|,
literal|"nlddf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldq$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDQ
block|,
literal|"ldq"
block|,
literal|"ldq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldqf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDQF
block|,
literal|"ldqf"
block|,
literal|"ldqf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldqc$pack @($GRi,$GRj),$CPRk */
block|{
name|FRV_INSN_LDQC
block|,
literal|"ldqc"
block|,
literal|"ldqc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldq$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDQ
block|,
literal|"nldq"
block|,
literal|"nldq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldqf$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDQF
block|,
literal|"nldqf"
block|,
literal|"nldqf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldsbu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDSBU
block|,
literal|"ldsbu"
block|,
literal|"ldsbu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldubu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDUBU
block|,
literal|"ldubu"
block|,
literal|"ldubu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldshu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDSHU
block|,
literal|"ldshu"
block|,
literal|"ldshu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lduhu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDUHU
block|,
literal|"lduhu"
block|,
literal|"lduhu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDU
block|,
literal|"ldu"
block|,
literal|"ldu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldsbu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDSBU
block|,
literal|"nldsbu"
block|,
literal|"nldsbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldubu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDUBU
block|,
literal|"nldubu"
block|,
literal|"nldubu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldshu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDSHU
block|,
literal|"nldshu"
block|,
literal|"nldshu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlduhu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDUHU
block|,
literal|"nlduhu"
block|,
literal|"nlduhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDU
block|,
literal|"nldu"
block|,
literal|"nldu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldbfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDBFU
block|,
literal|"ldbfu"
block|,
literal|"ldbfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldhfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDHFU
block|,
literal|"ldhfu"
block|,
literal|"ldhfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDFU
block|,
literal|"ldfu"
block|,
literal|"ldfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldcu$pack @($GRi,$GRj),$CPRk */
block|{
name|FRV_INSN_LDCU
block|,
literal|"ldcu"
block|,
literal|"ldcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldbfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDBFU
block|,
literal|"nldbfu"
block|,
literal|"nldbfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldhfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDHFU
block|,
literal|"nldhfu"
block|,
literal|"nldhfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDFU
block|,
literal|"nldfu"
block|,
literal|"nldfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddu$pack @($GRi,$GRj),$GRdoublek */
block|{
name|FRV_INSN_LDDU
block|,
literal|"lddu"
block|,
literal|"lddu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlddu$pack @($GRi,$GRj),$GRdoublek */
block|{
name|FRV_INSN_NLDDU
block|,
literal|"nlddu"
block|,
literal|"nlddu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddfu$pack @($GRi,$GRj),$FRdoublek */
block|{
name|FRV_INSN_LDDFU
block|,
literal|"lddfu"
block|,
literal|"lddfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddcu$pack @($GRi,$GRj),$CPRdoublek */
block|{
name|FRV_INSN_LDDCU
block|,
literal|"lddcu"
block|,
literal|"lddcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlddfu$pack @($GRi,$GRj),$FRdoublek */
block|{
name|FRV_INSN_NLDDFU
block|,
literal|"nlddfu"
block|,
literal|"nlddfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldqu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_LDQU
block|,
literal|"ldqu"
block|,
literal|"ldqu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldqu$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_NLDQU
block|,
literal|"nldqu"
block|,
literal|"nldqu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldqfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_LDQFU
block|,
literal|"ldqfu"
block|,
literal|"ldqfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldqcu$pack @($GRi,$GRj),$CPRk */
block|{
name|FRV_INSN_LDQCU
block|,
literal|"ldqcu"
block|,
literal|"ldqcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldqfu$pack @($GRi,$GRj),$FRintk */
block|{
name|FRV_INSN_NLDQFU
block|,
literal|"nldqfu"
block|,
literal|"nldqfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldsbi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDSBI
block|,
literal|"ldsbi"
block|,
literal|"ldsbi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldshi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDSHI
block|,
literal|"ldshi"
block|,
literal|"ldshi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDI
block|,
literal|"ldi"
block|,
literal|"ldi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldubi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDUBI
block|,
literal|"ldubi"
block|,
literal|"ldubi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lduhi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDUHI
block|,
literal|"lduhi"
block|,
literal|"lduhi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldbfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_LDBFI
block|,
literal|"ldbfi"
block|,
literal|"ldbfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldhfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_LDHFI
block|,
literal|"ldhfi"
block|,
literal|"ldhfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_LDFI
block|,
literal|"ldfi"
block|,
literal|"ldfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldsbi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_NLDSBI
block|,
literal|"nldsbi"
block|,
literal|"nldsbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldubi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_NLDUBI
block|,
literal|"nldubi"
block|,
literal|"nldubi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldshi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_NLDSHI
block|,
literal|"nldshi"
block|,
literal|"nldshi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlduhi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_NLDUHI
block|,
literal|"nlduhi"
block|,
literal|"nlduhi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_NLDI
block|,
literal|"nldi"
block|,
literal|"nldi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldbfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_NLDBFI
block|,
literal|"nldbfi"
block|,
literal|"nldbfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldhfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_NLDHFI
block|,
literal|"nldhfi"
block|,
literal|"nldhfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nldfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_NLDFI
block|,
literal|"nldfi"
block|,
literal|"nldfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddi$pack @($GRi,$d12),$GRdoublek */
block|{
name|FRV_INSN_LDDI
block|,
literal|"lddi"
block|,
literal|"lddi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* lddfi$pack @($GRi,$d12),$FRdoublek */
block|{
name|FRV_INSN_LDDFI
block|,
literal|"lddfi"
block|,
literal|"lddfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlddi$pack @($GRi,$d12),$GRdoublek */
block|{
name|FRV_INSN_NLDDI
block|,
literal|"nlddi"
block|,
literal|"nlddi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* nlddfi$pack @($GRi,$d12),$FRdoublek */
block|{
name|FRV_INSN_NLDDFI
block|,
literal|"nlddfi"
block|,
literal|"nlddfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* ldqi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_LDQI
block|,
literal|"ldqi"
block|,
literal|"ldqi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ldqfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_LDQFI
block|,
literal|"ldqfi"
block|,
literal|"ldqfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nldqfi$pack @($GRi,$d12),$FRintk */
block|{
name|FRV_INSN_NLDQFI
block|,
literal|"nldqfi"
block|,
literal|"nldqfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stb$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STB
block|,
literal|"stb"
block|,
literal|"stb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sth$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STH
block|,
literal|"sth"
block|,
literal|"sth"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* st$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_ST
block|,
literal|"st"
block|,
literal|"st"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stbf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STBF
block|,
literal|"stbf"
block|,
literal|"stbf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sthf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STHF
block|,
literal|"sthf"
block|,
literal|"sthf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STF
block|,
literal|"stf"
block|,
literal|"stf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stc$pack $CPRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STC
block|,
literal|"stc"
block|,
literal|"stc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* rstb$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTB
block|,
literal|"rstb"
block|,
literal|"rstb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rsth$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTH
block|,
literal|"rsth"
block|,
literal|"rsth"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rst$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RST
block|,
literal|"rst"
block|,
literal|"rst"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rstbf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTBF
block|,
literal|"rstbf"
block|,
literal|"rstbf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rsthf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTHF
block|,
literal|"rsthf"
block|,
literal|"rsthf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rstf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTF
block|,
literal|"rstf"
block|,
literal|"rstf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* std$pack $GRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STD
block|,
literal|"std"
block|,
literal|"std"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdf$pack $FRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STDF
block|,
literal|"stdf"
block|,
literal|"stdf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdc$pack $CPRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STDC
block|,
literal|"stdc"
block|,
literal|"stdc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* rstd$pack $GRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTD
block|,
literal|"rstd"
block|,
literal|"rstd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rstdf$pack $FRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTDF
block|,
literal|"rstdf"
block|,
literal|"rstdf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stq$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQ
block|,
literal|"stq"
block|,
literal|"stq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stqf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQF
block|,
literal|"stqf"
block|,
literal|"stqf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stqc$pack $CPRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQC
block|,
literal|"stqc"
block|,
literal|"stqc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rstq$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTQ
block|,
literal|"rstq"
block|,
literal|"rstq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* rstqf$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_RSTQF
block|,
literal|"rstqf"
block|,
literal|"rstqf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stbu$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STBU
block|,
literal|"stbu"
block|,
literal|"stbu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sthu$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STHU
block|,
literal|"sthu"
block|,
literal|"sthu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stu$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STU
block|,
literal|"stu"
block|,
literal|"stu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stbfu$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STBFU
block|,
literal|"stbfu"
block|,
literal|"stbfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sthfu$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STHFU
block|,
literal|"sthfu"
block|,
literal|"sthfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stfu$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STFU
block|,
literal|"stfu"
block|,
literal|"stfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stcu$pack $CPRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STCU
block|,
literal|"stcu"
block|,
literal|"stcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdu$pack $GRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STDU
block|,
literal|"stdu"
block|,
literal|"stdu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdfu$pack $FRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STDFU
block|,
literal|"stdfu"
block|,
literal|"stdfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdcu$pack $CPRdoublek,@($GRi,$GRj) */
block|{
name|FRV_INSN_STDCU
block|,
literal|"stdcu"
block|,
literal|"stdcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stqu$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQU
block|,
literal|"stqu"
block|,
literal|"stqu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stqfu$pack $FRintk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQFU
block|,
literal|"stqfu"
block|,
literal|"stqfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stqcu$pack $CPRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_STQCU
block|,
literal|"stqcu"
block|,
literal|"stqcu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cldsb$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDSB
block|,
literal|"cldsb"
block|,
literal|"cldsb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldub$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDUB
block|,
literal|"cldub"
block|,
literal|"cldub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldsh$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDSH
block|,
literal|"cldsh"
block|,
literal|"cldsh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* clduh$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDUH
block|,
literal|"clduh"
block|,
literal|"clduh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cld$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLD
block|,
literal|"cld"
block|,
literal|"cld"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldbf$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDBF
block|,
literal|"cldbf"
block|,
literal|"cldbf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldhf$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDHF
block|,
literal|"cldhf"
block|,
literal|"cldhf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldf$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDF
block|,
literal|"cldf"
block|,
literal|"cldf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldd$pack @($GRi,$GRj),$GRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CLDD
block|,
literal|"cldd"
block|,
literal|"cldd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* clddf$pack @($GRi,$GRj),$FRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CLDDF
block|,
literal|"clddf"
block|,
literal|"clddf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldq$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDQ
block|,
literal|"cldq"
block|,
literal|"cldq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cldsbu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDSBU
block|,
literal|"cldsbu"
block|,
literal|"cldsbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldubu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDUBU
block|,
literal|"cldubu"
block|,
literal|"cldubu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldshu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDSHU
block|,
literal|"cldshu"
block|,
literal|"cldshu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* clduhu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDUHU
block|,
literal|"clduhu"
block|,
literal|"clduhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDU
block|,
literal|"cldu"
block|,
literal|"cldu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldbfu$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDBFU
block|,
literal|"cldbfu"
block|,
literal|"cldbfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldhfu$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDHFU
block|,
literal|"cldhfu"
block|,
literal|"cldhfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldfu$pack @($GRi,$GRj),$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CLDFU
block|,
literal|"cldfu"
block|,
literal|"cldfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* clddu$pack @($GRi,$GRj),$GRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CLDDU
block|,
literal|"clddu"
block|,
literal|"clddu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* clddfu$pack @($GRi,$GRj),$FRdoublek,$CCi,$cond */
block|{
name|FRV_INSN_CLDDFU
block|,
literal|"clddfu"
block|,
literal|"clddfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_I_2
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_I_3
block|}
block|}
block|}
block|,
comment|/* cldqu$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CLDQU
block|,
literal|"cldqu"
block|,
literal|"cldqu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_LOAD
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cstb$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTB
block|,
literal|"cstb"
block|,
literal|"cstb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* csth$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTH
block|,
literal|"csth"
block|,
literal|"csth"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cst$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CST
block|,
literal|"cst"
block|,
literal|"cst"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstbf$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTBF
block|,
literal|"cstbf"
block|,
literal|"cstbf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* csthf$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTHF
block|,
literal|"csthf"
block|,
literal|"csthf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstf$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTF
block|,
literal|"cstf"
block|,
literal|"cstf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstd$pack $GRdoublek,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTD
block|,
literal|"cstd"
block|,
literal|"cstd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstdf$pack $FRdoublek,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTDF
block|,
literal|"cstdf"
block|,
literal|"cstdf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstq$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTQ
block|,
literal|"cstq"
block|,
literal|"cstq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cstbu$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTBU
block|,
literal|"cstbu"
block|,
literal|"cstbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* csthu$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTHU
block|,
literal|"csthu"
block|,
literal|"csthu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstu$pack $GRk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTU
block|,
literal|"cstu"
block|,
literal|"cstu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstbfu$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTBFU
block|,
literal|"cstbfu"
block|,
literal|"cstbfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* csthfu$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTHFU
block|,
literal|"csthfu"
block|,
literal|"csthfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstfu$pack $FRintk,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTFU
block|,
literal|"cstfu"
block|,
literal|"cstfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstdu$pack $GRdoublek,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTDU
block|,
literal|"cstdu"
block|,
literal|"cstdu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* cstdfu$pack $FRdoublek,@($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CSTDFU
block|,
literal|"cstdfu"
block|,
literal|"cstdfu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stbi$pack $GRk,@($GRi,$d12) */
block|{
name|FRV_INSN_STBI
block|,
literal|"stbi"
block|,
literal|"stbi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sthi$pack $GRk,@($GRi,$d12) */
block|{
name|FRV_INSN_STHI
block|,
literal|"sthi"
block|,
literal|"sthi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sti$pack $GRk,@($GRi,$d12) */
block|{
name|FRV_INSN_STI
block|,
literal|"sti"
block|,
literal|"sti"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stbfi$pack $FRintk,@($GRi,$d12) */
block|{
name|FRV_INSN_STBFI
block|,
literal|"stbfi"
block|,
literal|"stbfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* sthfi$pack $FRintk,@($GRi,$d12) */
block|{
name|FRV_INSN_STHFI
block|,
literal|"sthfi"
block|,
literal|"sthfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stfi$pack $FRintk,@($GRi,$d12) */
block|{
name|FRV_INSN_STFI
block|,
literal|"stfi"
block|,
literal|"stfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdi$pack $GRdoublek,@($GRi,$d12) */
block|{
name|FRV_INSN_STDI
block|,
literal|"stdi"
block|,
literal|"stdi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stdfi$pack $FRdoublek,@($GRi,$d12) */
block|{
name|FRV_INSN_STDFI
block|,
literal|"stdfi"
block|,
literal|"stdfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_I_3
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_I_4
block|}
block|}
block|}
block|,
comment|/* stqi$pack $GRk,@($GRi,$d12) */
block|{
name|FRV_INSN_STQI
block|,
literal|"stqi"
block|,
literal|"stqi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* stqfi$pack $FRintk,@($GRi,$d12) */
block|{
name|FRV_INSN_STQFI
block|,
literal|"stqfi"
block|,
literal|"stqfi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_STORE
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* swap$pack @($GRi,$GRj),$GRk */
block|{
name|FRV_INSN_SWAP
block|,
literal|"swap"
block|,
literal|"swap"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* swapi$pack @($GRi,$d12),$GRk */
block|{
name|FRV_INSN_SWAPI
block|,
literal|"swapi"
block|,
literal|"swapi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* cswap$pack @($GRi,$GRj),$GRk,$CCi,$cond */
block|{
name|FRV_INSN_CSWAP
block|,
literal|"cswap"
block|,
literal|"cswap"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* movgf$pack $GRj,$FRintk */
block|{
name|FRV_INSN_MOVGF
block|,
literal|"movgf"
block|,
literal|"movgf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* movfg$pack $FRintk,$GRj */
block|{
name|FRV_INSN_MOVFG
block|,
literal|"movfg"
block|,
literal|"movfg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* movgfd$pack $GRj,$FRintk */
block|{
name|FRV_INSN_MOVGFD
block|,
literal|"movgfd"
block|,
literal|"movgfd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* movfgd$pack $FRintk,$GRj */
block|{
name|FRV_INSN_MOVFGD
block|,
literal|"movfgd"
block|,
literal|"movfgd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* movgfq$pack $GRj,$FRintk */
block|{
name|FRV_INSN_MOVGFQ
block|,
literal|"movgfq"
block|,
literal|"movgfq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* movfgq$pack $FRintk,$GRj */
block|{
name|FRV_INSN_MOVFGQ
block|,
literal|"movfgq"
block|,
literal|"movfgq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cmovgf$pack $GRj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMOVGF
block|,
literal|"cmovgf"
block|,
literal|"cmovgf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* cmovfg$pack $FRintk,$GRj,$CCi,$cond */
block|{
name|FRV_INSN_CMOVFG
block|,
literal|"cmovfg"
block|,
literal|"cmovfg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* cmovgfd$pack $GRj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMOVGFD
block|,
literal|"cmovgfd"
block|,
literal|"cmovgfd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* cmovfgd$pack $FRintk,$GRj,$CCi,$cond */
block|{
name|FRV_INSN_CMOVFGD
block|,
literal|"cmovfgd"
block|,
literal|"cmovfgd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_4
block|,
name|FR500_MAJOR_I_4
block|,
name|FR550_MAJOR_I_5
block|}
block|}
block|}
block|,
comment|/* movgs$pack $GRj,$spr */
block|{
name|FRV_INSN_MOVGS
block|,
literal|"movgs"
block|,
literal|"movgs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* movsg$pack $spr,$GRj */
block|{
name|FRV_INSN_MOVSG
block|,
literal|"movsg"
block|,
literal|"movsg"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* bra$pack $hint_taken$label16 */
block|{
name|FRV_INSN_BRA
block|,
literal|"bra"
block|,
literal|"bra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bno$pack$hint_not_taken */
block|{
name|FRV_INSN_BNO
block|,
literal|"bno"
block|,
literal|"bno"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* beq$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BEQ
block|,
literal|"beq"
block|,
literal|"beq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bne$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BNE
block|,
literal|"bne"
block|,
literal|"bne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* ble$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BLE
block|,
literal|"ble"
block|,
literal|"ble"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bgt$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BGT
block|,
literal|"bgt"
block|,
literal|"bgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* blt$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BLT
block|,
literal|"blt"
block|,
literal|"blt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bge$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BGE
block|,
literal|"bge"
block|,
literal|"bge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bls$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BLS
block|,
literal|"bls"
block|,
literal|"bls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bhi$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BHI
block|,
literal|"bhi"
block|,
literal|"bhi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bc$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BC
block|,
literal|"bc"
block|,
literal|"bc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bnc$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BNC
block|,
literal|"bnc"
block|,
literal|"bnc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bn$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BN
block|,
literal|"bn"
block|,
literal|"bn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bp$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BP
block|,
literal|"bp"
block|,
literal|"bp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bv$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BV
block|,
literal|"bv"
block|,
literal|"bv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bnv$pack $ICCi_2,$hint,$label16 */
block|{
name|FRV_INSN_BNV
block|,
literal|"bnv"
block|,
literal|"bnv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbra$pack $hint_taken$label16 */
block|{
name|FRV_INSN_FBRA
block|,
literal|"fbra"
block|,
literal|"fbra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbno$pack$hint_not_taken */
block|{
name|FRV_INSN_FBNO
block|,
literal|"fbno"
block|,
literal|"fbno"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbne$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBNE
block|,
literal|"fbne"
block|,
literal|"fbne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbeq$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBEQ
block|,
literal|"fbeq"
block|,
literal|"fbeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fblg$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBLG
block|,
literal|"fblg"
block|,
literal|"fblg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbue$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBUE
block|,
literal|"fbue"
block|,
literal|"fbue"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbul$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBUL
block|,
literal|"fbul"
block|,
literal|"fbul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbge$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBGE
block|,
literal|"fbge"
block|,
literal|"fbge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fblt$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBLT
block|,
literal|"fblt"
block|,
literal|"fblt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbuge$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBUGE
block|,
literal|"fbuge"
block|,
literal|"fbuge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbug$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBUG
block|,
literal|"fbug"
block|,
literal|"fbug"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fble$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBLE
block|,
literal|"fble"
block|,
literal|"fble"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbgt$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBGT
block|,
literal|"fbgt"
block|,
literal|"fbgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbule$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBULE
block|,
literal|"fbule"
block|,
literal|"fbule"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbu$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBU
block|,
literal|"fbu"
block|,
literal|"fbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* fbo$pack $FCCi_2,$hint,$label16 */
block|{
name|FRV_INSN_FBO
block|,
literal|"fbo"
block|,
literal|"fbo"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_1
block|,
name|FR500_MAJOR_B_1
block|,
name|FR550_MAJOR_B_1
block|}
block|}
block|}
block|,
comment|/* bctrlr$pack $ccond,$hint */
block|{
name|FRV_INSN_BCTRLR
block|,
literal|"bctrlr"
block|,
literal|"bctrlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bralr$pack$hint_taken */
block|{
name|FRV_INSN_BRALR
block|,
literal|"bralr"
block|,
literal|"bralr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bnolr$pack$hint_not_taken */
block|{
name|FRV_INSN_BNOLR
block|,
literal|"bnolr"
block|,
literal|"bnolr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* beqlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BEQLR
block|,
literal|"beqlr"
block|,
literal|"beqlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bnelr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BNELR
block|,
literal|"bnelr"
block|,
literal|"bnelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* blelr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BLELR
block|,
literal|"blelr"
block|,
literal|"blelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bgtlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BGTLR
block|,
literal|"bgtlr"
block|,
literal|"bgtlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bltlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BLTLR
block|,
literal|"bltlr"
block|,
literal|"bltlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bgelr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BGELR
block|,
literal|"bgelr"
block|,
literal|"bgelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* blslr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BLSLR
block|,
literal|"blslr"
block|,
literal|"blslr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bhilr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BHILR
block|,
literal|"bhilr"
block|,
literal|"bhilr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bclr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BCLR
block|,
literal|"bclr"
block|,
literal|"bclr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bnclr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BNCLR
block|,
literal|"bnclr"
block|,
literal|"bnclr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bnlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BNLR
block|,
literal|"bnlr"
block|,
literal|"bnlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bplr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BPLR
block|,
literal|"bplr"
block|,
literal|"bplr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bvlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BVLR
block|,
literal|"bvlr"
block|,
literal|"bvlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bnvlr$pack $ICCi_2,$hint */
block|{
name|FRV_INSN_BNVLR
block|,
literal|"bnvlr"
block|,
literal|"bnvlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbralr$pack$hint_taken */
block|{
name|FRV_INSN_FBRALR
block|,
literal|"fbralr"
block|,
literal|"fbralr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbnolr$pack$hint_not_taken */
block|{
name|FRV_INSN_FBNOLR
block|,
literal|"fbnolr"
block|,
literal|"fbnolr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbeqlr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBEQLR
block|,
literal|"fbeqlr"
block|,
literal|"fbeqlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbnelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBNELR
block|,
literal|"fbnelr"
block|,
literal|"fbnelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fblglr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBLGLR
block|,
literal|"fblglr"
block|,
literal|"fblglr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbuelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBUELR
block|,
literal|"fbuelr"
block|,
literal|"fbuelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbullr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBULLR
block|,
literal|"fbullr"
block|,
literal|"fbullr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbgelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBGELR
block|,
literal|"fbgelr"
block|,
literal|"fbgelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbltlr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBLTLR
block|,
literal|"fbltlr"
block|,
literal|"fbltlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbugelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBUGELR
block|,
literal|"fbugelr"
block|,
literal|"fbugelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbuglr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBUGLR
block|,
literal|"fbuglr"
block|,
literal|"fbuglr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fblelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBLELR
block|,
literal|"fblelr"
block|,
literal|"fblelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbgtlr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBGTLR
block|,
literal|"fbgtlr"
block|,
literal|"fbgtlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbulelr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBULELR
block|,
literal|"fbulelr"
block|,
literal|"fbulelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbulr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBULR
block|,
literal|"fbulr"
block|,
literal|"fbulr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* fbolr$pack $FCCi_2,$hint */
block|{
name|FRV_INSN_FBOLR
block|,
literal|"fbolr"
block|,
literal|"fbolr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_3
block|,
name|FR500_MAJOR_B_3
block|,
name|FR550_MAJOR_B_3
block|}
block|}
block|}
block|,
comment|/* bcralr$pack $ccond$hint_taken */
block|{
name|FRV_INSN_BCRALR
block|,
literal|"bcralr"
block|,
literal|"bcralr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcnolr$pack$hint_not_taken */
block|{
name|FRV_INSN_BCNOLR
block|,
literal|"bcnolr"
block|,
literal|"bcnolr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bceqlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCEQLR
block|,
literal|"bceqlr"
block|,
literal|"bceqlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcnelr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCNELR
block|,
literal|"bcnelr"
block|,
literal|"bcnelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bclelr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCLELR
block|,
literal|"bclelr"
block|,
literal|"bclelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcgtlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCGTLR
block|,
literal|"bcgtlr"
block|,
literal|"bcgtlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcltlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCLTLR
block|,
literal|"bcltlr"
block|,
literal|"bcltlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcgelr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCGELR
block|,
literal|"bcgelr"
block|,
literal|"bcgelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bclslr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCLSLR
block|,
literal|"bclslr"
block|,
literal|"bclslr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bchilr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCHILR
block|,
literal|"bchilr"
block|,
literal|"bchilr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcclr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCCLR
block|,
literal|"bcclr"
block|,
literal|"bcclr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcnclr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCNCLR
block|,
literal|"bcnclr"
block|,
literal|"bcnclr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcnlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCNLR
block|,
literal|"bcnlr"
block|,
literal|"bcnlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcplr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCPLR
block|,
literal|"bcplr"
block|,
literal|"bcplr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcvlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCVLR
block|,
literal|"bcvlr"
block|,
literal|"bcvlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* bcnvlr$pack $ICCi_2,$ccond,$hint */
block|{
name|FRV_INSN_BCNVLR
block|,
literal|"bcnvlr"
block|,
literal|"bcnvlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbralr$pack $ccond$hint_taken */
block|{
name|FRV_INSN_FCBRALR
block|,
literal|"fcbralr"
block|,
literal|"fcbralr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbnolr$pack$hint_not_taken */
block|{
name|FRV_INSN_FCBNOLR
block|,
literal|"fcbnolr"
block|,
literal|"fcbnolr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbeqlr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBEQLR
block|,
literal|"fcbeqlr"
block|,
literal|"fcbeqlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbnelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBNELR
block|,
literal|"fcbnelr"
block|,
literal|"fcbnelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcblglr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBLGLR
block|,
literal|"fcblglr"
block|,
literal|"fcblglr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbuelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBUELR
block|,
literal|"fcbuelr"
block|,
literal|"fcbuelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbullr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBULLR
block|,
literal|"fcbullr"
block|,
literal|"fcbullr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbgelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBGELR
block|,
literal|"fcbgelr"
block|,
literal|"fcbgelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbltlr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBLTLR
block|,
literal|"fcbltlr"
block|,
literal|"fcbltlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbugelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBUGELR
block|,
literal|"fcbugelr"
block|,
literal|"fcbugelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbuglr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBUGLR
block|,
literal|"fcbuglr"
block|,
literal|"fcbuglr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcblelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBLELR
block|,
literal|"fcblelr"
block|,
literal|"fcblelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbgtlr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBGTLR
block|,
literal|"fcbgtlr"
block|,
literal|"fcbgtlr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbulelr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBULELR
block|,
literal|"fcbulelr"
block|,
literal|"fcbulelr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbulr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBULR
block|,
literal|"fcbulr"
block|,
literal|"fcbulr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* fcbolr$pack $FCCi_2,$ccond,$hint */
block|{
name|FRV_INSN_FCBOLR
block|,
literal|"fcbolr"
block|,
literal|"fcbolr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_2
block|,
name|FR500_MAJOR_B_2
block|,
name|FR550_MAJOR_B_2
block|}
block|}
block|}
block|,
comment|/* jmpl$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_JMPL
block|,
literal|"jmpl"
block|,
literal|"jmpl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_I_6
block|}
block|}
block|}
block|,
comment|/* calll$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_CALLL
block|,
literal|"calll"
block|,
literal|"calll"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* jmpil$pack @($GRi,$s12) */
block|{
name|FRV_INSN_JMPIL
block|,
literal|"jmpil"
block|,
literal|"jmpil"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_I_6
block|}
block|}
block|}
block|,
comment|/* callil$pack @($GRi,$s12) */
block|{
name|FRV_INSN_CALLIL
block|,
literal|"callil"
block|,
literal|"callil"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* call$pack $label24 */
block|{
name|FRV_INSN_CALL
block|,
literal|"call"
block|,
literal|"call"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B0
block|,
name|FR400_MAJOR_B_4
block|,
name|FR500_MAJOR_B_4
block|,
name|FR550_MAJOR_B_4
block|}
block|}
block|}
block|,
comment|/* rett$pack $debug */
block|{
name|FRV_INSN_RETT
block|,
literal|"rett"
block|,
literal|"rett"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* rei$pack $eir */
block|{
name|FRV_INSN_REI
block|,
literal|"rei"
block|,
literal|"rei"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* tra$pack $GRi,$GRj */
block|{
name|FRV_INSN_TRA
block|,
literal|"tra"
block|,
literal|"tra"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tno$pack */
block|{
name|FRV_INSN_TNO
block|,
literal|"tno"
block|,
literal|"tno"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* teq$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TEQ
block|,
literal|"teq"
block|,
literal|"teq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tne$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TNE
block|,
literal|"tne"
block|,
literal|"tne"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tle$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TLE
block|,
literal|"tle"
block|,
literal|"tle"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tgt$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TGT
block|,
literal|"tgt"
block|,
literal|"tgt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tlt$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TLT
block|,
literal|"tlt"
block|,
literal|"tlt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tge$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TGE
block|,
literal|"tge"
block|,
literal|"tge"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tls$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TLS
block|,
literal|"tls"
block|,
literal|"tls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* thi$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_THI
block|,
literal|"thi"
block|,
literal|"thi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tc$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TC
block|,
literal|"tc"
block|,
literal|"tc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tnc$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TNC
block|,
literal|"tnc"
block|,
literal|"tnc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tn$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TN
block|,
literal|"tn"
block|,
literal|"tn"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tp$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TP
block|,
literal|"tp"
block|,
literal|"tp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tv$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TV
block|,
literal|"tv"
block|,
literal|"tv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tnv$pack $ICCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_TNV
block|,
literal|"tnv"
block|,
literal|"tnv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftra$pack $GRi,$GRj */
block|{
name|FRV_INSN_FTRA
block|,
literal|"ftra"
block|,
literal|"ftra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftno$pack */
block|{
name|FRV_INSN_FTNO
block|,
literal|"ftno"
block|,
literal|"ftno"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftne$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTNE
block|,
literal|"ftne"
block|,
literal|"ftne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* fteq$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTEQ
block|,
literal|"fteq"
block|,
literal|"fteq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftlg$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTLG
block|,
literal|"ftlg"
block|,
literal|"ftlg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftue$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTUE
block|,
literal|"ftue"
block|,
literal|"ftue"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftul$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTUL
block|,
literal|"ftul"
block|,
literal|"ftul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftge$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTGE
block|,
literal|"ftge"
block|,
literal|"ftge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftlt$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTLT
block|,
literal|"ftlt"
block|,
literal|"ftlt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftuge$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTUGE
block|,
literal|"ftuge"
block|,
literal|"ftuge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftug$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTUG
block|,
literal|"ftug"
block|,
literal|"ftug"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftle$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTLE
block|,
literal|"ftle"
block|,
literal|"ftle"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftgt$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTGT
block|,
literal|"ftgt"
block|,
literal|"ftgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftule$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTULE
block|,
literal|"ftule"
block|,
literal|"ftule"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftu$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTU
block|,
literal|"ftu"
block|,
literal|"ftu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* fto$pack $FCCi_2,$GRi,$GRj */
block|{
name|FRV_INSN_FTO
block|,
literal|"fto"
block|,
literal|"fto"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tira$pack $GRi,$s12 */
block|{
name|FRV_INSN_TIRA
block|,
literal|"tira"
block|,
literal|"tira"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tino$pack */
block|{
name|FRV_INSN_TINO
block|,
literal|"tino"
block|,
literal|"tino"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tieq$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIEQ
block|,
literal|"tieq"
block|,
literal|"tieq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tine$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TINE
block|,
literal|"tine"
block|,
literal|"tine"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tile$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TILE
block|,
literal|"tile"
block|,
literal|"tile"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tigt$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIGT
block|,
literal|"tigt"
block|,
literal|"tigt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tilt$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TILT
block|,
literal|"tilt"
block|,
literal|"tilt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tige$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIGE
block|,
literal|"tige"
block|,
literal|"tige"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tils$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TILS
block|,
literal|"tils"
block|,
literal|"tils"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tihi$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIHI
block|,
literal|"tihi"
block|,
literal|"tihi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tic$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIC
block|,
literal|"tic"
block|,
literal|"tic"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tinc$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TINC
block|,
literal|"tinc"
block|,
literal|"tinc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tin$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIN
block|,
literal|"tin"
block|,
literal|"tin"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tip$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIP
block|,
literal|"tip"
block|,
literal|"tip"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tiv$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TIV
block|,
literal|"tiv"
block|,
literal|"tiv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* tinv$pack $ICCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_TINV
block|,
literal|"tinv"
block|,
literal|"tinv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftira$pack $GRi,$s12 */
block|{
name|FRV_INSN_FTIRA
block|,
literal|"ftira"
block|,
literal|"ftira"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftino$pack */
block|{
name|FRV_INSN_FTINO
block|,
literal|"ftino"
block|,
literal|"ftino"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftine$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTINE
block|,
literal|"ftine"
block|,
literal|"ftine"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftieq$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIEQ
block|,
literal|"ftieq"
block|,
literal|"ftieq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftilg$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTILG
block|,
literal|"ftilg"
block|,
literal|"ftilg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiue$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIUE
block|,
literal|"ftiue"
block|,
literal|"ftiue"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiul$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIUL
block|,
literal|"ftiul"
block|,
literal|"ftiul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftige$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIGE
block|,
literal|"ftige"
block|,
literal|"ftige"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftilt$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTILT
block|,
literal|"ftilt"
block|,
literal|"ftilt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiuge$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIUGE
block|,
literal|"ftiuge"
block|,
literal|"ftiuge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiug$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIUG
block|,
literal|"ftiug"
block|,
literal|"ftiug"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftile$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTILE
block|,
literal|"ftile"
block|,
literal|"ftile"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftigt$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIGT
block|,
literal|"ftigt"
block|,
literal|"ftigt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiule$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIULE
block|,
literal|"ftiule"
block|,
literal|"ftiule"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftiu$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIU
block|,
literal|"ftiu"
block|,
literal|"ftiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* ftio$pack $FCCi_2,$GRi,$s12 */
block|{
name|FRV_INSN_FTIO
block|,
literal|"ftio"
block|,
literal|"ftio"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* break$pack */
block|{
name|FRV_INSN_BREAK
block|,
literal|"break"
block|,
literal|"break"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* mtrap$pack */
block|{
name|FRV_INSN_MTRAP
block|,
literal|"mtrap"
block|,
literal|"mtrap"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_1
block|,
name|FR500_MAJOR_C_1
block|,
name|FR550_MAJOR_C_1
block|}
block|}
block|}
block|,
comment|/* andcr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_ANDCR
block|,
literal|"andcr"
block|,
literal|"andcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* orcr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_ORCR
block|,
literal|"orcr"
block|,
literal|"orcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* xorcr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_XORCR
block|,
literal|"xorcr"
block|,
literal|"xorcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* nandcr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_NANDCR
block|,
literal|"nandcr"
block|,
literal|"nandcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* norcr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_NORCR
block|,
literal|"norcr"
block|,
literal|"norcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* andncr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_ANDNCR
block|,
literal|"andncr"
block|,
literal|"andncr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* orncr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_ORNCR
block|,
literal|"orncr"
block|,
literal|"orncr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* nandncr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_NANDNCR
block|,
literal|"nandncr"
block|,
literal|"nandncr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* norncr$pack $CRi,$CRj,$CRk */
block|{
name|FRV_INSN_NORNCR
block|,
literal|"norncr"
block|,
literal|"norncr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* notcr$pack $CRj,$CRk */
block|{
name|FRV_INSN_NOTCR
block|,
literal|"notcr"
block|,
literal|"notcr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_6
block|,
name|FR500_MAJOR_B_6
block|,
name|FR550_MAJOR_B_6
block|}
block|}
block|}
block|,
comment|/* ckra$pack $CRj_int */
block|{
name|FRV_INSN_CKRA
block|,
literal|"ckra"
block|,
literal|"ckra"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckno$pack $CRj_int */
block|{
name|FRV_INSN_CKNO
block|,
literal|"ckno"
block|,
literal|"ckno"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckeq$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKEQ
block|,
literal|"ckeq"
block|,
literal|"ckeq"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckne$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKNE
block|,
literal|"ckne"
block|,
literal|"ckne"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckle$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKLE
block|,
literal|"ckle"
block|,
literal|"ckle"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckgt$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKGT
block|,
literal|"ckgt"
block|,
literal|"ckgt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cklt$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKLT
block|,
literal|"cklt"
block|,
literal|"cklt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckge$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKGE
block|,
literal|"ckge"
block|,
literal|"ckge"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckls$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKLS
block|,
literal|"ckls"
block|,
literal|"ckls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckhi$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKHI
block|,
literal|"ckhi"
block|,
literal|"ckhi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckc$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKC
block|,
literal|"ckc"
block|,
literal|"ckc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cknc$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKNC
block|,
literal|"cknc"
block|,
literal|"cknc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckn$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKN
block|,
literal|"ckn"
block|,
literal|"ckn"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckp$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKP
block|,
literal|"ckp"
block|,
literal|"ckp"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ckv$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKV
block|,
literal|"ckv"
block|,
literal|"ckv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cknv$pack $ICCi_3,$CRj_int */
block|{
name|FRV_INSN_CKNV
block|,
literal|"cknv"
block|,
literal|"cknv"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckra$pack $CRj_float */
block|{
name|FRV_INSN_FCKRA
block|,
literal|"fckra"
block|,
literal|"fckra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckno$pack $CRj_float */
block|{
name|FRV_INSN_FCKNO
block|,
literal|"fckno"
block|,
literal|"fckno"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckne$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKNE
block|,
literal|"fckne"
block|,
literal|"fckne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckeq$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKEQ
block|,
literal|"fckeq"
block|,
literal|"fckeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fcklg$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKLG
block|,
literal|"fcklg"
block|,
literal|"fcklg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckue$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKUE
block|,
literal|"fckue"
block|,
literal|"fckue"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckul$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKUL
block|,
literal|"fckul"
block|,
literal|"fckul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckge$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKGE
block|,
literal|"fckge"
block|,
literal|"fckge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fcklt$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKLT
block|,
literal|"fcklt"
block|,
literal|"fcklt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckuge$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKUGE
block|,
literal|"fckuge"
block|,
literal|"fckuge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckug$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKUG
block|,
literal|"fckug"
block|,
literal|"fckug"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckle$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKLE
block|,
literal|"fckle"
block|,
literal|"fckle"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckgt$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKGT
block|,
literal|"fckgt"
block|,
literal|"fckgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fckule$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKULE
block|,
literal|"fckule"
block|,
literal|"fckule"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fcku$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKU
block|,
literal|"fcku"
block|,
literal|"fcku"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* fcko$pack $FCCi_3,$CRj_float */
block|{
name|FRV_INSN_FCKO
block|,
literal|"fcko"
block|,
literal|"fcko"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckra$pack $CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKRA
block|,
literal|"cckra"
block|,
literal|"cckra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckno$pack $CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKNO
block|,
literal|"cckno"
block|,
literal|"cckno"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckeq$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKEQ
block|,
literal|"cckeq"
block|,
literal|"cckeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckne$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKNE
block|,
literal|"cckne"
block|,
literal|"cckne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckle$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKLE
block|,
literal|"cckle"
block|,
literal|"cckle"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckgt$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKGT
block|,
literal|"cckgt"
block|,
literal|"cckgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ccklt$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKLT
block|,
literal|"ccklt"
block|,
literal|"ccklt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckge$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKGE
block|,
literal|"cckge"
block|,
literal|"cckge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckls$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKLS
block|,
literal|"cckls"
block|,
literal|"cckls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckhi$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKHI
block|,
literal|"cckhi"
block|,
literal|"cckhi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckc$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKC
block|,
literal|"cckc"
block|,
literal|"cckc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ccknc$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKNC
block|,
literal|"ccknc"
block|,
literal|"ccknc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckn$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKN
block|,
literal|"cckn"
block|,
literal|"cckn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckp$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKP
block|,
literal|"cckp"
block|,
literal|"cckp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cckv$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKV
block|,
literal|"cckv"
block|,
literal|"cckv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* ccknv$pack $ICCi_3,$CRj_int,$CCi,$cond */
block|{
name|FRV_INSN_CCKNV
block|,
literal|"ccknv"
block|,
literal|"ccknv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckra$pack $CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKRA
block|,
literal|"cfckra"
block|,
literal|"cfckra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckno$pack $CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKNO
block|,
literal|"cfckno"
block|,
literal|"cfckno"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckne$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKNE
block|,
literal|"cfckne"
block|,
literal|"cfckne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckeq$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKEQ
block|,
literal|"cfckeq"
block|,
literal|"cfckeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfcklg$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKLG
block|,
literal|"cfcklg"
block|,
literal|"cfcklg"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckue$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKUE
block|,
literal|"cfckue"
block|,
literal|"cfckue"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckul$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKUL
block|,
literal|"cfckul"
block|,
literal|"cfckul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckge$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKGE
block|,
literal|"cfckge"
block|,
literal|"cfckge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfcklt$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKLT
block|,
literal|"cfcklt"
block|,
literal|"cfcklt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckuge$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKUGE
block|,
literal|"cfckuge"
block|,
literal|"cfckuge"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckug$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKUG
block|,
literal|"cfckug"
block|,
literal|"cfckug"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckle$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKLE
block|,
literal|"cfckle"
block|,
literal|"cfckle"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckgt$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKGT
block|,
literal|"cfckgt"
block|,
literal|"cfckgt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfckule$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKULE
block|,
literal|"cfckule"
block|,
literal|"cfckule"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfcku$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKU
block|,
literal|"cfcku"
block|,
literal|"cfcku"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cfcko$pack $FCCi_3,$CRj_float,$CCi,$cond */
block|{
name|FRV_INSN_CFCKO
block|,
literal|"cfcko"
block|,
literal|"cfcko"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_B01
block|,
name|FR400_MAJOR_B_5
block|,
name|FR500_MAJOR_B_5
block|,
name|FR550_MAJOR_B_5
block|}
block|}
block|}
block|,
comment|/* cjmpl$pack @($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CJMPL
block|,
literal|"cjmpl"
block|,
literal|"cjmpl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_I_6
block|}
block|}
block|}
block|,
comment|/* ccalll$pack @($GRi,$GRj),$CCi,$cond */
block|{
name|FRV_INSN_CCALLL
block|,
literal|"ccalll"
block|,
literal|"ccalll"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_I0
block|,
name|FR400_MAJOR_I_5
block|,
name|FR500_MAJOR_I_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* ici$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_ICI
block|,
literal|"ici"
block|,
literal|"ici"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dci$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_DCI
block|,
literal|"dci"
block|,
literal|"dci"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* icei$pack @($GRi,$GRj),$ae */
block|{
name|FRV_INSN_ICEI
block|,
literal|"icei"
block|,
literal|"icei"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dcei$pack @($GRi,$GRj),$ae */
block|{
name|FRV_INSN_DCEI
block|,
literal|"dcei"
block|,
literal|"dcei"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dcf$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_DCF
block|,
literal|"dcf"
block|,
literal|"dcf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dcef$pack @($GRi,$GRj),$ae */
block|{
name|FRV_INSN_DCEF
block|,
literal|"dcef"
block|,
literal|"dcef"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* witlb$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_WITLB
block|,
literal|"witlb"
block|,
literal|"witlb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* wdtlb$pack $GRk,@($GRi,$GRj) */
block|{
name|FRV_INSN_WDTLB
block|,
literal|"wdtlb"
block|,
literal|"wdtlb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* itlbi$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_ITLBI
block|,
literal|"itlbi"
block|,
literal|"itlbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* dtlbi$pack @($GRi,$GRj) */
block|{
name|FRV_INSN_DTLBI
block|,
literal|"dtlbi"
block|,
literal|"dtlbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRIVILEGED
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* icpl$pack $GRi,$GRj,$lock */
block|{
name|FRV_INSN_ICPL
block|,
literal|"icpl"
block|,
literal|"icpl"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dcpl$pack $GRi,$GRj,$lock */
block|{
name|FRV_INSN_DCPL
block|,
literal|"dcpl"
block|,
literal|"dcpl"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_DCPL
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_I_8
block|}
block|}
block|}
block|,
comment|/* icul$pack $GRi */
block|{
name|FRV_INSN_ICUL
block|,
literal|"icul"
block|,
literal|"icul"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* dcul$pack $GRi */
block|{
name|FRV_INSN_DCUL
block|,
literal|"dcul"
block|,
literal|"dcul"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* bar$pack */
block|{
name|FRV_INSN_BAR
block|,
literal|"bar"
block|,
literal|"bar"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* membar$pack */
block|{
name|FRV_INSN_MEMBAR
block|,
literal|"membar"
block|,
literal|"membar"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_C_2
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_C_2
block|}
block|}
block|}
block|,
comment|/* cop1$pack $s6_1,$CPRi,$CPRj,$CPRk */
block|{
name|FRV_INSN_COP1
block|,
literal|"cop1"
block|,
literal|"cop1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cop2$pack $s6_1,$CPRi,$CPRj,$CPRk */
block|{
name|FRV_INSN_COP2
block|,
literal|"cop2"
block|,
literal|"cop2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_C
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_C_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* clrgr$pack $GRk */
block|{
name|FRV_INSN_CLRGR
block|,
literal|"clrgr"
block|,
literal|"clrgr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* clrfr$pack $FRk */
block|{
name|FRV_INSN_CLRFR
block|,
literal|"clrfr"
block|,
literal|"clrfr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* clrga$pack */
block|{
name|FRV_INSN_CLRGA
block|,
literal|"clrga"
block|,
literal|"clrga"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* clrfa$pack */
block|{
name|FRV_INSN_CLRFA
block|,
literal|"clrfa"
block|,
literal|"clrfa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* commitgr$pack $GRk */
block|{
name|FRV_INSN_COMMITGR
block|,
literal|"commitgr"
block|,
literal|"commitgr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* commitfr$pack $FRk */
block|{
name|FRV_INSN_COMMITFR
block|,
literal|"commitfr"
block|,
literal|"commitfr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* commitga$pack */
block|{
name|FRV_INSN_COMMITGA
block|,
literal|"commitga"
block|,
literal|"commitga"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* commitfa$pack */
block|{
name|FRV_INSN_COMMITFA
block|,
literal|"commitfa"
block|,
literal|"commitfa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_I01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_I_6
block|,
name|FR550_MAJOR_I_7
block|}
block|}
block|}
block|,
comment|/* fitos$pack $FRintj,$FRk */
block|{
name|FRV_INSN_FITOS
block|,
literal|"fitos"
block|,
literal|"fitos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fstoi$pack $FRj,$FRintk */
block|{
name|FRV_INSN_FSTOI
block|,
literal|"fstoi"
block|,
literal|"fstoi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fitod$pack $FRintj,$FRdoublek */
block|{
name|FRV_INSN_FITOD
block|,
literal|"fitod"
block|,
literal|"fitod"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdtoi$pack $FRdoublej,$FRintk */
block|{
name|FRV_INSN_FDTOI
block|,
literal|"fdtoi"
block|,
literal|"fdtoi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fditos$pack $FRintj,$FRk */
block|{
name|FRV_INSN_FDITOS
block|,
literal|"fditos"
block|,
literal|"fditos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdstoi$pack $FRj,$FRintk */
block|{
name|FRV_INSN_FDSTOI
block|,
literal|"fdstoi"
block|,
literal|"fdstoi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfditos$pack $FRintj,$FRk */
block|{
name|FRV_INSN_NFDITOS
block|,
literal|"nfditos"
block|,
literal|"nfditos"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdstoi$pack $FRj,$FRintk */
block|{
name|FRV_INSN_NFDSTOI
block|,
literal|"nfdstoi"
block|,
literal|"nfdstoi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfitos$pack $FRintj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFITOS
block|,
literal|"cfitos"
block|,
literal|"cfitos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* cfstoi$pack $FRj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CFSTOI
block|,
literal|"cfstoi"
block|,
literal|"cfstoi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* nfitos$pack $FRintj,$FRk */
block|{
name|FRV_INSN_NFITOS
block|,
literal|"nfitos"
block|,
literal|"nfitos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* nfstoi$pack $FRj,$FRintk */
block|{
name|FRV_INSN_NFSTOI
block|,
literal|"nfstoi"
block|,
literal|"nfstoi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fmovs$pack $FRj,$FRk */
block|{
name|FRV_INSN_FMOVS
block|,
literal|"fmovs"
block|,
literal|"fmovs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fmovd$pack $FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FMOVD
block|,
literal|"fmovd"
block|,
literal|"fmovd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdmovs$pack $FRj,$FRk */
block|{
name|FRV_INSN_FDMOVS
block|,
literal|"fdmovs"
block|,
literal|"fdmovs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfmovs$pack $FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMOVS
block|,
literal|"cfmovs"
block|,
literal|"cfmovs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FR_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fnegs$pack $FRj,$FRk */
block|{
name|FRV_INSN_FNEGS
block|,
literal|"fnegs"
block|,
literal|"fnegs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fnegd$pack $FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FNEGD
block|,
literal|"fnegd"
block|,
literal|"fnegd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdnegs$pack $FRj,$FRk */
block|{
name|FRV_INSN_FDNEGS
block|,
literal|"fdnegs"
block|,
literal|"fdnegs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfnegs$pack $FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFNEGS
block|,
literal|"cfnegs"
block|,
literal|"cfnegs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fabss$pack $FRj,$FRk */
block|{
name|FRV_INSN_FABSS
block|,
literal|"fabss"
block|,
literal|"fabss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fabsd$pack $FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FABSD
block|,
literal|"fabsd"
block|,
literal|"fabsd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdabss$pack $FRj,$FRk */
block|{
name|FRV_INSN_FDABSS
block|,
literal|"fdabss"
block|,
literal|"fdabss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfabss$pack $FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFABSS
block|,
literal|"cfabss"
block|,
literal|"cfabss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_1
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fsqrts$pack $FRj,$FRk */
block|{
name|FRV_INSN_FSQRTS
block|,
literal|"fsqrts"
block|,
literal|"fsqrts"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* fdsqrts$pack $FRj,$FRk */
block|{
name|FRV_INSN_FDSQRTS
block|,
literal|"fdsqrts"
block|,
literal|"fdsqrts"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdsqrts$pack $FRj,$FRk */
block|{
name|FRV_INSN_NFDSQRTS
block|,
literal|"nfdsqrts"
block|,
literal|"nfdsqrts"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fsqrtd$pack $FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FSQRTD
block|,
literal|"fsqrtd"
block|,
literal|"fsqrtd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfsqrts$pack $FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFSQRTS
block|,
literal|"cfsqrts"
block|,
literal|"cfsqrts"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* nfsqrts$pack $FRj,$FRk */
block|{
name|FRV_INSN_NFSQRTS
block|,
literal|"nfsqrts"
block|,
literal|"nfsqrts"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* fadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FADDS
block|,
literal|"fadds"
block|,
literal|"fadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FSUBS
block|,
literal|"fsubs"
block|,
literal|"fsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fmuls$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMULS
block|,
literal|"fmuls"
block|,
literal|"fmuls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_3
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* fdivs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDIVS
block|,
literal|"fdivs"
block|,
literal|"fdivs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* faddd$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FADDD
block|,
literal|"faddd"
block|,
literal|"faddd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fsubd$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FSUBD
block|,
literal|"fsubd"
block|,
literal|"fsubd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmuld$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FMULD
block|,
literal|"fmuld"
block|,
literal|"fmuld"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_3
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdivd$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FDIVD
block|,
literal|"fdivd"
block|,
literal|"fdivd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfadds$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFADDS
block|,
literal|"cfadds"
block|,
literal|"cfadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* cfsubs$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFSUBS
block|,
literal|"cfsubs"
block|,
literal|"cfsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* cfmuls$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMULS
block|,
literal|"cfmuls"
block|,
literal|"cfmuls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_3
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* cfdivs$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFDIVS
block|,
literal|"cfdivs"
block|,
literal|"cfdivs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* nfadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFADDS
block|,
literal|"nfadds"
block|,
literal|"nfadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* nfsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFSUBS
block|,
literal|"nfsubs"
block|,
literal|"nfsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* nfmuls$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFMULS
block|,
literal|"nfmuls"
block|,
literal|"nfmuls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_3
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* nfdivs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDIVS
block|,
literal|"nfdivs"
block|,
literal|"nfdivs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_4
block|,
name|FR550_MAJOR_F_3
block|}
block|}
block|}
block|,
comment|/* fcmps$pack $FRi,$FRj,$FCCi_2 */
block|{
name|FRV_INSN_FCMPS
block|,
literal|"fcmps"
block|,
literal|"fcmps"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fcmpd$pack $FRdoublei,$FRdoublej,$FCCi_2 */
block|{
name|FRV_INSN_FCMPD
block|,
literal|"fcmpd"
block|,
literal|"fcmpd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfcmps$pack $FRi,$FRj,$FCCi_2,$CCi,$cond */
block|{
name|FRV_INSN_CFCMPS
block|,
literal|"cfcmps"
block|,
literal|"cfcmps"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_2
block|,
name|FR550_MAJOR_F_2
block|}
block|}
block|}
block|,
comment|/* fdcmps$pack $FRi,$FRj,$FCCi_2 */
block|{
name|FRV_INSN_FDCMPS
block|,
literal|"fdcmps"
block|,
literal|"fdcmps"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fmadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMADDS
block|,
literal|"fmadds"
block|,
literal|"fmadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMSUBS
block|,
literal|"fmsubs"
block|,
literal|"fmsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmaddd$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FMADDD
block|,
literal|"fmaddd"
block|,
literal|"fmaddd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmsubd$pack $FRdoublei,$FRdoublej,$FRdoublek */
block|{
name|FRV_INSN_FMSUBD
block|,
literal|"fmsubd"
block|,
literal|"fmsubd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdmadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDMADDS
block|,
literal|"fdmadds"
block|,
literal|"fdmadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdmadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDMADDS
block|,
literal|"nfdmadds"
block|,
literal|"nfdmadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfmadds$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMADDS
block|,
literal|"cfmadds"
block|,
literal|"cfmadds"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfmsubs$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMSUBS
block|,
literal|"cfmsubs"
block|,
literal|"cfmsubs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfmadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFMADDS
block|,
literal|"nfmadds"
block|,
literal|"nfmadds"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfmsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFMSUBS
block|,
literal|"nfmsubs"
block|,
literal|"nfmsubs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NON_EXCEPTING
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmas$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMAS
block|,
literal|"fmas"
block|,
literal|"fmas"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fmss$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMSS
block|,
literal|"fmss"
block|,
literal|"fmss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fdmas$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDMAS
block|,
literal|"fdmas"
block|,
literal|"fdmas"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdmss$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDMSS
block|,
literal|"fdmss"
block|,
literal|"fdmss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdmas$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDMAS
block|,
literal|"nfdmas"
block|,
literal|"nfdmas"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdmss$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDMSS
block|,
literal|"nfdmss"
block|,
literal|"nfdmss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cfmas$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMAS
block|,
literal|"cfmas"
block|,
literal|"cfmas"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* cfmss$pack $FRi,$FRj,$FRk,$CCi,$cond */
block|{
name|FRV_INSN_CFMSS
block|,
literal|"cfmss"
block|,
literal|"cfmss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fmad$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMAD
block|,
literal|"fmad"
block|,
literal|"fmad"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fmsd$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FMSD
block|,
literal|"fmsd"
block|,
literal|"fmsd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfmas$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFMAS
block|,
literal|"nfmas"
block|,
literal|"nfmas"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfmss$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFMSS
block|,
literal|"nfmss"
block|,
literal|"nfmss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_5
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fdadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDADDS
block|,
literal|"fdadds"
block|,
literal|"fdadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fdsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDSUBS
block|,
literal|"fdsubs"
block|,
literal|"fdsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fdmuls$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDMULS
block|,
literal|"fdmuls"
block|,
literal|"fdmuls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fddivs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDDIVS
block|,
literal|"fddivs"
block|,
literal|"fddivs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fdsads$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDSADS
block|,
literal|"fdsads"
block|,
literal|"fdsads"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* fdmulcs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_FDMULCS
block|,
literal|"fdmulcs"
block|,
literal|"fdmulcs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfdmulcs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDMULCS
block|,
literal|"nfdmulcs"
block|,
literal|"nfdmulcs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfdadds$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDADDS
block|,
literal|"nfdadds"
block|,
literal|"nfdadds"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfdsubs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDSUBS
block|,
literal|"nfdsubs"
block|,
literal|"nfdsubs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfdmuls$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDMULS
block|,
literal|"nfdmuls"
block|,
literal|"nfdmuls"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfddivs$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDDIVS
block|,
literal|"nfddivs"
block|,
literal|"nfddivs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_7
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* nfdsads$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_NFDSADS
block|,
literal|"nfdsads"
block|,
literal|"nfdsads"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_F_4
block|}
block|}
block|}
block|,
comment|/* nfdcmps$pack $FRi,$FRj,$FCCi_2 */
block|{
name|FRV_INSN_NFDCMPS
block|,
literal|"nfdcmps"
block|,
literal|"nfdcmps"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_6
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* mhsetlos$pack $u12,$FRklo */
block|{
name|FRV_INSN_MHSETLOS
block|,
literal|"mhsetlos"
block|,
literal|"mhsetlos"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mhsethis$pack $u12,$FRkhi */
block|{
name|FRV_INSN_MHSETHIS
block|,
literal|"mhsethis"
block|,
literal|"mhsethis"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mhdsets$pack $u12,$FRintk */
block|{
name|FRV_INSN_MHDSETS
block|,
literal|"mhdsets"
block|,
literal|"mhdsets"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mhsetloh$pack $s5,$FRklo */
block|{
name|FRV_INSN_MHSETLOH
block|,
literal|"mhsetloh"
block|,
literal|"mhsetloh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mhsethih$pack $s5,$FRkhi */
block|{
name|FRV_INSN_MHSETHIH
block|,
literal|"mhsethih"
block|,
literal|"mhsethih"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mhdseth$pack $s5,$FRintk */
block|{
name|FRV_INSN_MHDSETH
block|,
literal|"mhdseth"
block|,
literal|"mhdseth"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_5
block|}
block|}
block|}
block|,
comment|/* mand$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MAND
block|,
literal|"mand"
block|,
literal|"mand"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mor$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MOR
block|,
literal|"mor"
block|,
literal|"mor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mxor$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MXOR
block|,
literal|"mxor"
block|,
literal|"mxor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmand$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMAND
block|,
literal|"cmand"
block|,
literal|"cmand"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmor$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMOR
block|,
literal|"cmor"
block|,
literal|"cmor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmxor$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMXOR
block|,
literal|"cmxor"
block|,
literal|"cmxor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mnot$pack $FRintj,$FRintk */
block|{
name|FRV_INSN_MNOT
block|,
literal|"mnot"
block|,
literal|"mnot"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmnot$pack $FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMNOT
block|,
literal|"cmnot"
block|,
literal|"cmnot"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mrotli$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MROTLI
block|,
literal|"mrotli"
block|,
literal|"mrotli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mrotri$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MROTRI
block|,
literal|"mrotri"
block|,
literal|"mrotri"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mwcut$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MWCUT
block|,
literal|"mwcut"
block|,
literal|"mwcut"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mwcuti$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MWCUTI
block|,
literal|"mwcuti"
block|,
literal|"mwcuti"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcut$pack $ACC40Si,$FRintj,$FRintk */
block|{
name|FRV_INSN_MCUT
block|,
literal|"mcut"
block|,
literal|"mcut"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcuti$pack $ACC40Si,$s6,$FRintk */
block|{
name|FRV_INSN_MCUTI
block|,
literal|"mcuti"
block|,
literal|"mcuti"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcutss$pack $ACC40Si,$FRintj,$FRintk */
block|{
name|FRV_INSN_MCUTSS
block|,
literal|"mcutss"
block|,
literal|"mcutss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcutssi$pack $ACC40Si,$s6,$FRintk */
block|{
name|FRV_INSN_MCUTSSI
block|,
literal|"mcutssi"
block|,
literal|"mcutssi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mdcutssi$pack $ACC40Si,$s6,$FRintkeven */
block|{
name|FRV_INSN_MDCUTSSI
block|,
literal|"mdcutssi"
block|,
literal|"mdcutssi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMLOW
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* maveh$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MAVEH
block|,
literal|"maveh"
block|,
literal|"maveh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* msllhi$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MSLLHI
block|,
literal|"msllhi"
block|,
literal|"msllhi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* msrlhi$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MSRLHI
block|,
literal|"msrlhi"
block|,
literal|"msrlhi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* msrahi$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MSRAHI
block|,
literal|"msrahi"
block|,
literal|"msrahi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mdrotli$pack $FRintieven,$s6,$FRintkeven */
block|{
name|FRV_INSN_MDROTLI
block|,
literal|"mdrotli"
block|,
literal|"mdrotli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMLOW
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcplhi$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MCPLHI
block|,
literal|"mcplhi"
block|,
literal|"mcplhi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMLOW
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcpli$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MCPLI
block|,
literal|"mcpli"
block|,
literal|"mcpli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMLOW
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* msaths$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MSATHS
block|,
literal|"msaths"
block|,
literal|"msaths"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mqsaths$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MQSATHS
block|,
literal|"mqsaths"
block|,
literal|"mqsaths"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* msathu$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MSATHU
block|,
literal|"msathu"
block|,
literal|"msathu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mcmpsh$pack $FRinti,$FRintj,$FCCk */
block|{
name|FRV_INSN_MCMPSH
block|,
literal|"mcmpsh"
block|,
literal|"mcmpsh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mcmpuh$pack $FRinti,$FRintj,$FCCk */
block|{
name|FRV_INSN_MCMPUH
block|,
literal|"mcmpuh"
block|,
literal|"mcmpuh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mabshs$pack $FRintj,$FRintk */
block|{
name|FRV_INSN_MABSHS
block|,
literal|"mabshs"
block|,
literal|"mabshs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* maddhss$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MADDHSS
block|,
literal|"maddhss"
block|,
literal|"maddhss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* maddhus$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MADDHUS
block|,
literal|"maddhus"
block|,
literal|"maddhus"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* msubhss$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MSUBHSS
block|,
literal|"msubhss"
block|,
literal|"msubhss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* msubhus$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MSUBHUS
block|,
literal|"msubhus"
block|,
literal|"msubhus"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmaddhss$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMADDHSS
block|,
literal|"cmaddhss"
block|,
literal|"cmaddhss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmaddhus$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMADDHUS
block|,
literal|"cmaddhus"
block|,
literal|"cmaddhus"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmsubhss$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMSUBHSS
block|,
literal|"cmsubhss"
block|,
literal|"cmsubhss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmsubhus$pack $FRinti,$FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMSUBHUS
block|,
literal|"cmsubhus"
block|,
literal|"cmsubhus"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mqaddhss$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MQADDHSS
block|,
literal|"mqaddhss"
block|,
literal|"mqaddhss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mqaddhus$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MQADDHUS
block|,
literal|"mqaddhus"
block|,
literal|"mqaddhus"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mqsubhss$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MQSUBHSS
block|,
literal|"mqsubhss"
block|,
literal|"mqsubhss"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* mqsubhus$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MQSUBHUS
block|,
literal|"mqsubhus"
block|,
literal|"mqsubhus"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmqaddhss$pack $FRintieven,$FRintjeven,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMQADDHSS
block|,
literal|"cmqaddhss"
block|,
literal|"cmqaddhss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmqaddhus$pack $FRintieven,$FRintjeven,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMQADDHUS
block|,
literal|"cmqaddhus"
block|,
literal|"cmqaddhus"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmqsubhss$pack $FRintieven,$FRintjeven,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMQSUBHSS
block|,
literal|"cmqsubhss"
block|,
literal|"cmqsubhss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* cmqsubhus$pack $FRintieven,$FRintjeven,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMQSUBHUS
block|,
literal|"cmqsubhus"
block|,
literal|"cmqsubhus"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_2
block|}
block|}
block|}
block|,
comment|/* maddaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MADDACCS
block|,
literal|"maddaccs"
block|,
literal|"maddaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* msubaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MSUBACCS
block|,
literal|"msubaccs"
block|,
literal|"msubaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mdaddaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MDADDACCS
block|,
literal|"mdaddaccs"
block|,
literal|"mdaddaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mdsubaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MDSUBACCS
block|,
literal|"mdsubaccs"
block|,
literal|"mdsubaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* masaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MASACCS
block|,
literal|"masaccs"
block|,
literal|"masaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mdasaccs$pack $ACC40Si,$ACC40Sk */
block|{
name|FRV_INSN_MDASACCS
block|,
literal|"mdasaccs"
block|,
literal|"mdasaccs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmulhs$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMULHS
block|,
literal|"mmulhs"
block|,
literal|"mmulhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmulhu$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMULHU
block|,
literal|"mmulhu"
block|,
literal|"mmulhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmulxhs$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMULXHS
block|,
literal|"mmulxhs"
block|,
literal|"mmulxhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmulxhu$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMULXHU
block|,
literal|"mmulxhu"
block|,
literal|"mmulxhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmmulhs$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMMULHS
block|,
literal|"cmmulhs"
block|,
literal|"cmmulhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmmulhu$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMMULHU
block|,
literal|"cmmulhu"
block|,
literal|"cmmulhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmulhs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMULHS
block|,
literal|"mqmulhs"
block|,
literal|"mqmulhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmulhu$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMULHU
block|,
literal|"mqmulhu"
block|,
literal|"mqmulhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmulxhs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMULXHS
block|,
literal|"mqmulxhs"
block|,
literal|"mqmulxhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmulxhu$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMULXHU
block|,
literal|"mqmulxhu"
block|,
literal|"mqmulxhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmqmulhs$pack $FRintieven,$FRintjeven,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMQMULHS
block|,
literal|"cmqmulhs"
block|,
literal|"cmqmulhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmqmulhu$pack $FRintieven,$FRintjeven,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMQMULHU
block|,
literal|"cmqmulhu"
block|,
literal|"cmqmulhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
operator||
name|A
argument_list|(
name|PRESERVE_OVF
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmachs$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMACHS
block|,
literal|"mmachs"
block|,
literal|"mmachs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmachu$pack $FRinti,$FRintj,$ACC40Uk */
block|{
name|FRV_INSN_MMACHU
block|,
literal|"mmachu"
block|,
literal|"mmachu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmrdhs$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MMRDHS
block|,
literal|"mmrdhs"
block|,
literal|"mmrdhs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mmrdhu$pack $FRinti,$FRintj,$ACC40Uk */
block|{
name|FRV_INSN_MMRDHU
block|,
literal|"mmrdhu"
block|,
literal|"mmrdhu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmmachs$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMMACHS
block|,
literal|"cmmachs"
block|,
literal|"cmmachs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmmachu$pack $FRinti,$FRintj,$ACC40Uk,$CCi,$cond */
block|{
name|FRV_INSN_CMMACHU
block|,
literal|"cmmachu"
block|,
literal|"cmmachu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmachs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMACHS
block|,
literal|"mqmachs"
block|,
literal|"mqmachs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmachu$pack $FRintieven,$FRintjeven,$ACC40Uk */
block|{
name|FRV_INSN_MQMACHU
block|,
literal|"mqmachu"
block|,
literal|"mqmachu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmqmachs$pack $FRintieven,$FRintjeven,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMQMACHS
block|,
literal|"cmqmachs"
block|,
literal|"cmqmachs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmqmachu$pack $FRintieven,$FRintjeven,$ACC40Uk,$CCi,$cond */
block|{
name|FRV_INSN_CMQMACHU
block|,
literal|"cmqmachu"
block|,
literal|"cmqmachu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqxmachs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQXMACHS
block|,
literal|"mqxmachs"
block|,
literal|"mqxmachs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqxmacxhs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQXMACXHS
block|,
literal|"mqxmacxhs"
block|,
literal|"mqxmacxhs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqmacxhs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQMACXHS
block|,
literal|"mqmacxhs"
block|,
literal|"mqmacxhs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FR400
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
block|,
name|UNIT_MDUALACC
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_NONE
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mcpxrs$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MCPXRS
block|,
literal|"mcpxrs"
block|,
literal|"mcpxrs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mcpxru$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MCPXRU
block|,
literal|"mcpxru"
block|,
literal|"mcpxru"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mcpxis$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MCPXIS
block|,
literal|"mcpxis"
block|,
literal|"mcpxis"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mcpxiu$pack $FRinti,$FRintj,$ACC40Sk */
block|{
name|FRV_INSN_MCPXIU
block|,
literal|"mcpxiu"
block|,
literal|"mcpxiu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmcpxrs$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMCPXRS
block|,
literal|"cmcpxrs"
block|,
literal|"cmcpxrs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmcpxru$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMCPXRU
block|,
literal|"cmcpxru"
block|,
literal|"cmcpxru"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmcpxis$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMCPXIS
block|,
literal|"cmcpxis"
block|,
literal|"cmcpxis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* cmcpxiu$pack $FRinti,$FRintj,$ACC40Sk,$CCi,$cond */
block|{
name|FRV_INSN_CMCPXIU
block|,
literal|"cmcpxiu"
block|,
literal|"cmcpxiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqcpxrs$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQCPXRS
block|,
literal|"mqcpxrs"
block|,
literal|"mqcpxrs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqcpxru$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQCPXRU
block|,
literal|"mqcpxru"
block|,
literal|"mqcpxru"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqcpxis$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQCPXIS
block|,
literal|"mqcpxis"
block|,
literal|"mqcpxis"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mqcpxiu$pack $FRintieven,$FRintjeven,$ACC40Sk */
block|{
name|FRV_INSN_MQCPXIU
block|,
literal|"mqcpxiu"
block|,
literal|"mqcpxiu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_4
block|,
name|FR550_MAJOR_M_4
block|}
block|}
block|}
block|,
comment|/* mexpdhw$pack $FRinti,$u6,$FRintk */
block|{
name|FRV_INSN_MEXPDHW
block|,
literal|"mexpdhw"
block|,
literal|"mexpdhw"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* cmexpdhw$pack $FRinti,$u6,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMEXPDHW
block|,
literal|"cmexpdhw"
block|,
literal|"cmexpdhw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mexpdhd$pack $FRinti,$u6,$FRintkeven */
block|{
name|FRV_INSN_MEXPDHD
block|,
literal|"mexpdhd"
block|,
literal|"mexpdhd"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* cmexpdhd$pack $FRinti,$u6,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMEXPDHD
block|,
literal|"cmexpdhd"
block|,
literal|"cmexpdhd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mpackh$pack $FRinti,$FRintj,$FRintk */
block|{
name|FRV_INSN_MPACKH
block|,
literal|"mpackh"
block|,
literal|"mpackh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mdpackh$pack $FRintieven,$FRintjeven,$FRintkeven */
block|{
name|FRV_INSN_MDPACKH
block|,
literal|"mdpackh"
block|,
literal|"mdpackh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_5
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* munpackh$pack $FRinti,$FRintkeven */
block|{
name|FRV_INSN_MUNPACKH
block|,
literal|"munpackh"
block|,
literal|"munpackh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mdunpackh$pack $FRintieven,$FRintk */
block|{
name|FRV_INSN_MDUNPACKH
block|,
literal|"mdunpackh"
block|,
literal|"mdunpackh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_M_7
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* mbtoh$pack $FRintj,$FRintkeven */
block|{
name|FRV_INSN_MBTOH
block|,
literal|"mbtoh"
block|,
literal|"mbtoh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* cmbtoh$pack $FRintj,$FRintkeven,$CCi,$cond */
block|{
name|FRV_INSN_CMBTOH
block|,
literal|"cmbtoh"
block|,
literal|"cmbtoh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mhtob$pack $FRintjeven,$FRintk */
block|{
name|FRV_INSN_MHTOB
block|,
literal|"mhtob"
block|,
literal|"mhtob"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* cmhtob$pack $FRintjeven,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMHTOB
block|,
literal|"cmhtob"
block|,
literal|"cmhtob"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mbtohe$pack $FRintj,$FRintk */
block|{
name|FRV_INSN_MBTOHE
block|,
literal|"mbtohe"
block|,
literal|"mbtohe"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_M_7
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* cmbtohe$pack $FRintj,$FRintk,$CCi,$cond */
block|{
name|FRV_INSN_CMBTOHE
block|,
literal|"cmbtohe"
block|,
literal|"cmbtohe"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CONDITIONAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_M_7
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* mnop$pack */
block|{
name|FRV_INSN_MNOP
block|,
literal|"mnop"
block|,
literal|"mnop"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_M_1
block|}
block|}
block|}
block|,
comment|/* mclracc$pack $ACC40Sk,$A0 */
block|{
name|FRV_INSN_MCLRACC_0
block|,
literal|"mclracc-0"
block|,
literal|"mclracc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_3
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mclracc$pack $ACC40Sk,$A1 */
block|{
name|FRV_INSN_MCLRACC_1
block|,
literal|"mclracc-1"
block|,
literal|"mclracc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_MCLRACC_1
block|,
name|FR400_MAJOR_M_2
block|,
name|FR500_MAJOR_M_6
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mrdacc$pack $ACC40Si,$FRintk */
block|{
name|FRV_INSN_MRDACC
block|,
literal|"mrdacc"
block|,
literal|"mrdacc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mrdaccg$pack $ACCGi,$FRintk */
block|{
name|FRV_INSN_MRDACCG
block|,
literal|"mrdaccg"
block|,
literal|"mrdaccg"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_2
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mwtacc$pack $FRinti,$ACC40Sk */
block|{
name|FRV_INSN_MWTACC
block|,
literal|"mwtacc"
block|,
literal|"mwtacc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_3
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mwtaccg$pack $FRinti,$ACCGk */
block|{
name|FRV_INSN_MWTACCG
block|,
literal|"mwtaccg"
block|,
literal|"mwtaccg"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_M_1
block|,
name|FR500_MAJOR_M_3
block|,
name|FR550_MAJOR_M_3
block|}
block|}
block|}
block|,
comment|/* mcop1$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_MCOP1
block|,
literal|"mcop1"
block|,
literal|"mcop1"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* mcop2$pack $FRi,$FRj,$FRk */
block|{
name|FRV_INSN_MCOP2
block|,
literal|"mcop2"
block|,
literal|"mcop2"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FM01
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_M_1
block|,
name|FR550_MAJOR_NONE
block|}
block|}
block|}
block|,
comment|/* fnop$pack */
block|{
name|FRV_INSN_FNOP
block|,
literal|"fnop"
block|,
literal|"fnop"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_SIMPLE
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_TOMCAT
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR500
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FR550
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_FRV
operator|)
block|,
name|UNIT_FMALL
block|,
name|FR400_MAJOR_NONE
block|,
name|FR500_MAJOR_F_8
block|,
name|FR550_MAJOR_F_1
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_decl_stmt
specifier|static
name|void
name|init_tables
name|PARAMS
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|init_tables
parameter_list|()
block|{ }
end_function

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_MACH
operator|*
operator|,
specifier|const
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_hw_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_ifield_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_operand_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_insn_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|frv_cgen_rebuild_tables
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
name|table
parameter_list|,
name|name
parameter_list|)
specifier|const
name|CGEN_MACH
modifier|*
name|table
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|frv_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|frv_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|frv_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_OPERAND
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|frv_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of frv_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|frv_cgen_rebuild_tables
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* some ridiculously big number */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|isas
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|frv_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|frv_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"frv_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|frv_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|frv_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"frv_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* mach unspecified means "all" */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* base mach is always selected */
name|machs
operator||=
literal|1
expr_stmt|;
comment|/* isa unspecified means "all" */
if|if
condition|(
name|isas
operator|==
literal|0
condition|)
name|isas
operator|=
operator|(
literal|1
operator|<<
name|MAX_ISAS
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"frv_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|isas
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|frv_cgen_rebuild_tables
expr_stmt|;
name|frv_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to frv_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|frv_cgen_cpu_open_1
parameter_list|(
name|mach_name
parameter_list|,
name|endian
parameter_list|)
specifier|const
name|char
modifier|*
name|mach_name
decl_stmt|;
name|enum
name|cgen_endian
name|endian
decl_stmt|;
block|{
return|return
name|frv_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|frv_cgen_cpu_close
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_DESC
name|cd
decl_stmt|;
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

