<profile>

<section name = "Vivado HLS Report for 'Conv'" level="0">
<item name = "Date">Tue Oct 16 16:25:17 2018
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">conv_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, ?, 25, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ ?, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, ?, 5 ~ 5306179915668740, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 5306179915668735, 21 ~ 80967115521, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 80967115500, 5 ~ 317518100, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 317518095, 1 ~ 1245169, -, -, 0 ~ 255, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">0, 1245165, 19, -, -, 0 ~ 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 947</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 11, 1576, 2382</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 584</column>
<column name="Register">-, -, 1818, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 18, 9, 22</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv_AXILiteS_s_axi_U">Conv_AXILiteS_s_axi, 0, 0, 346, 492</column>
<column name="Conv_fadd_32ns_32ns_32_5_full_dsp_U0">Conv_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="Conv_fcmp_32ns_32ns_1_1_U2">Conv_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="Conv_fmul_32ns_32ns_32_4_max_dsp_U1">Conv_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="Conv_gmem_m_axi_U">Conv_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Conv_mul_32ns_16ns_48_3_U5">Conv_mul_32ns_16ns_48_3, 0, 2, 0, 0</column>
<column name="Conv_mul_32ns_16ns_48_3_U7">Conv_mul_32ns_16ns_48_3, 0, 2, 0, 0</column>
<column name="Conv_mul_32s_16ns_48_3_U6">Conv_mul_32s_16ns_48_3, 0, 2, 0, 0</column>
<column name="Conv_sdiv_19s_9ns_19_23_seq_U3">Conv_sdiv_19s_9ns_19_23_seq, 0, 0, 152, 180</column>
<column name="Conv_sdiv_19s_9ns_19_23_seq_U4">Conv_sdiv_19s_9ns_19_23_seq, 0, 0, 152, 180</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv_mac_muladd_16ns_16s_48ns_48_1_U11">Conv_mac_muladd_16ns_16s_48ns_48_1, i0 + i1 * i2</column>
<column name="Conv_mul_mul_16ns_16ns_32_1_U8">Conv_mul_mul_16ns_16ns_32_1, i0 * i1</column>
<column name="Conv_mul_mul_16ns_16ns_32_1_U9">Conv_mul_mul_16ns_16ns_32_1, i0 * i1</column>
<column name="Conv_mul_mul_16ns_16s_32_1_U10">Conv_mul_mul_16ns_16s_32_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="W4_sum_fu_1097_p2">+, 0, 0, 49, 49, 49</column>
<column name="Wout_V_fu_734_p2">+, 0, 0, 16, 1, 16</column>
<column name="bias6_sum_fu_803_p2">+, 0, 0, 31, 31, 31</column>
<column name="cin_fu_1044_p2">+, 0, 0, 16, 16, 1</column>
<column name="cout_fu_789_p2">+, 0, 0, 16, 16, 1</column>
<column name="feature_in2_sum9_fu_1059_p2">+, 0, 0, 24, 48, 48</column>
<column name="feature_out8_sum_fu_933_p2">+, 0, 0, 49, 49, 49</column>
<column name="h_V_fu_897_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_fu_832_p2">+, 0, 0, 16, 16, 1</column>
<column name="ii_fu_887_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_fu_866_p2">+, 0, 0, 16, 16, 1</column>
<column name="jj_fu_975_p2">+, 0, 0, 8, 8, 1</column>
<column name="next_mul1_fu_818_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul2_fu_851_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul3_fu_856_p2">+, 0, 0, 32, 32, 32</column>
<column name="next_mul4_fu_877_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul5_fu_965_p2">+, 0, 0, 24, 24, 24</column>
<column name="next_mul_fu_1074_p2">+, 0, 0, 32, 32, 32</column>
<column name="r_V_17_fu_1054_p2">+, 0, 0, 24, 48, 48</column>
<column name="r_V_1_fu_554_p2">+, 0, 0, 9, 2, 9</column>
<column name="r_V_3_fu_640_p2">+, 0, 0, 17, 17, 17</column>
<column name="r_V_7_fu_662_p2">+, 0, 0, 17, 17, 17</column>
<column name="r_V_fu_496_p2">+, 0, 0, 9, 2, 9</column>
<column name="tmp2_fu_1079_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_915_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_24_fu_924_p2">+, 0, 0, 48, 48, 48</column>
<column name="tmp_33_fu_1088_p2">+, 0, 0, 48, 48, 48</column>
<column name="tmp_7_fu_744_p2">+, 0, 0, 16, 1, 16</column>
<column name="tmp_fu_1025_p2">+, 0, 0, 32, 32, 32</column>
<column name="w_V_fu_985_p2">+, 0, 0, 16, 16, 16</column>
<column name="p_neg4_fu_510_p2">-, 0, 0, 9, 1, 9</column>
<column name="p_neg_fu_568_p2">-, 0, 0, 9, 1, 9</column>
<column name="r_V_4_fu_674_p2">-, 0, 0, 18, 18, 18</column>
<column name="r_V_8_fu_699_p2">-, 0, 0, 18, 18, 18</column>
<column name="tmp_17_fu_838_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_19_fu_872_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_3_fu_526_p2">-, 0, 0, 8, 1, 8</column>
<column name="tmp_8_fu_584_p2">-, 0, 0, 8, 1, 8</column>
<column name="ap_sig_177">and, 0, 0, 1, 1, 1</column>
<column name="r_V_9_fu_1153_p2">and, 0, 0, 1, 1, 1</column>
<column name="rhs_V_fu_1147_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_784_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond2_fu_827_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond3_fu_882_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond4_fu_970_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond5_fu_1039_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond_fu_861_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="notlhs_fu_1129_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_1135_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="slt_fu_910_p2">icmp, 0, 0, 6, 17, 17</column>
<column name="tmp_28_fu_1016_p2">icmp, 0, 0, 6, 17, 17</column>
<column name="brmerge_fu_1003_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_22_fu_1141_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_27_fu_990_p2">or, 0, 0, 20, 16, 16</column>
<column name="p_1_fu_608_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_2_fu_616_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_s_fu_1158_p3">select, 0, 0, 32, 1, 1</column>
<column name="pad_x_V_fu_542_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_600_p3">select, 0, 0, 8, 1, 8</column>
<column name="rev_fu_960_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">168, 76, 1, 76</column>
<column name="ap_sig_ioackin_gmem_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">1, 2, 1, 2</column>
<column name="gmem_ARADDR">32, 4, 32, 128</column>
<column name="gmem_blk_n_AR">1, 2, 1, 2</column>
<column name="gmem_blk_n_AW">1, 2, 1, 2</column>
<column name="gmem_blk_n_B">1, 2, 1, 2</column>
<column name="gmem_blk_n_R">1, 2, 1, 2</column>
<column name="gmem_blk_n_W">1, 2, 1, 2</column>
<column name="grp_fu_431_p0">32, 3, 32, 96</column>
<column name="grp_fu_431_p1">32, 3, 32, 96</column>
<column name="i_op_assign_1_reg_258">16, 2, 16, 32</column>
<column name="i_op_assign_2_reg_280">16, 2, 16, 32</column>
<column name="i_op_assign_3_reg_326">8, 2, 8, 16</column>
<column name="i_op_assign_5_reg_367">8, 3, 8, 24</column>
<column name="i_op_assign_reg_409">16, 2, 16, 32</column>
<column name="i_op_assign_s_reg_247">16, 2, 16, 32</column>
<column name="phi_mul1_reg_269">16, 2, 16, 32</column>
<column name="phi_mul3_reg_303">16, 2, 16, 32</column>
<column name="r_V_11_reg_291">32, 2, 32, 64</column>
<column name="r_V_18_reg_337">16, 2, 16, 32</column>
<column name="r_V_19_reg_382">24, 3, 24, 72</column>
<column name="r_V_20_reg_420">32, 2, 32, 64</column>
<column name="sum_1_reg_349">32, 3, 32, 96</column>
<column name="sum_2_reg_397">32, 2, 32, 64</column>
<column name="sum_reg_314">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_1228">16, 0, 16, 0</column>
<column name="CHout_V_read_reg_1216">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_1209">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_1203">8, 0, 8, 0</column>
<column name="Sx_V_read_reg_1197">8, 0, 8, 0</column>
<column name="Sy_V_read_reg_1191">8, 0, 8, 0</column>
<column name="Win_V_read_reg_1223">16, 0, 16, 0</column>
<column name="Wout_V_reg_1325">16, 0, 16, 0</column>
<column name="ap_CS_fsm">75, 0, 75, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="cin_reg_1564">16, 0, 16, 0</column>
<column name="cout_reg_1397">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_1498">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1569">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1586">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1580">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1408">31, 0, 32, 1</column>
<column name="h_V_reg_1483">16, 0, 16, 0</column>
<column name="i_op_assign_1_reg_258">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_280">16, 0, 16, 0</column>
<column name="i_op_assign_3_reg_326">8, 0, 8, 0</column>
<column name="i_op_assign_5_reg_367">8, 0, 8, 0</column>
<column name="i_op_assign_reg_409">16, 0, 16, 0</column>
<column name="i_op_assign_s_reg_247">16, 0, 16, 0</column>
<column name="i_reg_1422">16, 0, 16, 0</column>
<column name="ii_reg_1478">8, 0, 8, 0</column>
<column name="j_reg_1460">16, 0, 16, 0</column>
<column name="jj_reg_1533">8, 0, 8, 0</column>
<column name="lhs_V_2_cast_reg_1265">16, 0, 17, 1</column>
<column name="lhs_V_4_cast_reg_1275">16, 0, 17, 1</column>
<column name="next_mul1_reg_1414">16, 0, 16, 0</column>
<column name="next_mul2_reg_1447">16, 0, 16, 0</column>
<column name="next_mul3_reg_1452">32, 0, 32, 0</column>
<column name="next_mul4_reg_1470">16, 0, 16, 0</column>
<column name="next_mul5_reg_1523">24, 0, 24, 0</column>
<column name="next_mul_reg_1575">32, 0, 32, 0</column>
<column name="p_1_reg_1255">8, 0, 8, 0</column>
<column name="p_2_reg_1260">8, 0, 8, 0</column>
<column name="p_s_reg_1608">32, 0, 32, 0</column>
<column name="phi_mul1_reg_269">16, 0, 16, 0</column>
<column name="phi_mul3_reg_303">16, 0, 16, 0</column>
<column name="r_V_10_reg_1432">32, 0, 32, 0</column>
<column name="r_V_11_reg_291">32, 0, 32, 0</column>
<column name="r_V_12_reg_1508">48, 0, 48, 0</column>
<column name="r_V_13_reg_1513">32, 0, 32, 0</column>
<column name="r_V_15_reg_1546">48, 0, 48, 0</column>
<column name="r_V_16_reg_1488">32, 0, 32, 0</column>
<column name="r_V_18_reg_337">16, 0, 16, 0</column>
<column name="r_V_19_reg_382">24, 0, 24, 0</column>
<column name="r_V_20_reg_420">32, 0, 32, 0</column>
<column name="r_V_3_reg_1270">17, 0, 17, 0</column>
<column name="r_V_5_reg_1442">48, 0, 48, 0</column>
<column name="r_V_7_reg_1280">17, 0, 17, 0</column>
<column name="reg_446">32, 0, 32, 0</column>
<column name="relu_en_V_read_reg_1186">1, 0, 1, 0</column>
<column name="rev_reg_1518">1, 0, 1, 0</column>
<column name="rhs_V_10_cast_reg_1378">16, 0, 24, 8</column>
<column name="rhs_V_1_cast_reg_1367">8, 0, 16, 8</column>
<column name="rhs_V_1_reg_1355">16, 0, 32, 16</column>
<column name="rhs_V_2_reg_1362">16, 0, 48, 32</column>
<column name="rhs_V_7_cast_reg_1389">16, 0, 32, 16</column>
<column name="rhs_V_8_cast_reg_1372">16, 0, 48, 32</column>
<column name="rhs_V_9_cast_reg_1383">16, 0, 32, 16</column>
<column name="slt_reg_1493">1, 0, 1, 0</column>
<column name="sum_1_reg_349">32, 0, 32, 0</column>
<column name="sum_2_reg_397">32, 0, 32, 0</column>
<column name="sum_3_reg_1601">32, 0, 32, 0</column>
<column name="sum_reg_314">32, 0, 32, 0</column>
<column name="tmp1_reg_1556">48, 0, 48, 0</column>
<column name="tmp_10_reg_1345">8, 0, 16, 8</column>
<column name="tmp_11_reg_1350">8, 0, 16, 8</column>
<column name="tmp_15_reg_1245">30, 0, 30, 0</column>
<column name="tmp_16_reg_1250">30, 0, 30, 0</column>
<column name="tmp_17_cast_reg_1402">16, 0, 32, 16</column>
<column name="tmp_17_reg_1427">16, 0, 16, 0</column>
<column name="tmp_19_reg_1465">16, 0, 16, 0</column>
<column name="tmp_1_reg_1235">30, 0, 30, 0</column>
<column name="tmp_29_cast_reg_1305">30, 0, 49, 19</column>
<column name="tmp_30_cast_reg_1310">30, 0, 31, 1</column>
<column name="tmp_33_cast_reg_1315">30, 0, 49, 19</column>
<column name="tmp_35_cast_reg_1320">30, 0, 48, 18</column>
<column name="tmp_5_reg_1240">30, 0, 30, 0</column>
<column name="tmp_7_reg_1330">16, 0, 16, 0</column>
<column name="tmp_9_reg_1335">8, 0, 16, 8</column>
<column name="tmp_s_reg_1340">8, 0, 16, 8</column>
<column name="tp_reg_1591">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
