Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 06 20:11:46 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.737        0.000                      0                   42        0.200        0.000                      0                   42        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.737        0.000                      0                   42        0.200        0.000                      0                   42        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.508ns (40.993%)  route 2.171ns (59.007%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 f  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.355     8.067    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.332     8.399 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_1/O
                         net (fo=4, routed)           0.599     8.997    design_1_i/Hamming_weight_0/U0/temp[3]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y86         FDRE (Setup_fdre_C_R)       -0.524    14.734    design_1_i/Hamming_weight_0/U0/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.508ns (40.993%)  route 2.171ns (59.007%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 f  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.355     8.067    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.332     8.399 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_1/O
                         net (fo=4, routed)           0.599     8.997    design_1_i/Hamming_weight_0/U0/temp[3]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y86         FDRE (Setup_fdre_C_R)       -0.524    14.734    design_1_i/Hamming_weight_0/U0/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.508ns (40.993%)  route 2.171ns (59.007%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 f  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.355     8.067    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.332     8.399 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_1/O
                         net (fo=4, routed)           0.599     8.997    design_1_i/Hamming_weight_0/U0/temp[3]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y86         FDRE (Setup_fdre_C_R)       -0.524    14.734    design_1_i/Hamming_weight_0/U0/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.508ns (40.993%)  route 2.171ns (59.007%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 f  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.355     8.067    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.332     8.399 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_1/O
                         net (fo=4, routed)           0.599     8.997    design_1_i/Hamming_weight_0/U0/temp[3]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y86         FDRE (Setup_fdre_C_R)       -0.524    14.734    design_1_i/Hamming_weight_0/U0/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.508ns (40.811%)  route 2.187ns (59.189%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 r  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.358     8.070    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I1_O)        0.332     8.402 r  design_1_i/Hamming_weight_0/U0/s_word[9]_i_1/O
                         net (fo=4, routed)           0.612     9.014    design_1_i/Hamming_weight_0/U0/s_hamming
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X79Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.508ns (40.811%)  route 2.187ns (59.189%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 r  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.358     8.070    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I1_O)        0.332     8.402 r  design_1_i/Hamming_weight_0/U0/s_word[9]_i_1/O
                         net (fo=4, routed)           0.612     9.014    design_1_i/Hamming_weight_0/U0/s_hamming
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X79Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.508ns (40.811%)  route 2.187ns (59.189%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 r  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.358     8.070    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I1_O)        0.332     8.402 r  design_1_i/Hamming_weight_0/U0/s_word[9]_i_1/O
                         net (fo=4, routed)           0.612     9.014    design_1_i/Hamming_weight_0/U0/s_hamming
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X79Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.508ns (40.811%)  route 2.187ns (59.189%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           1.217     6.954    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         LUT4 (Prop_lut4_I2_O)        0.299     7.253 r  design_1_i/Hamming_weight_0/U0/temp[3]_i_6/O
                         net (fo=1, routed)           0.000     7.253    design_1_i/Hamming_weight_0/U0/temp[3]_i_6_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.711 r  design_1_i/Hamming_weight_0/U0/temp_reg[3]_i_2/CO[1]
                         net (fo=2, routed)           0.358     8.070    design_1_i/Hamming_weight_0/U0/s_add__0
    SLICE_X79Y86         LUT2 (Prop_lut2_I1_O)        0.332     8.402 r  design_1_i/Hamming_weight_0/U0/s_word[9]_i_1/O
                         net (fo=4, routed)           0.612     9.014    design_1_i/Hamming_weight_0/U0/s_hamming
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X79Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.159%)  route 1.281ns (68.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.725     5.328    design_1_i/EightDispControl_0/U0/clk
    SLICE_X82Y85         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  design_1_i/EightDispControl_0/U0/div_reg[15]/Q
                         net (fo=14, routed)          0.851     6.635    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X82Y87         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.430     7.189    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.643    15.065    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.324    
                         clock uncertainty           -0.035    15.289    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.846    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDispControl_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.546ns (66.823%)  route 0.768ns (33.177%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.721     5.324    design_1_i/EightDispControl_0/U0/clk
    SLICE_X82Y82         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  design_1_i/EightDispControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.768     6.547    design_1_i/EightDispControl_0/U0/div_reg_n_0_[3]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.072 r  design_1_i/EightDispControl_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    design_1_i/EightDispControl_0/U0/div_reg[0]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  design_1_i/EightDispControl_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    design_1_i/EightDispControl_0/U0/div_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  design_1_i/EightDispControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    design_1_i/EightDispControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  design_1_i/EightDispControl_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    design_1_i/EightDispControl_0/U0/div_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.637 r  design_1_i/EightDispControl_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.637    design_1_i/EightDispControl_0/U0/div_reg[16]_i_1_n_7
    SLICE_X82Y86         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.605    15.028    design_1_i/EightDispControl_0/U0/clk
    SLICE_X82Y86         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X82Y86         FDRE (Setup_fdre_C_D)        0.062    15.329    design_1_i/EightDispControl_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/hamming_w_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/Q
                         net (fo=1, routed)           0.161     1.817    design_1_i/Hamming_weight_0/U0/s_hamming_reg_n_0_[2]
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.063     1.617    design_1_i/Hamming_weight_0/U0/hamming_w_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/hamming_w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/Q
                         net (fo=1, routed)           0.161     1.817    design_1_i/Hamming_weight_0/U0/s_hamming_reg_n_0_[0]
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.059     1.613    design_1_i/Hamming_weight_0/U0/hamming_w_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.103%)  route 0.152ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/Q
                         net (fo=8, routed)           0.152     1.808    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[0]
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.070     1.600    design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/hamming_w_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/Q
                         net (fo=1, routed)           0.169     1.826    design_1_i/Hamming_weight_0/U0/s_hamming_reg_n_0_[3]
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[3]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.063     1.617    design_1_i/Hamming_weight_0/U0/hamming_w_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/hamming_w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/Q
                         net (fo=1, routed)           0.168     1.825    design_1_i/Hamming_weight_0/U0/s_hamming_reg_n_0_[1]
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/hamming_w_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.052     1.606    design_1_i/Hamming_weight_0/U0/hamming_w_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.103%)  route 0.152ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/Q
                         net (fo=8, routed)           0.152     1.808    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[0]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X78Y86         FDRE (Hold_fdre_C_D)         0.059     1.589    design_1_i/Hamming_weight_0/U0/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.685%)  route 0.146ns (53.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[3]/Q
                         net (fo=5, routed)           0.146     1.790    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[3]
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.019     1.549    design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.047%)  route 0.128ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/Q
                         net (fo=7, routed)           0.128     1.771    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[1]
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X78Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/temp_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X78Y86         FDRE (Hold_fdre_C_D)        -0.002     1.528    design_1_i/Hamming_weight_0/U0/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.588%)  route 0.198ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[2]/Q
                         net (fo=6, routed)           0.198     1.854    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[2]
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y86         FDRE                                         r  design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X79Y86         FDRE (Hold_fdre_C_D)         0.070     1.600    design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/Q
                         net (fo=8, routed)           0.179     1.836    design_1_i/Hamming_weight_0/U0/v_hamming_reg__0[0]
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.042     1.878 r  design_1_i/Hamming_weight_0/U0/v_hamming[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/Hamming_weight_0/U0/p_0_in[1]
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    design_1_i/Hamming_weight_0/U0/clk
    SLICE_X79Y85         FDRE                                         r  design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.107     1.622    design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y82    design_1_i/EightDispControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y84    design_1_i/EightDispControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y84    design_1_i/EightDispControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y86    design_1_i/EightDispControl_0/U0/div_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y83    design_1_i/EightDispControl_0/U0/div_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y83    design_1_i/EightDispControl_0/U0/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y83    design_1_i/EightDispControl_0/U0/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y83    design_1_i/EightDispControl_0/U0/div_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y86    design_1_i/Hamming_weight_0/U0/hamming_w_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86    design_1_i/Hamming_weight_0/U0/s_hamming_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86    design_1_i/Hamming_weight_0/U0/s_hamming_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86    design_1_i/Hamming_weight_0/U0/s_hamming_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86    design_1_i/Hamming_weight_0/U0/s_hamming_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    design_1_i/Hamming_weight_0/U0/temp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    design_1_i/Hamming_weight_0/U0/temp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    design_1_i/Hamming_weight_0/U0/temp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    design_1_i/Hamming_weight_0/U0/temp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85    design_1_i/Hamming_weight_0/U0/v_hamming_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85    design_1_i/Hamming_weight_0/U0/v_hamming_reg[1]/C



