#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Tue Nov 13 13:14:44 2018
# Process ID: 16324
# Log file: /home/vguddad/private/Desktop/new/scalablity/vj/test/vivado.log
# Journal file: /home/vguddad/private/Desktop/new/scalablity/vj/test/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/ecad/xilinxise_14.6/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/vguddad/private/.Xilinx/Vivado/tclapp/manifest.tcl'
source intra4x4.tcl
# read_vhdl ./design4_intra4x4.vhd
# set outputDir ./design4_intra4x4
# file mkdir $outputDir
# synth_design -top design4_intra4x4 -part xc7z020clg400-1
Command: synth_design -top design4_intra4x4 -part xc7z020clg400-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Xilinx IP preload is disabled
starting synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 180.016 ; gain = 63.508
INFO: [Synth 8-638] synthesizing module 'design4_intra4x4' [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_intra4x4.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_intra4x4.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'design4_intra4x4' (1#1) [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_intra4x4.vhd:62]
finished synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 212.102 ; gain = 95.594
Start RTL Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 212.102 ; gain = 95.594
---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 212.102 ; gain = 95.594
---------------------------------------------------------------------------------

INFO: [Synth 8-3969] The signal pix_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
Loading clock regions from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /ecad/xilinxise_14.6/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 518.688 ; gain = 402.180
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               2K Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design4_intra4x4 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     12 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               2K Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[2] ) is unused and will be removed from module reg__15.
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[1] ) is unused and will be removed from module reg__15.
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[0] ) is unused and will be removed from module reg__15.
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[2] ) is unused and will be removed from module design4_intra4x4.
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[1] ) is unused and will be removed from module design4_intra4x4.
WARNING: [Synth 8-3332] Sequential element (\sumtl_reg[0] ) is unused and will be removed from module design4_intra4x4.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 519.688 ; gain = 403.180
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal pixleft_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal lmode_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
|Module Name     |RTL Object|PORT A (depth X width)|W|R|PORT B (depth X width)|W|R|OUT_REG     |RAMB18E1|RAMB36E1|Hierarchical Name         |
|----------------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|--------------------------|
|design4_intra4x4|pix_reg   |64 X 32(READ_FIRST)   |W| |64 X 32(WRITE_FIRST)  | |R|Port A and B|1       |0       |design4_intra4x4/extram__1|
|----------------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|--------------------------|


Distributed RAM: 
|Module Name     |RTL Object |Inference Criteria|Size (depth X width)|Primitives    |Hierarchical Name      |
|----------------|-----------|------------------|--------------------|--------------|-----------------------|
|design4_intra4x4|pixleft_reg|Implied           |16 X 8              |RAM32M x 10   |design4_intra4x4/ram__2|
|design4_intra4x4|lmode_reg  |Implied           |4 X 4               |RAM16X1S x 4  |design4_intra4x4/ram__3|
|----------------|-----------|------------------|--------------------|--------------|-----------------------|

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_37/i_0/\p_3_in[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_37/i_0/\p_1_in[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_37/i_0/\p_1_in[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modeoi_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\p_3_in[1] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_3_in[0] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_0_in[0] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_1_in[1] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_0_in[1] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_0_in[2] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_0_in[3] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_2_in[0] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_1_in[0] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_2_in[1] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_2_in[2] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\p_2_in[3] ) is unused and will be removed from module extram__4.
WARNING: [Synth 8-3332] Sequential element (\modeoi_reg[3] ) is unused and will be removed from module design4_intra4x4.
WARNING: [Synth 8-3332] Sequential element (\modeoi_reg[2] ) is unused and will be removed from module design4_intra4x4.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (20). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 18 flops. Number of control sets: before: 22 after: 14
WARNING: [Synth 8-3332] Sequential element (\p_3_in[2] ) is unused and will be removed from module design4_intra4x4.
WARNING: [Synth 8-3332] Sequential element (\p_3_in[3] ) is unused and will be removed from module design4_intra4x4.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+--------+-----
     |Cell    |Count
-----+--------+-----
1    |BUFG    |    1
2    |CARRY4  |   63
3    |LUT1    |   20
4    |LUT2    |  133
5    |LUT3    |  136
6    |LUT4    |   99
7    |LUT5    |  125
8    |LUT6    |   88
9    |MUXF7   |    1
10   |RAM16X1S|    4
11   |RAM32M  |   10
12   |RAMB18E1|    1
13   |FDRE    |  436
14   |FDSE    |   24
15   |IBUF    |   82
16   |OBUF    |   83
-----+--------+-----
Report Instance Areas: 
-----+--------+------+-----
     |Instance|Module|Cells
-----+--------+------+-----
1    |top     |      | 1306
-----+--------+------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 561.055 ; gain = 444.547
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 561.055 ; gain = 444.547
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design4_intra4x4' is not ideal for floorplanning, since the cellview 'design4_intra4x4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM16X1S => RAM16X1S (RAMS32, GND): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

Phase 0 | Netlist Checksum: 3f79785f
17 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 808.695 ; gain = 656.992
# write_checkpoint -force $outputDir/post_synth
# report_utilization -file $outputDir/post_syth_util.rpt
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 808.695 ; gain = 0.000
# report_timing -sort_by group -max_paths 5 -path_type summary -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 5 -nworst 1 -delay_type max -sort_by group.
# opt_design
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 851.723 ; gain = 0.000

Starting Logic Optimization Task
Logic Optimization | Checksum: d0c91088
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f70838e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 851.723 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 18 cells.
Phase 2 Constant Propagation | Checksum: 3ec9dccb

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 851.723 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 164 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 6cb8b146

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 851.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 6cb8b146

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 851.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending Power Optimization Task | Checksum: 875f8af1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.24 . Memory (MB): peak = 924.855 ; gain = 73.133
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power_opt_design optimizations | Netlist Checksum: 14190a95
INFO: [Pwropt 34-50] Optimizing power for module design4_intra4x4 ...
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 924.855 ; gain = 0.000
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 924.855 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 924.855 ; gain = 0.000
Detect combinational loops Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.855 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-187] Skipped ODC enables for 0 flops in bus-based analysis
ODC: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 924.855 ; gain = 0.000
Power optimization passes: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.55 . Memory (MB): peak = 924.855 ; gain = 0.000

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 924.855 ; gain = 0.000

INFO: [Pwropt 34-26] Patching clock gating enable signals for design design4_intra4x4 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 10 accepted clusters 2

Number of Slice Registers augmented: 0 newly gated: 16 Total: 460
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 0

Flops dropped: 0/16 RAMS dropped: 0/0 Clusters dropped: 0/2 Enables dropped: 0
Patching clock gating enables finished successfully.
Patcher: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.59 . Memory (MB): peak = 924.980 ; gain = 0.125
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power_opt_design optimizations | Netlist Checksum: d8e59abd
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 924.980 ; gain = 0.125
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 17097072 bytes

Starting Logic Optimization Task
Logic Optimization | Checksum: 3aeac107

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cacf80a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 2 Remap
INFO: [Opt 31-9] Eliminated 3 cells and 3 terminals.
Phase 2 Remap | Checksum: 9e23a53c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 924.980 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9e23a53c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 924.980 ; gain = 0.000
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 2cf88ec0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 2cf88ec0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 2cf88ec0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 2cf88ec0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: f147294e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: f147294e

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: f147294e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 924.980 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (164) is greater than number of available sites (125).
The following Groups of I/O terminals have not sufficient capacity: 
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    25 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   125 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f147294e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 954.992 ; gain = 30.012
Phase 1 Placer Initialization | Checksum: f147294e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 954.992 ; gain = 30.012
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: f147294e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 954.992 ; gain = 30.012
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances

    while executing
"place_design"
    (file "intra4x4.tcl" line 17)
INFO: [Common 17-206] Exiting Vivado at Tue Nov 13 13:15:07 2018...
