--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clk_manual  |    5.090(R)|   -0.445(R)|clk_IBUF          |   0.000|
par_ast     |   -2.471(R)|    4.812(R)|clk_mem           |   0.000|
par_data<0> |   -3.119(R)|    5.330(R)|clk_mem           |   0.000|
par_data<1> |   -3.170(R)|    5.371(R)|clk_mem           |   0.000|
par_data<2> |   -3.146(R)|    5.351(R)|clk_mem           |   0.000|
par_data<3> |   -2.611(R)|    4.924(R)|clk_mem           |   0.000|
par_data<4> |   -3.108(R)|    5.321(R)|clk_mem           |   0.000|
par_data<5> |   -2.862(R)|    5.124(R)|clk_mem           |   0.000|
par_data<6> |   -3.108(R)|    5.321(R)|clk_mem           |   0.000|
par_data<7> |   -2.567(R)|    4.888(R)|clk_mem           |   0.000|
par_dst     |   -2.814(R)|    5.086(R)|clk_mem           |   0.000|
par_wr      |   -2.398(R)|    4.753(R)|clk_mem           |   0.000|
reset       |    2.543(R)|    3.249(R)|clk_mem           |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_sel
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
par_ast     |   -3.460(R)|    6.048(R)|clk_mem           |   0.000|
par_data<0> |   -4.108(R)|    6.566(R)|clk_mem           |   0.000|
par_data<1> |   -4.159(R)|    6.607(R)|clk_mem           |   0.000|
par_data<2> |   -4.135(R)|    6.587(R)|clk_mem           |   0.000|
par_data<3> |   -3.600(R)|    6.160(R)|clk_mem           |   0.000|
par_data<4> |   -4.097(R)|    6.557(R)|clk_mem           |   0.000|
par_data<5> |   -3.851(R)|    6.360(R)|clk_mem           |   0.000|
par_data<6> |   -4.097(R)|    6.557(R)|clk_mem           |   0.000|
par_data<7> |   -3.556(R)|    6.124(R)|clk_mem           |   0.000|
par_dst     |   -3.803(R)|    6.322(R)|clk_mem           |   0.000|
par_wr      |   -3.387(R)|    5.989(R)|clk_mem           |   0.000|
reset       |    1.554(R)|    4.485(R)|clk_mem           |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock mem_sel
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
par_ast     |   -5.074(R)|    8.066(R)|clk_mem           |   0.000|
par_data<0> |   -5.722(R)|    8.584(R)|clk_mem           |   0.000|
par_data<1> |   -5.773(R)|    8.625(R)|clk_mem           |   0.000|
par_data<2> |   -5.749(R)|    8.605(R)|clk_mem           |   0.000|
par_data<3> |   -5.214(R)|    8.178(R)|clk_mem           |   0.000|
par_data<4> |   -5.711(R)|    8.575(R)|clk_mem           |   0.000|
par_data<5> |   -5.465(R)|    8.378(R)|clk_mem           |   0.000|
par_data<6> |   -5.711(R)|    8.575(R)|clk_mem           |   0.000|
par_data<7> |   -5.170(R)|    8.142(R)|clk_mem           |   0.000|
par_dst     |   -5.417(R)|    8.340(R)|clk_mem           |   0.000|
par_wr      |   -5.001(R)|    8.007(R)|clk_mem           |   0.000|
reset       |   -0.060(R)|    6.503(R)|clk_mem           |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
par_data<0> |   16.313(R)|clk_mem           |   0.000|
par_data<1> |   16.199(R)|clk_mem           |   0.000|
par_data<2> |   15.667(R)|clk_mem           |   0.000|
par_data<3> |   15.475(R)|clk_mem           |   0.000|
par_data<4> |   16.181(R)|clk_mem           |   0.000|
par_data<5> |   16.182(R)|clk_mem           |   0.000|
par_data<6> |   15.184(R)|clk_mem           |   0.000|
par_data<7> |   14.885(R)|clk_mem           |   0.000|
par_wait    |   14.846(R)|clk_mem           |   0.000|
------------+------------+------------------+--------+

Clock clk_sel to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
par_data<0> |   17.549(R)|clk_mem           |   0.000|
par_data<1> |   17.435(R)|clk_mem           |   0.000|
par_data<2> |   16.903(R)|clk_mem           |   0.000|
par_data<3> |   16.711(R)|clk_mem           |   0.000|
par_data<4> |   17.417(R)|clk_mem           |   0.000|
par_data<5> |   17.418(R)|clk_mem           |   0.000|
par_data<6> |   16.420(R)|clk_mem           |   0.000|
par_data<7> |   16.121(R)|clk_mem           |   0.000|
par_wait    |   16.082(R)|clk_mem           |   0.000|
------------+------------+------------------+--------+

Clock mem_sel to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
par_data<0> |   19.567(R)|clk_mem           |   0.000|
par_data<1> |   19.453(R)|clk_mem           |   0.000|
par_data<2> |   18.921(R)|clk_mem           |   0.000|
par_data<3> |   18.729(R)|clk_mem           |   0.000|
par_data<4> |   19.435(R)|clk_mem           |   0.000|
par_data<5> |   19.436(R)|clk_mem           |   0.000|
par_data<6> |   18.438(R)|clk_mem           |   0.000|
par_data<7> |   18.139(R)|clk_mem           |   0.000|
par_wait    |   18.100(R)|clk_mem           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.331|   23.607|   28.453|   23.126|
clk_sel        |   28.331|   23.607|   28.453|   23.126|
mem_sel        |   27.982|   24.502|   28.453|   24.156|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_sel
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.331|   23.607|   28.453|   23.126|
clk_sel        |   28.331|   23.607|   28.453|   23.126|
mem_sel        |   27.982|   23.513|   28.453|   23.222|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem_sel
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.331|   23.607|         |         |
clk_sel        |   28.331|   23.607|         |         |
mem_sel        |   27.982|   21.899|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 27 15:00:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



