Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/data40tb/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mic_tests_behav xil_defaultlib.mic_tests xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data_i' [/home/fpga13/group_admi/exp_1/exp_1.srcs/sources_1/new/loudness_top.sv:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stream_register(dtype_t=logic[15...
Compiling module xil_defaultlib.abs_value(dtype_out_t=logic[15:0...
Compiling module xil_defaultlib.stream_register(dtype_t=logic_un...
Compiling module xil_defaultlib.iir_filter(dtype_in_t=logic[15:0...
Compiling module xil_defaultlib.stream_register(dtype_t=logic[4:...
Compiling module xil_defaultlib.logarithm(dtype_in_t=logic[15:0]...
Compiling module xil_defaultlib.temp_encoder(dtype_in_t=logic[4:...
Compiling module xil_defaultlib.loudness_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=43.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xpm.xpm_cdc_single(INIT_SYNC_FF=1,SR...
Compiling module xpm.xpm_cdc_pulse(INIT_SYNC_FF=1,REG...
Compiling module xil_defaultlib.dc_block(WIDTH=18)
Compiling module xil_defaultlib.i2s_to_pcm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.mic_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot mic_tests_behav
