
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d30  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08003df0  08003df0  00004df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e9c  08003e9c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003e9c  08003e9c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003e9c  08003e9c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e9c  08003e9c  00004e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ea0  08003ea0  00004ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003ea4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  2000000c  08003eb0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  08003eb0  0000579c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be1b  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ef1  00000000  00000000  00010e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00012d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d7  00000000  00000000  000139f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013983  00000000  00000000  000143cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e504  00000000  00000000  00027d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f07d  00000000  00000000  00036256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b52d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e14  00000000  00000000  000b5318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000b812c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003dd8 	.word	0x08003dd8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003dd8 	.word	0x08003dd8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <create_colour>:

volatile uint8_t FLAG_DataSent = 0;


// A function that returns an instance of a Colour struct with defined RGB values
struct Colour create_colour (uint8_t Red, uint8_t Green, uint8_t Blue) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	0004      	movs	r4, r0
 8000228:	0008      	movs	r0, r1
 800022a:	0011      	movs	r1, r2
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	1c22      	adds	r2, r4, #0
 8000230:	701a      	strb	r2, [r3, #0]
 8000232:	1dbb      	adds	r3, r7, #6
 8000234:	1c02      	adds	r2, r0, #0
 8000236:	701a      	strb	r2, [r3, #0]
 8000238:	1d7b      	adds	r3, r7, #5
 800023a:	1c0a      	adds	r2, r1, #0
 800023c:	701a      	strb	r2, [r3, #0]

	struct Colour Current_Colour;

	Current_Colour.Red = Red;
 800023e:	2108      	movs	r1, #8
 8000240:	187b      	adds	r3, r7, r1
 8000242:	1dfa      	adds	r2, r7, #7
 8000244:	7812      	ldrb	r2, [r2, #0]
 8000246:	701a      	strb	r2, [r3, #0]
	Current_Colour.Green = Green;
 8000248:	187b      	adds	r3, r7, r1
 800024a:	1dba      	adds	r2, r7, #6
 800024c:	7812      	ldrb	r2, [r2, #0]
 800024e:	705a      	strb	r2, [r3, #1]
	Current_Colour.Blue = Blue;
 8000250:	187b      	adds	r3, r7, r1
 8000252:	1d7a      	adds	r2, r7, #5
 8000254:	7812      	ldrb	r2, [r2, #0]
 8000256:	709a      	strb	r2, [r3, #2]

	return Current_Colour;
 8000258:	200c      	movs	r0, #12
 800025a:	183b      	adds	r3, r7, r0
 800025c:	187a      	adds	r2, r7, r1
 800025e:	8811      	ldrh	r1, [r2, #0]
 8000260:	8019      	strh	r1, [r3, #0]
 8000262:	7892      	ldrb	r2, [r2, #2]
 8000264:	709a      	strb	r2, [r3, #2]
 8000266:	183a      	adds	r2, r7, r0
 8000268:	2300      	movs	r3, #0
 800026a:	7811      	ldrb	r1, [r2, #0]
 800026c:	20ff      	movs	r0, #255	@ 0xff
 800026e:	4001      	ands	r1, r0
 8000270:	20ff      	movs	r0, #255	@ 0xff
 8000272:	4383      	bics	r3, r0
 8000274:	430b      	orrs	r3, r1
 8000276:	7851      	ldrb	r1, [r2, #1]
 8000278:	20ff      	movs	r0, #255	@ 0xff
 800027a:	4001      	ands	r1, r0
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	4807      	ldr	r0, [pc, #28]	@ (800029c <create_colour+0x7c>)
 8000280:	4003      	ands	r3, r0
 8000282:	430b      	orrs	r3, r1
 8000284:	7892      	ldrb	r2, [r2, #2]
 8000286:	21ff      	movs	r1, #255	@ 0xff
 8000288:	400a      	ands	r2, r1
 800028a:	0412      	lsls	r2, r2, #16
 800028c:	4904      	ldr	r1, [pc, #16]	@ (80002a0 <create_colour+0x80>)
 800028e:	400b      	ands	r3, r1
 8000290:	4313      	orrs	r3, r2
}
 8000292:	0018      	movs	r0, r3
 8000294:	46bd      	mov	sp, r7
 8000296:	b005      	add	sp, #20
 8000298:	bd90      	pop	{r4, r7, pc}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	ffff00ff 	.word	0xffff00ff
 80002a0:	ff00ffff 	.word	0xff00ffff

080002a4 <clear_frame>:


// Fills the pointed to array with zeroes
void clear_frame(struct Colour *frame) {
 80002a4:	b590      	push	{r4, r7, lr}
 80002a6:	b085      	sub	sp, #20
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002ac:	2300      	movs	r3, #0
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	e016      	b.n	80002e0 <clear_frame+0x3c>
		frame[i] = create_colour(0, 0, 0);
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	0013      	movs	r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	189b      	adds	r3, r3, r2
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	18d4      	adds	r4, r2, r3
 80002be:	2200      	movs	r2, #0
 80002c0:	2100      	movs	r1, #0
 80002c2:	2000      	movs	r0, #0
 80002c4:	f7ff ffac 	bl	8000220 <create_colour>
 80002c8:	0003      	movs	r3, r0
 80002ca:	1c1a      	adds	r2, r3, #0
 80002cc:	7022      	strb	r2, [r4, #0]
 80002ce:	041a      	lsls	r2, r3, #16
 80002d0:	0e12      	lsrs	r2, r2, #24
 80002d2:	7062      	strb	r2, [r4, #1]
 80002d4:	021b      	lsls	r3, r3, #8
 80002d6:	0e1b      	lsrs	r3, r3, #24
 80002d8:	70a3      	strb	r3, [r4, #2]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3301      	adds	r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	2b08      	cmp	r3, #8
 80002e4:	d9e5      	bls.n	80002b2 <clear_frame+0xe>
	}
}
 80002e6:	46c0      	nop			@ (mov r8, r8)
 80002e8:	46c0      	nop			@ (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b005      	add	sp, #20
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <set_colour_whole_frame>:


// Arrays are passed to functions as a pointer to that array.
// Functions modify the the original array, not a copy of it you pass in.
// Therefore there's nothing to return
void set_colour_whole_frame(struct Colour *frame, struct Colour desired_colour) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	003b      	movs	r3, r7
 80002fa:	6019      	str	r1, [r3, #0]

	for (size_t i = 0; i < NUM_LEDS; i++){
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
 8000300:	e00f      	b.n	8000322 <set_colour_whole_frame+0x32>
		frame[i] = desired_colour;
 8000302:	68fa      	ldr	r2, [r7, #12]
 8000304:	0013      	movs	r3, r2
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	189b      	adds	r3, r3, r2
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	18d2      	adds	r2, r2, r3
 800030e:	003b      	movs	r3, r7
 8000310:	0010      	movs	r0, r2
 8000312:	0019      	movs	r1, r3
 8000314:	2303      	movs	r3, #3
 8000316:	001a      	movs	r2, r3
 8000318:	f003 fd54 	bl	8003dc4 <memcpy>
	for (size_t i = 0; i < NUM_LEDS; i++){
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	3301      	adds	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	2b08      	cmp	r3, #8
 8000326:	d9ec      	bls.n	8000302 <set_colour_whole_frame+0x12>
	}
}
 8000328:	46c0      	nop			@ (mov r8, r8)
 800032a:	46c0      	nop			@ (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b004      	add	sp, #16
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <send_frame>:


void send_frame(struct Colour *frame) {
 8000334:	b580      	push	{r7, lr}
 8000336:	b088      	sub	sp, #32
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]

	static uint16_t pwmData[(24*NUM_LEDS)+600];  // 24  = 24 bits of colour data for each LED
	                                             // 600 = 300 zeros before and after actual data to hold data line low
	                                             //       needed for timing requirements

	uint32_t index = 0;    // Keeps track of our current place writing data to pwmData
 800033c:	2300      	movs	r3, #0
 800033e:	61fb      	str	r3, [r7, #28]

	// Set first 300 elements of pwmData to 0% duty cycles to keep line low for the latch command (reset LEDs)
	for (uint16_t i = 0; i < 300; i++) {
 8000340:	231a      	movs	r3, #26
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	2200      	movs	r2, #0
 8000346:	801a      	strh	r2, [r3, #0]
 8000348:	e00d      	b.n	8000366 <send_frame+0x32>
		pwmData[index] = 0;
 800034a:	4b42      	ldr	r3, [pc, #264]	@ (8000454 <send_frame+0x120>)
 800034c:	69fa      	ldr	r2, [r7, #28]
 800034e:	0052      	lsls	r2, r2, #1
 8000350:	2100      	movs	r1, #0
 8000352:	52d1      	strh	r1, [r2, r3]
		index++;
 8000354:	69fb      	ldr	r3, [r7, #28]
 8000356:	3301      	adds	r3, #1
 8000358:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 800035a:	211a      	movs	r1, #26
 800035c:	187b      	adds	r3, r7, r1
 800035e:	881a      	ldrh	r2, [r3, #0]
 8000360:	187b      	adds	r3, r7, r1
 8000362:	3201      	adds	r2, #1
 8000364:	801a      	strh	r2, [r3, #0]
 8000366:	231a      	movs	r3, #26
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	881a      	ldrh	r2, [r3, #0]
 800036c:	2396      	movs	r3, #150	@ 0x96
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	429a      	cmp	r2, r3
 8000372:	d3ea      	bcc.n	800034a <send_frame+0x16>
	}

	uint32_t color;      // color data is 24 bits. Will hold all the RGB bits.

	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
 8000378:	e03b      	b.n	80003f2 <send_frame+0xbe>

		// Concatenate color values into a single string
		color = (((uint32_t)frame[LED].Green << 16) |
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	0013      	movs	r3, r2
 800037e:	005b      	lsls	r3, r3, #1
 8000380:	189b      	adds	r3, r3, r2
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	18d3      	adds	r3, r2, r3
 8000386:	785b      	ldrb	r3, [r3, #1]
 8000388:	0419      	lsls	r1, r3, #16
				 ((uint32_t)frame[LED].Red   << 8 ) |
 800038a:	697a      	ldr	r2, [r7, #20]
 800038c:	0013      	movs	r3, r2
 800038e:	005b      	lsls	r3, r3, #1
 8000390:	189b      	adds	r3, r3, r2
 8000392:	687a      	ldr	r2, [r7, #4]
 8000394:	18d3      	adds	r3, r2, r3
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	021b      	lsls	r3, r3, #8
		color = (((uint32_t)frame[LED].Green << 16) |
 800039a:	4319      	orrs	r1, r3
				 ((uint32_t)frame[LED].Blue));
 800039c:	697a      	ldr	r2, [r7, #20]
 800039e:	0013      	movs	r3, r2
 80003a0:	005b      	lsls	r3, r3, #1
 80003a2:	189b      	adds	r3, r3, r2
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	18d3      	adds	r3, r2, r3
 80003a8:	789b      	ldrb	r3, [r3, #2]
		color = (((uint32_t)frame[LED].Green << 16) |
 80003aa:	430b      	orrs	r3, r1
 80003ac:	60bb      	str	r3, [r7, #8]

		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003ae:	2317      	movs	r3, #23
 80003b0:	613b      	str	r3, [r7, #16]
 80003b2:	e018      	b.n	80003e6 <send_frame+0xb2>
			if (color & (1 << bit)) {
 80003b4:	2201      	movs	r2, #1
 80003b6:	693b      	ldr	r3, [r7, #16]
 80003b8:	409a      	lsls	r2, r3
 80003ba:	0013      	movs	r3, r2
 80003bc:	001a      	movs	r2, r3
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	4013      	ands	r3, r2
 80003c2:	d005      	beq.n	80003d0 <send_frame+0x9c>
				pwmData[index] = 30;   // 50% duty cycle
 80003c4:	4b23      	ldr	r3, [pc, #140]	@ (8000454 <send_frame+0x120>)
 80003c6:	69fa      	ldr	r2, [r7, #28]
 80003c8:	0052      	lsls	r2, r2, #1
 80003ca:	211e      	movs	r1, #30
 80003cc:	52d1      	strh	r1, [r2, r3]
 80003ce:	e004      	b.n	80003da <send_frame+0xa6>
			} else {
				pwmData[index] = 15;   // 25% duty cycle
 80003d0:	4b20      	ldr	r3, [pc, #128]	@ (8000454 <send_frame+0x120>)
 80003d2:	69fa      	ldr	r2, [r7, #28]
 80003d4:	0052      	lsls	r2, r2, #1
 80003d6:	210f      	movs	r1, #15
 80003d8:	52d1      	strh	r1, [r2, r3]
			}
			index++;
 80003da:	69fb      	ldr	r3, [r7, #28]
 80003dc:	3301      	adds	r3, #1
 80003de:	61fb      	str	r3, [r7, #28]
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003e0:	693b      	ldr	r3, [r7, #16]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	dae3      	bge.n	80003b4 <send_frame+0x80>
	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	3301      	adds	r3, #1
 80003f0:	617b      	str	r3, [r7, #20]
 80003f2:	697b      	ldr	r3, [r7, #20]
 80003f4:	2b08      	cmp	r3, #8
 80003f6:	d9c0      	bls.n	800037a <send_frame+0x46>
		}
	}

	// send a bunch of 0% duty cycles to keep line low for the latch command
	for (uint16_t i = 0; i < 300; i++) {
 80003f8:	230e      	movs	r3, #14
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	2200      	movs	r2, #0
 80003fe:	801a      	strh	r2, [r3, #0]
 8000400:	e00d      	b.n	800041e <send_frame+0xea>
		pwmData[index] = 0;
 8000402:	4b14      	ldr	r3, [pc, #80]	@ (8000454 <send_frame+0x120>)
 8000404:	69fa      	ldr	r2, [r7, #28]
 8000406:	0052      	lsls	r2, r2, #1
 8000408:	2100      	movs	r1, #0
 800040a:	52d1      	strh	r1, [r2, r3]
		index++;
 800040c:	69fb      	ldr	r3, [r7, #28]
 800040e:	3301      	adds	r3, #1
 8000410:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 8000412:	210e      	movs	r1, #14
 8000414:	187b      	adds	r3, r7, r1
 8000416:	881a      	ldrh	r2, [r3, #0]
 8000418:	187b      	adds	r3, r7, r1
 800041a:	3201      	adds	r2, #1
 800041c:	801a      	strh	r2, [r3, #0]
 800041e:	230e      	movs	r3, #14
 8000420:	18fb      	adds	r3, r7, r3
 8000422:	881a      	ldrh	r2, [r3, #0]
 8000424:	2396      	movs	r3, #150	@ 0x96
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	429a      	cmp	r2, r3
 800042a:	d3ea      	bcc.n	8000402 <send_frame+0xce>
	}

	// Start DMA and wait until it's done
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*) pwmData, index);
 800042c:	69fb      	ldr	r3, [r7, #28]
 800042e:	b29b      	uxth	r3, r3
 8000430:	4a08      	ldr	r2, [pc, #32]	@ (8000454 <send_frame+0x120>)
 8000432:	4809      	ldr	r0, [pc, #36]	@ (8000458 <send_frame+0x124>)
 8000434:	2100      	movs	r1, #0
 8000436:	f002 fb25 	bl	8002a84 <HAL_TIM_PWM_Start_DMA>
	while (!FLAG_DataSent) {};
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	4b07      	ldr	r3, [pc, #28]	@ (800045c <send_frame+0x128>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d0fa      	beq.n	800043c <send_frame+0x108>
	FLAG_DataSent = 0;
 8000446:	4b05      	ldr	r3, [pc, #20]	@ (800045c <send_frame+0x128>)
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]

}
 800044c:	46c0      	nop			@ (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	b008      	add	sp, #32
 8000452:	bd80      	pop	{r7, pc}
 8000454:	2000002c 	.word	0x2000002c
 8000458:	200006f0 	.word	0x200006f0
 800045c:	20000028 	.word	0x20000028

08000460 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	FLAG_DataSent = 1;
 8000468:	4b03      	ldr	r3, [pc, #12]	@ (8000478 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
}
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b002      	add	sp, #8
 8000474:	bd80      	pop	{r7, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)
 8000478:	20000028 	.word	0x20000028

0800047c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000482:	f000 fc33 	bl	8000cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000486:	f000 f8bd 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048a:	f000 fa59 	bl	8000940 <MX_GPIO_Init>
  MX_DMA_Init();
 800048e:	f000 fa39 	bl	8000904 <MX_DMA_Init>
  MX_TIM1_Init();
 8000492:	f000 f96d 	bl	8000770 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000496:	f000 f903 	bl	80006a0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  struct Colour frame[NUM_LEDS];
  clear_frame(frame);
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	0018      	movs	r0, r3
 800049e:	f7ff ff01 	bl	80002a4 <clear_frame>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		set_colour_whole_frame(frame, Red);
 80004a2:	4b52      	ldr	r3, [pc, #328]	@ (80005ec <main+0x170>)
 80004a4:	1d38      	adds	r0, r7, #4
 80004a6:	781a      	ldrb	r2, [r3, #0]
 80004a8:	7859      	ldrb	r1, [r3, #1]
 80004aa:	0209      	lsls	r1, r1, #8
 80004ac:	430a      	orrs	r2, r1
 80004ae:	789b      	ldrb	r3, [r3, #2]
 80004b0:	041b      	lsls	r3, r3, #16
 80004b2:	431a      	orrs	r2, r3
 80004b4:	2300      	movs	r3, #0
 80004b6:	0212      	lsls	r2, r2, #8
 80004b8:	0a12      	lsrs	r2, r2, #8
 80004ba:	0e1b      	lsrs	r3, r3, #24
 80004bc:	061b      	lsls	r3, r3, #24
 80004be:	4313      	orrs	r3, r2
 80004c0:	0019      	movs	r1, r3
 80004c2:	f7ff ff15 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	0018      	movs	r0, r3
 80004ca:	f7ff ff33 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 80004ce:	23fa      	movs	r3, #250	@ 0xfa
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fc88 	bl	8000de8 <HAL_Delay>

		set_colour_whole_frame(frame, Yellow);
 80004d8:	4b45      	ldr	r3, [pc, #276]	@ (80005f0 <main+0x174>)
 80004da:	1d38      	adds	r0, r7, #4
 80004dc:	781a      	ldrb	r2, [r3, #0]
 80004de:	7859      	ldrb	r1, [r3, #1]
 80004e0:	0209      	lsls	r1, r1, #8
 80004e2:	430a      	orrs	r2, r1
 80004e4:	789b      	ldrb	r3, [r3, #2]
 80004e6:	041b      	lsls	r3, r3, #16
 80004e8:	431a      	orrs	r2, r3
 80004ea:	2300      	movs	r3, #0
 80004ec:	0212      	lsls	r2, r2, #8
 80004ee:	0a12      	lsrs	r2, r2, #8
 80004f0:	0e1b      	lsrs	r3, r3, #24
 80004f2:	061b      	lsls	r3, r3, #24
 80004f4:	4313      	orrs	r3, r2
 80004f6:	0019      	movs	r1, r3
 80004f8:	f7ff fefa 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	0018      	movs	r0, r3
 8000500:	f7ff ff18 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 8000504:	23fa      	movs	r3, #250	@ 0xfa
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	0018      	movs	r0, r3
 800050a:	f000 fc6d 	bl	8000de8 <HAL_Delay>

		set_colour_whole_frame(frame, Green);
 800050e:	4b39      	ldr	r3, [pc, #228]	@ (80005f4 <main+0x178>)
 8000510:	1d38      	adds	r0, r7, #4
 8000512:	781a      	ldrb	r2, [r3, #0]
 8000514:	7859      	ldrb	r1, [r3, #1]
 8000516:	0209      	lsls	r1, r1, #8
 8000518:	430a      	orrs	r2, r1
 800051a:	789b      	ldrb	r3, [r3, #2]
 800051c:	041b      	lsls	r3, r3, #16
 800051e:	431a      	orrs	r2, r3
 8000520:	2300      	movs	r3, #0
 8000522:	0212      	lsls	r2, r2, #8
 8000524:	0a12      	lsrs	r2, r2, #8
 8000526:	0e1b      	lsrs	r3, r3, #24
 8000528:	061b      	lsls	r3, r3, #24
 800052a:	4313      	orrs	r3, r2
 800052c:	0019      	movs	r1, r3
 800052e:	f7ff fedf 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	0018      	movs	r0, r3
 8000536:	f7ff fefd 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 800053a:	23fa      	movs	r3, #250	@ 0xfa
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fc52 	bl	8000de8 <HAL_Delay>

		set_colour_whole_frame(frame, Cyan);
 8000544:	4b2c      	ldr	r3, [pc, #176]	@ (80005f8 <main+0x17c>)
 8000546:	1d38      	adds	r0, r7, #4
 8000548:	781a      	ldrb	r2, [r3, #0]
 800054a:	7859      	ldrb	r1, [r3, #1]
 800054c:	0209      	lsls	r1, r1, #8
 800054e:	430a      	orrs	r2, r1
 8000550:	789b      	ldrb	r3, [r3, #2]
 8000552:	041b      	lsls	r3, r3, #16
 8000554:	431a      	orrs	r2, r3
 8000556:	2300      	movs	r3, #0
 8000558:	0212      	lsls	r2, r2, #8
 800055a:	0a12      	lsrs	r2, r2, #8
 800055c:	0e1b      	lsrs	r3, r3, #24
 800055e:	061b      	lsls	r3, r3, #24
 8000560:	4313      	orrs	r3, r2
 8000562:	0019      	movs	r1, r3
 8000564:	f7ff fec4 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff fee2 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 8000570:	23fa      	movs	r3, #250	@ 0xfa
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	0018      	movs	r0, r3
 8000576:	f000 fc37 	bl	8000de8 <HAL_Delay>

		set_colour_whole_frame(frame, Blue);
 800057a:	4b20      	ldr	r3, [pc, #128]	@ (80005fc <main+0x180>)
 800057c:	1d38      	adds	r0, r7, #4
 800057e:	781a      	ldrb	r2, [r3, #0]
 8000580:	7859      	ldrb	r1, [r3, #1]
 8000582:	0209      	lsls	r1, r1, #8
 8000584:	430a      	orrs	r2, r1
 8000586:	789b      	ldrb	r3, [r3, #2]
 8000588:	041b      	lsls	r3, r3, #16
 800058a:	431a      	orrs	r2, r3
 800058c:	2300      	movs	r3, #0
 800058e:	0212      	lsls	r2, r2, #8
 8000590:	0a12      	lsrs	r2, r2, #8
 8000592:	0e1b      	lsrs	r3, r3, #24
 8000594:	061b      	lsls	r3, r3, #24
 8000596:	4313      	orrs	r3, r2
 8000598:	0019      	movs	r1, r3
 800059a:	f7ff fea9 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	0018      	movs	r0, r3
 80005a2:	f7ff fec7 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 80005a6:	23fa      	movs	r3, #250	@ 0xfa
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	0018      	movs	r0, r3
 80005ac:	f000 fc1c 	bl	8000de8 <HAL_Delay>

		set_colour_whole_frame(frame, Purple);
 80005b0:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <main+0x184>)
 80005b2:	1d38      	adds	r0, r7, #4
 80005b4:	781a      	ldrb	r2, [r3, #0]
 80005b6:	7859      	ldrb	r1, [r3, #1]
 80005b8:	0209      	lsls	r1, r1, #8
 80005ba:	430a      	orrs	r2, r1
 80005bc:	789b      	ldrb	r3, [r3, #2]
 80005be:	041b      	lsls	r3, r3, #16
 80005c0:	431a      	orrs	r2, r3
 80005c2:	2300      	movs	r3, #0
 80005c4:	0212      	lsls	r2, r2, #8
 80005c6:	0a12      	lsrs	r2, r2, #8
 80005c8:	0e1b      	lsrs	r3, r3, #24
 80005ca:	061b      	lsls	r3, r3, #24
 80005cc:	4313      	orrs	r3, r2
 80005ce:	0019      	movs	r1, r3
 80005d0:	f7ff fe8e 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	0018      	movs	r0, r3
 80005d8:	f7ff feac 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 80005dc:	23fa      	movs	r3, #250	@ 0xfa
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	0018      	movs	r0, r3
 80005e2:	f000 fc01 	bl	8000de8 <HAL_Delay>
		set_colour_whole_frame(frame, Red);
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	e75b      	b.n	80004a2 <main+0x26>
 80005ea:	46c0      	nop			@ (mov r8, r8)
 80005ec:	08003df0 	.word	0x08003df0
 80005f0:	08003dfc 	.word	0x08003dfc
 80005f4:	08003df4 	.word	0x08003df4
 80005f8:	08003e04 	.word	0x08003e04
 80005fc:	08003df8 	.word	0x08003df8
 8000600:	08003e00 	.word	0x08003e00

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b08d      	sub	sp, #52	@ 0x34
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	2414      	movs	r4, #20
 800060c:	193b      	adds	r3, r7, r4
 800060e:	0018      	movs	r0, r3
 8000610:	231c      	movs	r3, #28
 8000612:	001a      	movs	r2, r3
 8000614:	2100      	movs	r1, #0
 8000616:	f003 fba9 	bl	8003d6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061a:	003b      	movs	r3, r7
 800061c:	0018      	movs	r0, r3
 800061e:	2314      	movs	r3, #20
 8000620:	001a      	movs	r2, r3
 8000622:	2100      	movs	r1, #0
 8000624:	f003 fba2 	bl	8003d6c <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000628:	4b1c      	ldr	r3, [pc, #112]	@ (800069c <SystemClock_Config+0x98>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2207      	movs	r2, #7
 800062e:	4393      	bics	r3, r2
 8000630:	001a      	movs	r2, r3
 8000632:	4b1a      	ldr	r3, [pc, #104]	@ (800069c <SystemClock_Config+0x98>)
 8000634:	2101      	movs	r1, #1
 8000636:	430a      	orrs	r2, r1
 8000638:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063a:	193b      	adds	r3, r7, r4
 800063c:	2202      	movs	r2, #2
 800063e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	193b      	adds	r3, r7, r4
 8000642:	2280      	movs	r2, #128	@ 0x80
 8000644:	0052      	lsls	r2, r2, #1
 8000646:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000648:	193b      	adds	r3, r7, r4
 800064a:	2200      	movs	r2, #0
 800064c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064e:	193b      	adds	r3, r7, r4
 8000650:	2240      	movs	r2, #64	@ 0x40
 8000652:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	193b      	adds	r3, r7, r4
 8000656:	0018      	movs	r0, r3
 8000658:	f001 fd4a 	bl	80020f0 <HAL_RCC_OscConfig>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000660:	f000 f9b2 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000664:	003b      	movs	r3, r7
 8000666:	2207      	movs	r2, #7
 8000668:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800066a:	003b      	movs	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	003b      	movs	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000676:	003b      	movs	r3, r7
 8000678:	2200      	movs	r2, #0
 800067a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800067c:	003b      	movs	r3, r7
 800067e:	2200      	movs	r2, #0
 8000680:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000682:	003b      	movs	r3, r7
 8000684:	2101      	movs	r1, #1
 8000686:	0018      	movs	r0, r3
 8000688:	f001 ff16 	bl	80024b8 <HAL_RCC_ClockConfig>
 800068c:	1e03      	subs	r3, r0, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000690:	f000 f99a 	bl	80009c8 <Error_Handler>
  }
}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b00d      	add	sp, #52	@ 0x34
 800069a:	bd90      	pop	{r4, r7, pc}
 800069c:	40022000 	.word	0x40022000

080006a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	0018      	movs	r0, r3
 80006aa:	230c      	movs	r3, #12
 80006ac:	001a      	movs	r2, r3
 80006ae:	2100      	movs	r1, #0
 80006b0:	f003 fb5c 	bl	8003d6c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000768 <MX_ADC1_Init+0xc8>)
 80006b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006bc:	2280      	movs	r2, #128	@ 0x80
 80006be:	05d2      	lsls	r2, r2, #23
 80006c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006c2:	4b28      	ldr	r3, [pc, #160]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006c8:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80006ce:	4b25      	ldr	r3, [pc, #148]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006d0:	2280      	movs	r2, #128	@ 0x80
 80006d2:	0612      	lsls	r2, r2, #24
 80006d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006d8:	2204      	movs	r2, #4
 80006da:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006dc:	4b21      	ldr	r3, [pc, #132]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006de:	2200      	movs	r2, #0
 80006e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006e8:	4b1e      	ldr	r3, [pc, #120]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006f6:	2220      	movs	r2, #32
 80006f8:	2100      	movs	r1, #0
 80006fa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006fc:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <MX_ADC1_Init+0xc4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000702:	4b18      	ldr	r3, [pc, #96]	@ (8000764 <MX_ADC1_Init+0xc4>)
 8000704:	2200      	movs	r2, #0
 8000706:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000708:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <MX_ADC1_Init+0xc4>)
 800070a:	222c      	movs	r2, #44	@ 0x2c
 800070c:	2100      	movs	r1, #0
 800070e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000710:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <MX_ADC1_Init+0xc4>)
 8000712:	2200      	movs	r2, #0
 8000714:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000716:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <MX_ADC1_Init+0xc4>)
 8000718:	2200      	movs	r2, #0
 800071a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_ADC1_Init+0xc4>)
 800071e:	223c      	movs	r2, #60	@ 0x3c
 8000720:	2100      	movs	r1, #0
 8000722:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_ADC1_Init+0xc4>)
 8000726:	2200      	movs	r2, #0
 8000728:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_ADC1_Init+0xc4>)
 800072c:	0018      	movs	r0, r3
 800072e:	f000 fc89 	bl	8001044 <HAL_ADC_Init>
 8000732:	1e03      	subs	r3, r0, #0
 8000734:	d001      	beq.n	800073a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8000736:	f000 f947 	bl	80009c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	4a0b      	ldr	r2, [pc, #44]	@ (800076c <MX_ADC1_Init+0xcc>)
 800073e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2201      	movs	r2, #1
 8000744:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000746:	1d3a      	adds	r2, r7, #4
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_ADC1_Init+0xc4>)
 800074a:	0011      	movs	r1, r2
 800074c:	0018      	movs	r0, r3
 800074e:	f000 fe1f 	bl	8001390 <HAL_ADC_ConfigChannel>
 8000752:	1e03      	subs	r3, r0, #0
 8000754:	d001      	beq.n	800075a <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000756:	f000 f937 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800075a:	46c0      	nop			@ (mov r8, r8)
 800075c:	46bd      	mov	sp, r7
 800075e:	b004      	add	sp, #16
 8000760:	bd80      	pop	{r7, pc}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	2000068c 	.word	0x2000068c
 8000768:	40012400 	.word	0x40012400
 800076c:	30001000 	.word	0x30001000

08000770 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b09c      	sub	sp, #112	@ 0x70
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000776:	2360      	movs	r3, #96	@ 0x60
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	0018      	movs	r0, r3
 800077c:	2310      	movs	r3, #16
 800077e:	001a      	movs	r2, r3
 8000780:	2100      	movs	r1, #0
 8000782:	f003 faf3 	bl	8003d6c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000786:	2354      	movs	r3, #84	@ 0x54
 8000788:	18fb      	adds	r3, r7, r3
 800078a:	0018      	movs	r0, r3
 800078c:	230c      	movs	r3, #12
 800078e:	001a      	movs	r2, r3
 8000790:	2100      	movs	r1, #0
 8000792:	f003 faeb 	bl	8003d6c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000796:	2338      	movs	r3, #56	@ 0x38
 8000798:	18fb      	adds	r3, r7, r3
 800079a:	0018      	movs	r0, r3
 800079c:	231c      	movs	r3, #28
 800079e:	001a      	movs	r2, r3
 80007a0:	2100      	movs	r1, #0
 80007a2:	f003 fae3 	bl	8003d6c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	0018      	movs	r0, r3
 80007aa:	2334      	movs	r3, #52	@ 0x34
 80007ac:	001a      	movs	r2, r3
 80007ae:	2100      	movs	r1, #0
 80007b0:	f003 fadc 	bl	8003d6c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007b4:	4b51      	ldr	r3, [pc, #324]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007b6:	4a52      	ldr	r2, [pc, #328]	@ (8000900 <MX_TIM1_Init+0x190>)
 80007b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80007ba:	4b50      	ldr	r3, [pc, #320]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c0:	4b4e      	ldr	r3, [pc, #312]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60-1;
 80007c6:	4b4d      	ldr	r3, [pc, #308]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007c8:	223b      	movs	r2, #59	@ 0x3b
 80007ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007cc:	4b4b      	ldr	r3, [pc, #300]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007d2:	4b4a      	ldr	r3, [pc, #296]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d8:	4b48      	ldr	r3, [pc, #288]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007de:	4b47      	ldr	r3, [pc, #284]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f002 f897 	bl	8002914 <HAL_TIM_Base_Init>
 80007e6:	1e03      	subs	r3, r0, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80007ea:	f000 f8ed 	bl	80009c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ee:	2160      	movs	r1, #96	@ 0x60
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2280      	movs	r2, #128	@ 0x80
 80007f4:	0152      	lsls	r2, r2, #5
 80007f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007f8:	187a      	adds	r2, r7, r1
 80007fa:	4b40      	ldr	r3, [pc, #256]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80007fc:	0011      	movs	r1, r2
 80007fe:	0018      	movs	r0, r3
 8000800:	f002 fc2e 	bl	8003060 <HAL_TIM_ConfigClockSource>
 8000804:	1e03      	subs	r3, r0, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000808:	f000 f8de 	bl	80009c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800080c:	4b3b      	ldr	r3, [pc, #236]	@ (80008fc <MX_TIM1_Init+0x18c>)
 800080e:	0018      	movs	r0, r3
 8000810:	f002 f8d8 	bl	80029c4 <HAL_TIM_PWM_Init>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000818:	f000 f8d6 	bl	80009c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081c:	2154      	movs	r1, #84	@ 0x54
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2200      	movs	r2, #0
 8000828:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000830:	187a      	adds	r2, r7, r1
 8000832:	4b32      	ldr	r3, [pc, #200]	@ (80008fc <MX_TIM1_Init+0x18c>)
 8000834:	0011      	movs	r1, r2
 8000836:	0018      	movs	r0, r3
 8000838:	f003 f99a 	bl	8003b70 <HAL_TIMEx_MasterConfigSynchronization>
 800083c:	1e03      	subs	r3, r0, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000840:	f000 f8c2 	bl	80009c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000844:	2138      	movs	r1, #56	@ 0x38
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2260      	movs	r2, #96	@ 0x60
 800084a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2200      	movs	r2, #0
 8000850:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2200      	movs	r2, #0
 8000868:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000870:	1879      	adds	r1, r7, r1
 8000872:	4b22      	ldr	r3, [pc, #136]	@ (80008fc <MX_TIM1_Init+0x18c>)
 8000874:	2200      	movs	r2, #0
 8000876:	0018      	movs	r0, r3
 8000878:	f002 faf2 	bl	8002e60 <HAL_TIM_PWM_ConfigChannel>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d001      	beq.n	8000884 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000880:	f000 f8a2 	bl	80009c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2200      	movs	r2, #0
 800088e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2280      	movs	r2, #128	@ 0x80
 80008a6:	0192      	lsls	r2, r2, #6
 80008a8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2200      	movs	r2, #0
 80008ba:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	2280      	movs	r2, #128	@ 0x80
 80008c0:	0492      	lsls	r2, r2, #18
 80008c2:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2200      	movs	r2, #0
 80008c8:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2200      	movs	r2, #0
 80008d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008d6:	1d3a      	adds	r2, r7, #4
 80008d8:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80008da:	0011      	movs	r1, r2
 80008dc:	0018      	movs	r0, r3
 80008de:	f003 f9a9 	bl	8003c34 <HAL_TIMEx_ConfigBreakDeadTime>
 80008e2:	1e03      	subs	r3, r0, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80008e6:	f000 f86f 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008ea:	4b04      	ldr	r3, [pc, #16]	@ (80008fc <MX_TIM1_Init+0x18c>)
 80008ec:	0018      	movs	r0, r3
 80008ee:	f000 f93f 	bl	8000b70 <HAL_TIM_MspPostInit>

}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b01c      	add	sp, #112	@ 0x70
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	200006f0 	.word	0x200006f0
 8000900:	40012c00 	.word	0x40012c00

08000904 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_DMA_Init+0x38>)
 800090c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <MX_DMA_Init+0x38>)
 8000910:	2101      	movs	r1, #1
 8000912:	430a      	orrs	r2, r1
 8000914:	639a      	str	r2, [r3, #56]	@ 0x38
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_DMA_Init+0x38>)
 8000918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800091a:	2201      	movs	r2, #1
 800091c:	4013      	ands	r3, r2
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000922:	2200      	movs	r2, #0
 8000924:	2100      	movs	r1, #0
 8000926:	2009      	movs	r0, #9
 8000928:	f000 ffb4 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800092c:	2009      	movs	r0, #9
 800092e:	f000 ffc6 	bl	80018be <HAL_NVIC_EnableIRQ>

}
 8000932:	46c0      	nop			@ (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	b002      	add	sp, #8
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	40021000 	.word	0x40021000

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b089      	sub	sp, #36	@ 0x24
 8000944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000946:	240c      	movs	r4, #12
 8000948:	193b      	adds	r3, r7, r4
 800094a:	0018      	movs	r0, r3
 800094c:	2314      	movs	r3, #20
 800094e:	001a      	movs	r2, r3
 8000950:	2100      	movs	r1, #0
 8000952:	f003 fa0b 	bl	8003d6c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_GPIO_Init+0x7c>)
 8000958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800095a:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_GPIO_Init+0x7c>)
 800095c:	2102      	movs	r1, #2
 800095e:	430a      	orrs	r2, r1
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
 8000962:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <MX_GPIO_Init+0x7c>)
 8000964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000966:	2202      	movs	r2, #2
 8000968:	4013      	ands	r3, r2
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096e:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <MX_GPIO_Init+0x7c>)
 8000970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000972:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_GPIO_Init+0x7c>)
 8000974:	2101      	movs	r1, #1
 8000976:	430a      	orrs	r2, r1
 8000978:	635a      	str	r2, [r3, #52]	@ 0x34
 800097a:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <MX_GPIO_Init+0x7c>)
 800097c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800097e:	2201      	movs	r2, #1
 8000980:	4013      	ands	r3, r2
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000986:	193b      	adds	r3, r7, r4
 8000988:	2280      	movs	r2, #128	@ 0x80
 800098a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800098c:	193b      	adds	r3, r7, r4
 800098e:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <MX_GPIO_Init+0x80>)
 8000990:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	193b      	adds	r3, r7, r4
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000998:	193b      	adds	r3, r7, r4
 800099a:	4a0a      	ldr	r2, [pc, #40]	@ (80009c4 <MX_GPIO_Init+0x84>)
 800099c:	0019      	movs	r1, r3
 800099e:	0010      	movs	r0, r2
 80009a0:	f001 f9fe 	bl	8001da0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	2007      	movs	r0, #7
 80009aa:	f000 ff73 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80009ae:	2007      	movs	r0, #7
 80009b0:	f000 ff85 	bl	80018be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b009      	add	sp, #36	@ 0x24
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	40021000 	.word	0x40021000
 80009c0:	10110000 	.word	0x10110000
 80009c4:	50000400 	.word	0x50000400

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	e7fd      	b.n	80009d0 <Error_Handler+0x8>

080009d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <HAL_MspInit+0x44>)
 80009dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <HAL_MspInit+0x44>)
 80009e0:	2101      	movs	r1, #1
 80009e2:	430a      	orrs	r2, r1
 80009e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <HAL_MspInit+0x44>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ea:	2201      	movs	r2, #1
 80009ec:	4013      	ands	r3, r2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <HAL_MspInit+0x44>)
 80009f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <HAL_MspInit+0x44>)
 80009f8:	2180      	movs	r1, #128	@ 0x80
 80009fa:	0549      	lsls	r1, r1, #21
 80009fc:	430a      	orrs	r2, r1
 80009fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <HAL_MspInit+0x44>)
 8000a02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a04:	2380      	movs	r3, #128	@ 0x80
 8000a06:	055b      	lsls	r3, r3, #21
 8000a08:	4013      	ands	r3, r2
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a0e:	46c0      	nop			@ (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b091      	sub	sp, #68	@ 0x44
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	232c      	movs	r3, #44	@ 0x2c
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	0018      	movs	r0, r3
 8000a2a:	2314      	movs	r3, #20
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f003 f99c 	bl	8003d6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a34:	2410      	movs	r4, #16
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	231c      	movs	r3, #28
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f003 f994 	bl	8003d6c <memset>
  if(hadc->Instance==ADC1)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a20      	ldr	r2, [pc, #128]	@ (8000acc <HAL_ADC_MspInit+0xb0>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d139      	bne.n	8000ac2 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2220      	movs	r2, #32
 8000a52:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000a54:	193b      	adds	r3, r7, r4
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f001 fe6d 	bl	800273c <HAL_RCCEx_PeriphCLKConfig>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8000a66:	f7ff ffaf 	bl	80009c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a6e:	4b18      	ldr	r3, [pc, #96]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a70:	2180      	movs	r1, #128	@ 0x80
 8000a72:	0349      	lsls	r1, r1, #13
 8000a74:	430a      	orrs	r2, r1
 8000a76:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a78:	4b15      	ldr	r3, [pc, #84]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a7c:	2380      	movs	r3, #128	@ 0x80
 8000a7e:	035b      	lsls	r3, r3, #13
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <HAL_ADC_MspInit+0xb4>)
 8000a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a96:	2201      	movs	r2, #1
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a9e:	212c      	movs	r1, #44	@ 0x2c
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2280      	movs	r2, #128	@ 0x80
 8000aa4:	0152      	lsls	r2, r2, #5
 8000aa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2203      	movs	r2, #3
 8000aac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	187a      	adds	r2, r7, r1
 8000ab6:	23a0      	movs	r3, #160	@ 0xa0
 8000ab8:	05db      	lsls	r3, r3, #23
 8000aba:	0011      	movs	r1, r2
 8000abc:	0018      	movs	r0, r3
 8000abe:	f001 f96f 	bl	8001da0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b011      	add	sp, #68	@ 0x44
 8000ac8:	bd90      	pop	{r4, r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	40012400 	.word	0x40012400
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8000b60 <HAL_TIM_Base_MspInit+0x8c>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d138      	bne.n	8000b58 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000ae8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aea:	4b1e      	ldr	r3, [pc, #120]	@ (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000aec:	2180      	movs	r1, #128	@ 0x80
 8000aee:	0109      	lsls	r1, r1, #4
 8000af0:	430a      	orrs	r2, r1
 8000af2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000af4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b64 <HAL_TIM_Base_MspInit+0x90>)
 8000af6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000af8:	2380      	movs	r3, #128	@ 0x80
 8000afa:	011b      	lsls	r3, r3, #4
 8000afc:	4013      	ands	r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8000b02:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b04:	4a19      	ldr	r2, [pc, #100]	@ (8000b6c <HAL_TIM_Base_MspInit+0x98>)
 8000b06:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8000b08:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b0a:	2214      	movs	r2, #20
 8000b0c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b0e:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b10:	2210      	movs	r2, #16
 8000b12:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b14:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000b1a:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b1c:	2280      	movs	r2, #128	@ 0x80
 8000b1e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b20:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b22:	2280      	movs	r2, #128	@ 0x80
 8000b24:	0052      	lsls	r2, r2, #1
 8000b26:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b28:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b2a:	2280      	movs	r2, #128	@ 0x80
 8000b2c:	00d2      	lsls	r2, r2, #3
 8000b2e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000b30:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000b36:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f000 feda 	bl	80018f8 <HAL_DMA_Init>
 8000b44:	1e03      	subs	r3, r0, #0
 8000b46:	d001      	beq.n	8000b4c <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8000b48:	f7ff ff3e 	bl	80009c8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a06      	ldr	r2, [pc, #24]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b50:	625a      	str	r2, [r3, #36]	@ 0x24
 8000b52:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <HAL_TIM_Base_MspInit+0x94>)
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000b58:	46c0      	nop			@ (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b004      	add	sp, #16
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40012c00 	.word	0x40012c00
 8000b64:	40021000 	.word	0x40021000
 8000b68:	2000073c 	.word	0x2000073c
 8000b6c:	40020008 	.word	0x40020008

08000b70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b089      	sub	sp, #36	@ 0x24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	240c      	movs	r4, #12
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	2314      	movs	r3, #20
 8000b80:	001a      	movs	r2, r3
 8000b82:	2100      	movs	r1, #0
 8000b84:	f003 f8f2 	bl	8003d6c <memset>
  if(htim->Instance==TIM1)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a17      	ldr	r2, [pc, #92]	@ (8000bec <HAL_TIM_MspPostInit+0x7c>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d128      	bne.n	8000be4 <HAL_TIM_MspPostInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <HAL_TIM_MspPostInit+0x80>)
 8000b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b96:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <HAL_TIM_MspPostInit+0x80>)
 8000b98:	2101      	movs	r1, #1
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <HAL_TIM_MspPostInit+0x80>)
 8000ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	2280      	movs	r2, #128	@ 0x80
 8000bae:	0052      	lsls	r2, r2, #1
 8000bb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	0021      	movs	r1, r4
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2202      	movs	r2, #2
 8000bca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	187a      	adds	r2, r7, r1
 8000bce:	23a0      	movs	r3, #160	@ 0xa0
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	0011      	movs	r1, r2
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f001 f8e3 	bl	8001da0 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 8000bda:	23c0      	movs	r3, #192	@ 0xc0
 8000bdc:	039b      	lsls	r3, r3, #14
 8000bde:	0018      	movs	r0, r3
 8000be0:	f000 f926 	bl	8000e30 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000be4:	46c0      	nop			@ (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b009      	add	sp, #36	@ 0x24
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	40012c00 	.word	0x40012c00
 8000bf0:	40021000 	.word	0x40021000

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	e7fd      	b.n	8000bf8 <NMI_Handler+0x4>

08000bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c00:	46c0      	nop			@ (mov r8, r8)
 8000c02:	e7fd      	b.n	8000c00 <HardFault_Handler+0x4>

08000c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c08:	46c0      	nop			@ (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1c:	f000 f8c8 	bl	8000db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000c2a:	2080      	movs	r0, #128	@ 0x80
 8000c2c:	f001 fa22 	bl	8002074 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000c30:	46c0      	nop			@ (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
	...

08000c38 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <DMA1_Channel1_IRQHandler+0x14>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f000 ff6c 	bl	8001b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	2000073c 	.word	0x2000073c

08000c50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <SystemInit+0x14>)
 8000c56:	2280      	movs	r2, #128	@ 0x80
 8000c58:	0512      	lsls	r2, r2, #20
 8000c5a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c5c:	46c0      	nop			@ (mov r8, r8)
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	46c0      	nop			@ (mov r8, r8)
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c68:	480d      	ldr	r0, [pc, #52]	@ (8000ca0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c6a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c6c:	f7ff fff0 	bl	8000c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c70:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c72:	e003      	b.n	8000c7c <LoopCopyDataInit>

08000c74 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000c76:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c78:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c7a:	3104      	adds	r1, #4

08000c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c7c:	480a      	ldr	r0, [pc, #40]	@ (8000ca8 <LoopForever+0xa>)
  ldr r3, =_edata
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <LoopForever+0xe>)
  adds r2, r0, r1
 8000c80:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c82:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c84:	d3f6      	bcc.n	8000c74 <CopyDataInit>
  ldr r2, =_sbss
 8000c86:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb0 <LoopForever+0x12>)
  b LoopFillZerobss
 8000c88:	e002      	b.n	8000c90 <LoopFillZerobss>

08000c8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c8c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c8e:	3204      	adds	r2, #4

08000c90 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <LoopForever+0x16>)
  cmp r2, r3
 8000c92:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c94:	d3f9      	bcc.n	8000c8a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000c96:	f003 f871 	bl	8003d7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c9a:	f7ff fbef 	bl	800047c <main>

08000c9e <LoopForever>:

LoopForever:
    b LoopForever
 8000c9e:	e7fe      	b.n	8000c9e <LoopForever>
  ldr   r0, =_estack
 8000ca0:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000ca4:	08003ea4 	.word	0x08003ea4
  ldr r0, =_sdata
 8000ca8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000cac:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000cb0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000cb4:	2000079c 	.word	0x2000079c

08000cb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cb8:	e7fe      	b.n	8000cb8 <ADC1_IRQHandler>
	...

08000cbc <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	0c12      	lsrs	r2, r2, #16
 8000ccc:	43d2      	mvns	r2, r2
 8000cce:	401a      	ands	r2, r3
 8000cd0:	0011      	movs	r1, r2
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	041b      	lsls	r3, r3, #16
 8000cd6:	0c1a      	lsrs	r2, r3, #16
 8000cd8:	4b03      	ldr	r3, [pc, #12]	@ (8000ce8 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b002      	add	sp, #8
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	40010000 	.word	0x40010000

08000cec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f80f 	bl	8000d1c <HAL_InitTick>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d003      	beq.n	8000d0a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	2201      	movs	r2, #1
 8000d06:	701a      	strb	r2, [r3, #0]
 8000d08:	e001      	b.n	8000d0e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d0a:	f7ff fe63 	bl	80009d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d0e:	1dfb      	adds	r3, r7, #7
 8000d10:	781b      	ldrb	r3, [r3, #0]
}
 8000d12:	0018      	movs	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}
	...

08000d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d24:	230f      	movs	r3, #15
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <HAL_InitTick+0x88>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d02b      	beq.n	8000d8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000d34:	4b1c      	ldr	r3, [pc, #112]	@ (8000da8 <HAL_InitTick+0x8c>)
 8000d36:	681c      	ldr	r4, [r3, #0]
 8000d38:	4b1a      	ldr	r3, [pc, #104]	@ (8000da4 <HAL_InitTick+0x88>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	0019      	movs	r1, r3
 8000d3e:	23fa      	movs	r3, #250	@ 0xfa
 8000d40:	0098      	lsls	r0, r3, #2
 8000d42:	f7ff f9e1 	bl	8000108 <__udivsi3>
 8000d46:	0003      	movs	r3, r0
 8000d48:	0019      	movs	r1, r3
 8000d4a:	0020      	movs	r0, r4
 8000d4c:	f7ff f9dc 	bl	8000108 <__udivsi3>
 8000d50:	0003      	movs	r3, r0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f000 fdc3 	bl	80018de <HAL_SYSTICK_Config>
 8000d58:	1e03      	subs	r3, r0, #0
 8000d5a:	d112      	bne.n	8000d82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2b03      	cmp	r3, #3
 8000d60:	d80a      	bhi.n	8000d78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	2301      	movs	r3, #1
 8000d66:	425b      	negs	r3, r3
 8000d68:	2200      	movs	r2, #0
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f000 fd92 	bl	8001894 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d70:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <HAL_InitTick+0x90>)
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	e00d      	b.n	8000d94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d78:	230f      	movs	r3, #15
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
 8000d80:	e008      	b.n	8000d94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d82:	230f      	movs	r3, #15
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	2201      	movs	r2, #1
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	e003      	b.n	8000d94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d8c:	230f      	movs	r3, #15
 8000d8e:	18fb      	adds	r3, r7, r3
 8000d90:	2201      	movs	r2, #1
 8000d92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d94:	230f      	movs	r3, #15
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	781b      	ldrb	r3, [r3, #0]
}
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b005      	add	sp, #20
 8000da0:	bd90      	pop	{r4, r7, pc}
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	20000008 	.word	0x20000008
 8000da8:	20000000 	.word	0x20000000
 8000dac:	20000004 	.word	0x20000004

08000db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_IncTick+0x1c>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	001a      	movs	r2, r3
 8000dba:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <HAL_IncTick+0x20>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	18d2      	adds	r2, r2, r3
 8000dc0:	4b03      	ldr	r3, [pc, #12]	@ (8000dd0 <HAL_IncTick+0x20>)
 8000dc2:	601a      	str	r2, [r3, #0]
}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	20000798 	.word	0x20000798

08000dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd8:	4b02      	ldr	r3, [pc, #8]	@ (8000de4 <HAL_GetTick+0x10>)
 8000dda:	681b      	ldr	r3, [r3, #0]
}
 8000ddc:	0018      	movs	r0, r3
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	20000798 	.word	0x20000798

08000de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000df0:	f7ff fff0 	bl	8000dd4 <HAL_GetTick>
 8000df4:	0003      	movs	r3, r0
 8000df6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	d005      	beq.n	8000e0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e02:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <HAL_Delay+0x44>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	001a      	movs	r2, r3
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	189b      	adds	r3, r3, r2
 8000e0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	f7ff ffe0 	bl	8000dd4 <HAL_GetTick>
 8000e14:	0002      	movs	r2, r0
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d8f7      	bhi.n	8000e10 <HAL_Delay+0x28>
  {
  }
}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46c0      	nop			@ (mov r8, r8)
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b004      	add	sp, #16
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	46c0      	nop			@ (mov r8, r8)
 8000e2c:	20000008 	.word	0x20000008

08000e30 <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f7ff ff3e 	bl	8000cbc <LL_SYSCFG_ConfigPinMux>
}
 8000e40:	46c0      	nop			@ (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	b002      	add	sp, #8
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a05      	ldr	r2, [pc, #20]	@ (8000e6c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000e58:	401a      	ands	r2, r3
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	601a      	str	r2, [r3, #0]
}
 8000e62:	46c0      	nop			@ (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b002      	add	sp, #8
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			@ (mov r8, r8)
 8000e6c:	ff3fffff 	.word	0xff3fffff

08000e70 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	23c0      	movs	r3, #192	@ 0xc0
 8000e7e:	041b      	lsls	r3, r3, #16
 8000e80:	4013      	ands	r3, r2
}
 8000e82:	0018      	movs	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b002      	add	sp, #8
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b084      	sub	sp, #16
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	60f8      	str	r0, [r7, #12]
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	68ba      	ldr	r2, [r7, #8]
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	400a      	ands	r2, r1
 8000ea0:	2107      	movs	r1, #7
 8000ea2:	4091      	lsls	r1, r2
 8000ea4:	000a      	movs	r2, r1
 8000ea6:	43d2      	mvns	r2, r2
 8000ea8:	401a      	ands	r2, r3
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2104      	movs	r1, #4
 8000eae:	400b      	ands	r3, r1
 8000eb0:	6879      	ldr	r1, [r7, #4]
 8000eb2:	4099      	lsls	r1, r3
 8000eb4:	000b      	movs	r3, r1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b004      	add	sp, #16
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	683a      	ldr	r2, [r7, #0]
 8000ed4:	2104      	movs	r1, #4
 8000ed6:	400a      	ands	r2, r1
 8000ed8:	2107      	movs	r1, #7
 8000eda:	4091      	lsls	r1, r2
 8000edc:	000a      	movs	r2, r1
 8000ede:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	2104      	movs	r1, #4
 8000ee4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000ee6:	40da      	lsrs	r2, r3
 8000ee8:	0013      	movs	r3, r2
}
 8000eea:	0018      	movs	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b002      	add	sp, #8
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b084      	sub	sp, #16
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	211f      	movs	r1, #31
 8000f06:	400a      	ands	r2, r1
 8000f08:	210f      	movs	r1, #15
 8000f0a:	4091      	lsls	r1, r2
 8000f0c:	000a      	movs	r2, r1
 8000f0e:	43d2      	mvns	r2, r2
 8000f10:	401a      	ands	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	0e9b      	lsrs	r3, r3, #26
 8000f16:	210f      	movs	r1, #15
 8000f18:	4019      	ands	r1, r3
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	201f      	movs	r0, #31
 8000f1e:	4003      	ands	r3, r0
 8000f20:	4099      	lsls	r1, r3
 8000f22:	000b      	movs	r3, r1
 8000f24:	431a      	orrs	r2, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b004      	add	sp, #16
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
 8000f3a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	025b      	lsls	r3, r3, #9
 8000f44:	0a5b      	lsrs	r3, r3, #9
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f4c:	46c0      	nop			@ (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b002      	add	sp, #8
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	0252      	lsls	r2, r2, #9
 8000f66:	0a52      	lsrs	r2, r2, #9
 8000f68:	43d2      	mvns	r2, r2
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f70:	46c0      	nop			@ (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b002      	add	sp, #8
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	68ba      	ldr	r2, [r7, #8]
 8000f8a:	0212      	lsls	r2, r2, #8
 8000f8c:	43d2      	mvns	r2, r2
 8000f8e:	401a      	ands	r2, r3
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	021b      	lsls	r3, r3, #8
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	400b      	ands	r3, r1
 8000f98:	4904      	ldr	r1, [pc, #16]	@ (8000fac <LL_ADC_SetChannelSamplingTime+0x34>)
 8000f9a:	400b      	ands	r3, r1
 8000f9c:	431a      	orrs	r2, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	b004      	add	sp, #16
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	46c0      	nop			@ (mov r8, r8)
 8000fac:	7fffff00 	.word	0x7fffff00

08000fb0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	4a05      	ldr	r2, [pc, #20]	@ (8000fd4 <LL_ADC_EnableInternalRegulator+0x24>)
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2280      	movs	r2, #128	@ 0x80
 8000fc2:	0552      	lsls	r2, r2, #21
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000fca:	46c0      	nop			@ (mov r8, r8)
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	b002      	add	sp, #8
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	6fffffe8 	.word	0x6fffffe8

08000fd8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	2380      	movs	r3, #128	@ 0x80
 8000fe6:	055b      	lsls	r3, r3, #21
 8000fe8:	401a      	ands	r2, r3
 8000fea:	2380      	movs	r3, #128	@ 0x80
 8000fec:	055b      	lsls	r3, r3, #21
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d101      	bne.n	8000ff6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b002      	add	sp, #8
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	2201      	movs	r2, #1
 800100e:	4013      	ands	r3, r2
 8001010:	2b01      	cmp	r3, #1
 8001012:	d101      	bne.n	8001018 <LL_ADC_IsEnabled+0x18>
 8001014:	2301      	movs	r3, #1
 8001016:	e000      	b.n	800101a <LL_ADC_IsEnabled+0x1a>
 8001018:	2300      	movs	r3, #0
}
 800101a:	0018      	movs	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	b002      	add	sp, #8
 8001020:	bd80      	pop	{r7, pc}

08001022 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	2204      	movs	r2, #4
 8001030:	4013      	ands	r3, r2
 8001032:	2b04      	cmp	r3, #4
 8001034:	d101      	bne.n	800103a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800103a:	2300      	movs	r3, #0
}
 800103c:	0018      	movs	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	b002      	add	sp, #8
 8001042:	bd80      	pop	{r7, pc}

08001044 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800104c:	231f      	movs	r3, #31
 800104e:	18fb      	adds	r3, r7, r3
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e17e      	b.n	8001368 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10a      	bne.n	8001088 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff fcd1 	bl	8000a1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2254      	movs	r2, #84	@ 0x54
 8001084:	2100      	movs	r1, #0
 8001086:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	0018      	movs	r0, r3
 800108e:	f7ff ffa3 	bl	8000fd8 <LL_ADC_IsInternalRegulatorEnabled>
 8001092:	1e03      	subs	r3, r0, #0
 8001094:	d114      	bne.n	80010c0 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	0018      	movs	r0, r3
 800109c:	f7ff ff88 	bl	8000fb0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80010a0:	4bb3      	ldr	r3, [pc, #716]	@ (8001370 <HAL_ADC_Init+0x32c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	49b3      	ldr	r1, [pc, #716]	@ (8001374 <HAL_ADC_Init+0x330>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f7ff f82e 	bl	8000108 <__udivsi3>
 80010ac:	0003      	movs	r3, r0
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80010b2:	e002      	b.n	80010ba <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1f9      	bne.n	80010b4 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff ff87 	bl	8000fd8 <LL_ADC_IsInternalRegulatorEnabled>
 80010ca:	1e03      	subs	r3, r0, #0
 80010cc:	d10f      	bne.n	80010ee <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d2:	2210      	movs	r2, #16
 80010d4:	431a      	orrs	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010de:	2201      	movs	r2, #1
 80010e0:	431a      	orrs	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80010e6:	231f      	movs	r3, #31
 80010e8:	18fb      	adds	r3, r7, r3
 80010ea:	2201      	movs	r2, #1
 80010ec:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	0018      	movs	r0, r3
 80010f4:	f7ff ff95 	bl	8001022 <LL_ADC_REG_IsConversionOngoing>
 80010f8:	0003      	movs	r3, r0
 80010fa:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001100:	2210      	movs	r2, #16
 8001102:	4013      	ands	r3, r2
 8001104:	d000      	beq.n	8001108 <HAL_ADC_Init+0xc4>
 8001106:	e122      	b.n	800134e <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d000      	beq.n	8001110 <HAL_ADC_Init+0xcc>
 800110e:	e11e      	b.n	800134e <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001114:	4a98      	ldr	r2, [pc, #608]	@ (8001378 <HAL_ADC_Init+0x334>)
 8001116:	4013      	ands	r3, r2
 8001118:	2202      	movs	r2, #2
 800111a:	431a      	orrs	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff ff6b 	bl	8001000 <LL_ADC_IsEnabled>
 800112a:	1e03      	subs	r3, r0, #0
 800112c:	d000      	beq.n	8001130 <HAL_ADC_Init+0xec>
 800112e:	e0ad      	b.n	800128c <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7e1b      	ldrb	r3, [r3, #24]
 8001138:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800113a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7e5b      	ldrb	r3, [r3, #25]
 8001140:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001142:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7e9b      	ldrb	r3, [r3, #26]
 8001148:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800114a:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001150:	2b00      	cmp	r3, #0
 8001152:	d002      	beq.n	800115a <HAL_ADC_Init+0x116>
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	015b      	lsls	r3, r3, #5
 8001158:	e000      	b.n	800115c <HAL_ADC_Init+0x118>
 800115a:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800115c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001162:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	691b      	ldr	r3, [r3, #16]
 8001168:	2b00      	cmp	r3, #0
 800116a:	da04      	bge.n	8001176 <HAL_ADC_Init+0x132>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	085b      	lsrs	r3, r3, #1
 8001174:	e001      	b.n	800117a <HAL_ADC_Init+0x136>
 8001176:	2380      	movs	r3, #128	@ 0x80
 8001178:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800117a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	212c      	movs	r1, #44	@ 0x2c
 8001180:	5c5b      	ldrb	r3, [r3, r1]
 8001182:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001184:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4313      	orrs	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2220      	movs	r2, #32
 8001190:	5c9b      	ldrb	r3, [r3, r2]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d115      	bne.n	80011c2 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7e9b      	ldrb	r3, [r3, #26]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	2280      	movs	r2, #128	@ 0x80
 80011a2:	0252      	lsls	r2, r2, #9
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
 80011a8:	e00b      	b.n	80011c2 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ae:	2220      	movs	r2, #32
 80011b0:	431a      	orrs	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011ba:	2201      	movs	r2, #1
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00a      	beq.n	80011e0 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ce:	23e0      	movs	r3, #224	@ 0xe0
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80011d8:	4313      	orrs	r3, r2
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	4a65      	ldr	r2, [pc, #404]	@ (800137c <HAL_ADC_Init+0x338>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	0019      	movs	r1, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	430a      	orrs	r2, r1
 80011f4:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	0f9b      	lsrs	r3, r3, #30
 80011fc:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001202:	4313      	orrs	r3, r2
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	4313      	orrs	r3, r2
 8001208:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	223c      	movs	r2, #60	@ 0x3c
 800120e:	5c9b      	ldrb	r3, [r3, r2]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d111      	bne.n	8001238 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	0f9b      	lsrs	r3, r3, #30
 800121a:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001220:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001226:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800122c:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	4313      	orrs	r3, r2
 8001232:	2201      	movs	r2, #1
 8001234:	4313      	orrs	r3, r2
 8001236:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	4a50      	ldr	r2, [pc, #320]	@ (8001380 <HAL_ADC_Init+0x33c>)
 8001240:	4013      	ands	r3, r2
 8001242:	0019      	movs	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	697a      	ldr	r2, [r7, #20]
 800124a:	430a      	orrs	r2, r1
 800124c:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685a      	ldr	r2, [r3, #4]
 8001252:	23c0      	movs	r3, #192	@ 0xc0
 8001254:	061b      	lsls	r3, r3, #24
 8001256:	429a      	cmp	r2, r3
 8001258:	d018      	beq.n	800128c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800125e:	2380      	movs	r3, #128	@ 0x80
 8001260:	05db      	lsls	r3, r3, #23
 8001262:	429a      	cmp	r2, r3
 8001264:	d012      	beq.n	800128c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	061b      	lsls	r3, r3, #24
 800126e:	429a      	cmp	r2, r3
 8001270:	d00c      	beq.n	800128c <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001272:	4b44      	ldr	r3, [pc, #272]	@ (8001384 <HAL_ADC_Init+0x340>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a44      	ldr	r2, [pc, #272]	@ (8001388 <HAL_ADC_Init+0x344>)
 8001278:	4013      	ands	r3, r2
 800127a:	0019      	movs	r1, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	23f0      	movs	r3, #240	@ 0xf0
 8001282:	039b      	lsls	r3, r3, #14
 8001284:	401a      	ands	r2, r3
 8001286:	4b3f      	ldr	r3, [pc, #252]	@ (8001384 <HAL_ADC_Init+0x340>)
 8001288:	430a      	orrs	r2, r1
 800128a:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6818      	ldr	r0, [r3, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001294:	001a      	movs	r2, r3
 8001296:	2100      	movs	r1, #0
 8001298:	f7ff fdf7 	bl	8000e8a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012a4:	4939      	ldr	r1, [pc, #228]	@ (800138c <HAL_ADC_Init+0x348>)
 80012a6:	001a      	movs	r2, r3
 80012a8:	f7ff fdef 	bl	8000e8a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d109      	bne.n	80012c8 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2110      	movs	r1, #16
 80012c0:	4249      	negs	r1, r1
 80012c2:	430a      	orrs	r2, r1
 80012c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80012c6:	e018      	b.n	80012fa <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	691a      	ldr	r2, [r3, #16]
 80012cc:	2380      	movs	r3, #128	@ 0x80
 80012ce:	039b      	lsls	r3, r3, #14
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d112      	bne.n	80012fa <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	3b01      	subs	r3, #1
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	221c      	movs	r2, #28
 80012e4:	4013      	ands	r3, r2
 80012e6:	2210      	movs	r2, #16
 80012e8:	4252      	negs	r2, r2
 80012ea:	409a      	lsls	r2, r3
 80012ec:	0011      	movs	r1, r2
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2100      	movs	r1, #0
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff fddf 	bl	8000ec4 <LL_ADC_GetSamplingTimeCommonChannels>
 8001306:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800130c:	429a      	cmp	r2, r3
 800130e:	d10b      	bne.n	8001328 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131a:	2203      	movs	r2, #3
 800131c:	4393      	bics	r3, r2
 800131e:	2201      	movs	r2, #1
 8001320:	431a      	orrs	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001326:	e01c      	b.n	8001362 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132c:	2212      	movs	r2, #18
 800132e:	4393      	bics	r3, r2
 8001330:	2210      	movs	r2, #16
 8001332:	431a      	orrs	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800133c:	2201      	movs	r2, #1
 800133e:	431a      	orrs	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001344:	231f      	movs	r3, #31
 8001346:	18fb      	adds	r3, r7, r3
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800134c:	e009      	b.n	8001362 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001352:	2210      	movs	r2, #16
 8001354:	431a      	orrs	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800135a:	231f      	movs	r3, #31
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	2201      	movs	r2, #1
 8001360:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001362:	231f      	movs	r3, #31
 8001364:	18fb      	adds	r3, r7, r3
 8001366:	781b      	ldrb	r3, [r3, #0]
}
 8001368:	0018      	movs	r0, r3
 800136a:	46bd      	mov	sp, r7
 800136c:	b008      	add	sp, #32
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000000 	.word	0x20000000
 8001374:	00030d40 	.word	0x00030d40
 8001378:	fffffefd 	.word	0xfffffefd
 800137c:	ffde0201 	.word	0xffde0201
 8001380:	1ffffc02 	.word	0x1ffffc02
 8001384:	40012708 	.word	0x40012708
 8001388:	ffc3ffff 	.word	0xffc3ffff
 800138c:	7fffff04 	.word	0x7fffff04

08001390 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800139a:	2317      	movs	r3, #23
 800139c:	18fb      	adds	r3, r7, r3
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2254      	movs	r2, #84	@ 0x54
 80013aa:	5c9b      	ldrb	r3, [r3, r2]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d101      	bne.n	80013b4 <HAL_ADC_ConfigChannel+0x24>
 80013b0:	2302      	movs	r3, #2
 80013b2:	e1be      	b.n	8001732 <HAL_ADC_ConfigChannel+0x3a2>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2254      	movs	r2, #84	@ 0x54
 80013b8:	2101      	movs	r1, #1
 80013ba:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff fe2e 	bl	8001022 <LL_ADC_REG_IsConversionOngoing>
 80013c6:	1e03      	subs	r3, r0, #0
 80013c8:	d000      	beq.n	80013cc <HAL_ADC_ConfigChannel+0x3c>
 80013ca:	e1a1      	b.n	8001710 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d100      	bne.n	80013d6 <HAL_ADC_ConfigChannel+0x46>
 80013d4:	e152      	b.n	800167c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691a      	ldr	r2, [r3, #16]
 80013da:	2380      	movs	r3, #128	@ 0x80
 80013dc:	061b      	lsls	r3, r3, #24
 80013de:	429a      	cmp	r2, r3
 80013e0:	d004      	beq.n	80013ec <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80013e6:	4ac2      	ldr	r2, [pc, #776]	@ (80016f0 <HAL_ADC_ConfigChannel+0x360>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d108      	bne.n	80013fe <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	0019      	movs	r1, r3
 80013f6:	0010      	movs	r0, r2
 80013f8:	f7ff fd9b 	bl	8000f32 <LL_ADC_REG_SetSequencerChAdd>
 80013fc:	e0ed      	b.n	80015da <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	211f      	movs	r1, #31
 8001408:	400b      	ands	r3, r1
 800140a:	210f      	movs	r1, #15
 800140c:	4099      	lsls	r1, r3
 800140e:	000b      	movs	r3, r1
 8001410:	43db      	mvns	r3, r3
 8001412:	4013      	ands	r3, r2
 8001414:	0019      	movs	r1, r3
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	025b      	lsls	r3, r3, #9
 800141c:	0a5b      	lsrs	r3, r3, #9
 800141e:	d105      	bne.n	800142c <HAL_ADC_ConfigChannel+0x9c>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	0e9b      	lsrs	r3, r3, #26
 8001426:	221f      	movs	r2, #31
 8001428:	4013      	ands	r3, r2
 800142a:	e0bc      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2201      	movs	r2, #1
 8001432:	4013      	ands	r3, r2
 8001434:	d000      	beq.n	8001438 <HAL_ADC_ConfigChannel+0xa8>
 8001436:	e0b5      	b.n	80015a4 <HAL_ADC_ConfigChannel+0x214>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2202      	movs	r2, #2
 800143e:	4013      	ands	r3, r2
 8001440:	d000      	beq.n	8001444 <HAL_ADC_ConfigChannel+0xb4>
 8001442:	e0ad      	b.n	80015a0 <HAL_ADC_ConfigChannel+0x210>
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2204      	movs	r2, #4
 800144a:	4013      	ands	r3, r2
 800144c:	d000      	beq.n	8001450 <HAL_ADC_ConfigChannel+0xc0>
 800144e:	e0a5      	b.n	800159c <HAL_ADC_ConfigChannel+0x20c>
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2208      	movs	r2, #8
 8001456:	4013      	ands	r3, r2
 8001458:	d000      	beq.n	800145c <HAL_ADC_ConfigChannel+0xcc>
 800145a:	e09d      	b.n	8001598 <HAL_ADC_ConfigChannel+0x208>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2210      	movs	r2, #16
 8001462:	4013      	ands	r3, r2
 8001464:	d000      	beq.n	8001468 <HAL_ADC_ConfigChannel+0xd8>
 8001466:	e095      	b.n	8001594 <HAL_ADC_ConfigChannel+0x204>
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2220      	movs	r2, #32
 800146e:	4013      	ands	r3, r2
 8001470:	d000      	beq.n	8001474 <HAL_ADC_ConfigChannel+0xe4>
 8001472:	e08d      	b.n	8001590 <HAL_ADC_ConfigChannel+0x200>
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2240      	movs	r2, #64	@ 0x40
 800147a:	4013      	ands	r3, r2
 800147c:	d000      	beq.n	8001480 <HAL_ADC_ConfigChannel+0xf0>
 800147e:	e085      	b.n	800158c <HAL_ADC_ConfigChannel+0x1fc>
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2280      	movs	r2, #128	@ 0x80
 8001486:	4013      	ands	r3, r2
 8001488:	d000      	beq.n	800148c <HAL_ADC_ConfigChannel+0xfc>
 800148a:	e07d      	b.n	8001588 <HAL_ADC_ConfigChannel+0x1f8>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4013      	ands	r3, r2
 8001496:	d000      	beq.n	800149a <HAL_ADC_ConfigChannel+0x10a>
 8001498:	e074      	b.n	8001584 <HAL_ADC_ConfigChannel+0x1f4>
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2380      	movs	r3, #128	@ 0x80
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4013      	ands	r3, r2
 80014a4:	d000      	beq.n	80014a8 <HAL_ADC_ConfigChannel+0x118>
 80014a6:	e06b      	b.n	8001580 <HAL_ADC_ConfigChannel+0x1f0>
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	2380      	movs	r3, #128	@ 0x80
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	4013      	ands	r3, r2
 80014b2:	d000      	beq.n	80014b6 <HAL_ADC_ConfigChannel+0x126>
 80014b4:	e062      	b.n	800157c <HAL_ADC_ConfigChannel+0x1ec>
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	2380      	movs	r3, #128	@ 0x80
 80014bc:	011b      	lsls	r3, r3, #4
 80014be:	4013      	ands	r3, r2
 80014c0:	d000      	beq.n	80014c4 <HAL_ADC_ConfigChannel+0x134>
 80014c2:	e059      	b.n	8001578 <HAL_ADC_ConfigChannel+0x1e8>
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	2380      	movs	r3, #128	@ 0x80
 80014ca:	015b      	lsls	r3, r3, #5
 80014cc:	4013      	ands	r3, r2
 80014ce:	d151      	bne.n	8001574 <HAL_ADC_ConfigChannel+0x1e4>
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	019b      	lsls	r3, r3, #6
 80014d8:	4013      	ands	r3, r2
 80014da:	d149      	bne.n	8001570 <HAL_ADC_ConfigChannel+0x1e0>
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	01db      	lsls	r3, r3, #7
 80014e4:	4013      	ands	r3, r2
 80014e6:	d141      	bne.n	800156c <HAL_ADC_ConfigChannel+0x1dc>
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	4013      	ands	r3, r2
 80014f2:	d139      	bne.n	8001568 <HAL_ADC_ConfigChannel+0x1d8>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	025b      	lsls	r3, r3, #9
 80014fc:	4013      	ands	r3, r2
 80014fe:	d131      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x1d4>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2380      	movs	r3, #128	@ 0x80
 8001506:	029b      	lsls	r3, r3, #10
 8001508:	4013      	ands	r3, r2
 800150a:	d129      	bne.n	8001560 <HAL_ADC_ConfigChannel+0x1d0>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2380      	movs	r3, #128	@ 0x80
 8001512:	02db      	lsls	r3, r3, #11
 8001514:	4013      	ands	r3, r2
 8001516:	d121      	bne.n	800155c <HAL_ADC_ConfigChannel+0x1cc>
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	031b      	lsls	r3, r3, #12
 8001520:	4013      	ands	r3, r2
 8001522:	d119      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x1c8>
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	035b      	lsls	r3, r3, #13
 800152c:	4013      	ands	r3, r2
 800152e:	d111      	bne.n	8001554 <HAL_ADC_ConfigChannel+0x1c4>
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	039b      	lsls	r3, r3, #14
 8001538:	4013      	ands	r3, r2
 800153a:	d109      	bne.n	8001550 <HAL_ADC_ConfigChannel+0x1c0>
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	03db      	lsls	r3, r3, #15
 8001544:	4013      	ands	r3, r2
 8001546:	d001      	beq.n	800154c <HAL_ADC_ConfigChannel+0x1bc>
 8001548:	2316      	movs	r3, #22
 800154a:	e02c      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800154c:	2300      	movs	r3, #0
 800154e:	e02a      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001550:	2315      	movs	r3, #21
 8001552:	e028      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001554:	2314      	movs	r3, #20
 8001556:	e026      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001558:	2313      	movs	r3, #19
 800155a:	e024      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800155c:	2312      	movs	r3, #18
 800155e:	e022      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001560:	2311      	movs	r3, #17
 8001562:	e020      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001564:	2310      	movs	r3, #16
 8001566:	e01e      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001568:	230f      	movs	r3, #15
 800156a:	e01c      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800156c:	230e      	movs	r3, #14
 800156e:	e01a      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001570:	230d      	movs	r3, #13
 8001572:	e018      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001574:	230c      	movs	r3, #12
 8001576:	e016      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001578:	230b      	movs	r3, #11
 800157a:	e014      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800157c:	230a      	movs	r3, #10
 800157e:	e012      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001580:	2309      	movs	r3, #9
 8001582:	e010      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001584:	2308      	movs	r3, #8
 8001586:	e00e      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001588:	2307      	movs	r3, #7
 800158a:	e00c      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800158c:	2306      	movs	r3, #6
 800158e:	e00a      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001590:	2305      	movs	r3, #5
 8001592:	e008      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001594:	2304      	movs	r3, #4
 8001596:	e006      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 8001598:	2303      	movs	r3, #3
 800159a:	e004      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 800159c:	2302      	movs	r3, #2
 800159e:	e002      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x216>
 80015a4:	2300      	movs	r3, #0
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	6852      	ldr	r2, [r2, #4]
 80015aa:	201f      	movs	r0, #31
 80015ac:	4002      	ands	r2, r0
 80015ae:	4093      	lsls	r3, r2
 80015b0:	000a      	movs	r2, r1
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	089b      	lsrs	r3, r3, #2
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d808      	bhi.n	80015da <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	6859      	ldr	r1, [r3, #4]
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	001a      	movs	r2, r3
 80015d6:	f7ff fc8c 	bl	8000ef2 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6818      	ldr	r0, [r3, #0]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	6819      	ldr	r1, [r3, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	001a      	movs	r2, r3
 80015e8:	f7ff fcc6 	bl	8000f78 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	db00      	blt.n	80015f6 <HAL_ADC_ConfigChannel+0x266>
 80015f4:	e096      	b.n	8001724 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015f6:	4b3f      	ldr	r3, [pc, #252]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 80015f8:	0018      	movs	r0, r3
 80015fa:	f7ff fc39 	bl	8000e70 <LL_ADC_GetCommonPathInternalCh>
 80015fe:	0003      	movs	r3, r0
 8001600:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a3c      	ldr	r2, [pc, #240]	@ (80016f8 <HAL_ADC_ConfigChannel+0x368>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d123      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	041b      	lsls	r3, r3, #16
 8001612:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001614:	d11e      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2280      	movs	r2, #128	@ 0x80
 800161a:	0412      	lsls	r2, r2, #16
 800161c:	4313      	orrs	r3, r2
 800161e:	4a35      	ldr	r2, [pc, #212]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 8001620:	0019      	movs	r1, r3
 8001622:	0010      	movs	r0, r2
 8001624:	f7ff fc10 	bl	8000e48 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001628:	4b34      	ldr	r3, [pc, #208]	@ (80016fc <HAL_ADC_ConfigChannel+0x36c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4934      	ldr	r1, [pc, #208]	@ (8001700 <HAL_ADC_ConfigChannel+0x370>)
 800162e:	0018      	movs	r0, r3
 8001630:	f7fe fd6a 	bl	8000108 <__udivsi3>
 8001634:	0003      	movs	r3, r0
 8001636:	001a      	movs	r2, r3
 8001638:	0013      	movs	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	189b      	adds	r3, r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	3301      	adds	r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001644:	e002      	b.n	800164c <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	3b01      	subs	r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f9      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001652:	e067      	b.n	8001724 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a2a      	ldr	r2, [pc, #168]	@ (8001704 <HAL_ADC_ConfigChannel+0x374>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d162      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	03db      	lsls	r3, r3, #15
 8001664:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001666:	d15d      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	2280      	movs	r2, #128	@ 0x80
 800166c:	03d2      	lsls	r2, r2, #15
 800166e:	4313      	orrs	r3, r2
 8001670:	4a20      	ldr	r2, [pc, #128]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 8001672:	0019      	movs	r1, r3
 8001674:	0010      	movs	r0, r2
 8001676:	f7ff fbe7 	bl	8000e48 <LL_ADC_SetCommonPathInternalCh>
 800167a:	e053      	b.n	8001724 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691a      	ldr	r2, [r3, #16]
 8001680:	2380      	movs	r3, #128	@ 0x80
 8001682:	061b      	lsls	r3, r3, #24
 8001684:	429a      	cmp	r2, r3
 8001686:	d004      	beq.n	8001692 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800168c:	4a18      	ldr	r2, [pc, #96]	@ (80016f0 <HAL_ADC_ConfigChannel+0x360>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d107      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	0019      	movs	r1, r3
 800169c:	0010      	movs	r0, r2
 800169e:	f7ff fc59 	bl	8000f54 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	da3c      	bge.n	8001724 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 80016ac:	0018      	movs	r0, r3
 80016ae:	f7ff fbdf 	bl	8000e70 <LL_ADC_GetCommonPathInternalCh>
 80016b2:	0003      	movs	r3, r0
 80016b4:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a0f      	ldr	r2, [pc, #60]	@ (80016f8 <HAL_ADC_ConfigChannel+0x368>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d108      	bne.n	80016d2 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	4a11      	ldr	r2, [pc, #68]	@ (8001708 <HAL_ADC_ConfigChannel+0x378>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 80016c8:	0019      	movs	r1, r3
 80016ca:	0010      	movs	r0, r2
 80016cc:	f7ff fbbc 	bl	8000e48 <LL_ADC_SetCommonPathInternalCh>
 80016d0:	e028      	b.n	8001724 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001704 <HAL_ADC_ConfigChannel+0x374>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d123      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <HAL_ADC_ConfigChannel+0x37c>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <HAL_ADC_ConfigChannel+0x364>)
 80016e4:	0019      	movs	r1, r3
 80016e6:	0010      	movs	r0, r2
 80016e8:	f7ff fbae 	bl	8000e48 <LL_ADC_SetCommonPathInternalCh>
 80016ec:	e01a      	b.n	8001724 <HAL_ADC_ConfigChannel+0x394>
 80016ee:	46c0      	nop			@ (mov r8, r8)
 80016f0:	80000004 	.word	0x80000004
 80016f4:	40012708 	.word	0x40012708
 80016f8:	a4000200 	.word	0xa4000200
 80016fc:	20000000 	.word	0x20000000
 8001700:	00030d40 	.word	0x00030d40
 8001704:	a8000400 	.word	0xa8000400
 8001708:	ff7fffff 	.word	0xff7fffff
 800170c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001714:	2220      	movs	r2, #32
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800171c:	2317      	movs	r3, #23
 800171e:	18fb      	adds	r3, r7, r3
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2254      	movs	r2, #84	@ 0x54
 8001728:	2100      	movs	r1, #0
 800172a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800172c:	2317      	movs	r3, #23
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	781b      	ldrb	r3, [r3, #0]
}
 8001732:	0018      	movs	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	b006      	add	sp, #24
 8001738:	bd80      	pop	{r7, pc}
 800173a:	46c0      	nop			@ (mov r8, r8)

0800173c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	0002      	movs	r2, r0
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b7f      	cmp	r3, #127	@ 0x7f
 800174e:	d809      	bhi.n	8001764 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001750:	1dfb      	adds	r3, r7, #7
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	001a      	movs	r2, r3
 8001756:	231f      	movs	r3, #31
 8001758:	401a      	ands	r2, r3
 800175a:	4b04      	ldr	r3, [pc, #16]	@ (800176c <__NVIC_EnableIRQ+0x30>)
 800175c:	2101      	movs	r1, #1
 800175e:	4091      	lsls	r1, r2
 8001760:	000a      	movs	r2, r1
 8001762:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001764:	46c0      	nop			@ (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	b002      	add	sp, #8
 800176a:	bd80      	pop	{r7, pc}
 800176c:	e000e100 	.word	0xe000e100

08001770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	0002      	movs	r2, r0
 8001778:	6039      	str	r1, [r7, #0]
 800177a:	1dfb      	adds	r3, r7, #7
 800177c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b7f      	cmp	r3, #127	@ 0x7f
 8001784:	d828      	bhi.n	80017d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001786:	4a2f      	ldr	r2, [pc, #188]	@ (8001844 <__NVIC_SetPriority+0xd4>)
 8001788:	1dfb      	adds	r3, r7, #7
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b25b      	sxtb	r3, r3
 800178e:	089b      	lsrs	r3, r3, #2
 8001790:	33c0      	adds	r3, #192	@ 0xc0
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	589b      	ldr	r3, [r3, r2]
 8001796:	1dfa      	adds	r2, r7, #7
 8001798:	7812      	ldrb	r2, [r2, #0]
 800179a:	0011      	movs	r1, r2
 800179c:	2203      	movs	r2, #3
 800179e:	400a      	ands	r2, r1
 80017a0:	00d2      	lsls	r2, r2, #3
 80017a2:	21ff      	movs	r1, #255	@ 0xff
 80017a4:	4091      	lsls	r1, r2
 80017a6:	000a      	movs	r2, r1
 80017a8:	43d2      	mvns	r2, r2
 80017aa:	401a      	ands	r2, r3
 80017ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	019b      	lsls	r3, r3, #6
 80017b2:	22ff      	movs	r2, #255	@ 0xff
 80017b4:	401a      	ands	r2, r3
 80017b6:	1dfb      	adds	r3, r7, #7
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	0018      	movs	r0, r3
 80017bc:	2303      	movs	r3, #3
 80017be:	4003      	ands	r3, r0
 80017c0:	00db      	lsls	r3, r3, #3
 80017c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017c4:	481f      	ldr	r0, [pc, #124]	@ (8001844 <__NVIC_SetPriority+0xd4>)
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	089b      	lsrs	r3, r3, #2
 80017ce:	430a      	orrs	r2, r1
 80017d0:	33c0      	adds	r3, #192	@ 0xc0
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017d6:	e031      	b.n	800183c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001848 <__NVIC_SetPriority+0xd8>)
 80017da:	1dfb      	adds	r3, r7, #7
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	0019      	movs	r1, r3
 80017e0:	230f      	movs	r3, #15
 80017e2:	400b      	ands	r3, r1
 80017e4:	3b08      	subs	r3, #8
 80017e6:	089b      	lsrs	r3, r3, #2
 80017e8:	3306      	adds	r3, #6
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	18d3      	adds	r3, r2, r3
 80017ee:	3304      	adds	r3, #4
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	1dfa      	adds	r2, r7, #7
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	0011      	movs	r1, r2
 80017f8:	2203      	movs	r2, #3
 80017fa:	400a      	ands	r2, r1
 80017fc:	00d2      	lsls	r2, r2, #3
 80017fe:	21ff      	movs	r1, #255	@ 0xff
 8001800:	4091      	lsls	r1, r2
 8001802:	000a      	movs	r2, r1
 8001804:	43d2      	mvns	r2, r2
 8001806:	401a      	ands	r2, r3
 8001808:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	019b      	lsls	r3, r3, #6
 800180e:	22ff      	movs	r2, #255	@ 0xff
 8001810:	401a      	ands	r2, r3
 8001812:	1dfb      	adds	r3, r7, #7
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	0018      	movs	r0, r3
 8001818:	2303      	movs	r3, #3
 800181a:	4003      	ands	r3, r0
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001820:	4809      	ldr	r0, [pc, #36]	@ (8001848 <__NVIC_SetPriority+0xd8>)
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	001c      	movs	r4, r3
 8001828:	230f      	movs	r3, #15
 800182a:	4023      	ands	r3, r4
 800182c:	3b08      	subs	r3, #8
 800182e:	089b      	lsrs	r3, r3, #2
 8001830:	430a      	orrs	r2, r1
 8001832:	3306      	adds	r3, #6
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	18c3      	adds	r3, r0, r3
 8001838:	3304      	adds	r3, #4
 800183a:	601a      	str	r2, [r3, #0]
}
 800183c:	46c0      	nop			@ (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b003      	add	sp, #12
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	e000e100 	.word	0xe000e100
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	1e5a      	subs	r2, r3, #1
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	045b      	lsls	r3, r3, #17
 800185c:	429a      	cmp	r2, r3
 800185e:	d301      	bcc.n	8001864 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001860:	2301      	movs	r3, #1
 8001862:	e010      	b.n	8001886 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001864:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <SysTick_Config+0x44>)
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	3a01      	subs	r2, #1
 800186a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186c:	2301      	movs	r3, #1
 800186e:	425b      	negs	r3, r3
 8001870:	2103      	movs	r1, #3
 8001872:	0018      	movs	r0, r3
 8001874:	f7ff ff7c 	bl	8001770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001878:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <SysTick_Config+0x44>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187e:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <SysTick_Config+0x44>)
 8001880:	2207      	movs	r2, #7
 8001882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001884:	2300      	movs	r3, #0
}
 8001886:	0018      	movs	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	b002      	add	sp, #8
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	e000e010 	.word	0xe000e010

08001894 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
 800189e:	210f      	movs	r1, #15
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	1c02      	adds	r2, r0, #0
 80018a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	0011      	movs	r1, r2
 80018b0:	0018      	movs	r0, r3
 80018b2:	f7ff ff5d 	bl	8001770 <__NVIC_SetPriority>
}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b004      	add	sp, #16
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	0002      	movs	r2, r0
 80018c6:	1dfb      	adds	r3, r7, #7
 80018c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7ff ff33 	bl	800173c <__NVIC_EnableIRQ>
}
 80018d6:	46c0      	nop			@ (mov r8, r8)
 80018d8:	46bd      	mov	sp, r7
 80018da:	b002      	add	sp, #8
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	0018      	movs	r0, r3
 80018ea:	f7ff ffaf 	bl	800184c <SysTick_Config>
 80018ee:	0003      	movs	r3, r0
}
 80018f0:	0018      	movs	r0, r3
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e077      	b.n	80019fa <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a3d      	ldr	r2, [pc, #244]	@ (8001a04 <HAL_DMA_Init+0x10c>)
 8001910:	4694      	mov	ip, r2
 8001912:	4463      	add	r3, ip
 8001914:	2114      	movs	r1, #20
 8001916:	0018      	movs	r0, r3
 8001918:	f7fe fbf6 	bl	8000108 <__udivsi3>
 800191c:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800191e:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2225      	movs	r2, #37	@ 0x25
 8001928:	2102      	movs	r1, #2
 800192a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4934      	ldr	r1, [pc, #208]	@ (8001a08 <HAL_DMA_Init+0x110>)
 8001938:	400a      	ands	r2, r1
 800193a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6819      	ldr	r1, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	431a      	orrs	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	431a      	orrs	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	431a      	orrs	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0018      	movs	r0, r3
 8001976:	f000 f9c3 	bl	8001d00 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689a      	ldr	r2, [r3, #8]
 800197e:	2380      	movs	r3, #128	@ 0x80
 8001980:	01db      	lsls	r3, r3, #7
 8001982:	429a      	cmp	r2, r3
 8001984:	d102      	bne.n	800198c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001994:	21ff      	movs	r1, #255	@ 0xff
 8001996:	400a      	ands	r2, r1
 8001998:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80019a2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d011      	beq.n	80019d0 <HAL_DMA_Init+0xd8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d80d      	bhi.n	80019d0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	0018      	movs	r0, r3
 80019b8:	f000 f9ce 	bl	8001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	e008      	b.n	80019e2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2225      	movs	r2, #37	@ 0x25
 80019ec:	2101      	movs	r1, #1
 80019ee:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2224      	movs	r2, #36	@ 0x24
 80019f4:	2100      	movs	r1, #0
 80019f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	0018      	movs	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b002      	add	sp, #8
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			@ (mov r8, r8)
 8001a04:	bffdfff8 	.word	0xbffdfff8
 8001a08:	ffff800f 	.word	0xffff800f

08001a0c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2317      	movs	r3, #23
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2224      	movs	r2, #36	@ 0x24
 8001a26:	5c9b      	ldrb	r3, [r3, r2]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d101      	bne.n	8001a30 <HAL_DMA_Start_IT+0x24>
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e070      	b.n	8001b12 <HAL_DMA_Start_IT+0x106>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2224      	movs	r2, #36	@ 0x24
 8001a34:	2101      	movs	r1, #1
 8001a36:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2225      	movs	r2, #37	@ 0x25
 8001a3c:	5c9b      	ldrb	r3, [r3, r2]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d157      	bne.n	8001af4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2225      	movs	r2, #37	@ 0x25
 8001a48:	2102      	movs	r1, #2
 8001a4a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	438a      	bics	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	68b9      	ldr	r1, [r7, #8]
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f000 f909 	bl	8001c80 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d008      	beq.n	8001a88 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	210e      	movs	r1, #14
 8001a82:	430a      	orrs	r2, r1
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	e00f      	b.n	8001aa8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2104      	movs	r1, #4
 8001a94:	438a      	bics	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	210a      	movs	r1, #10
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	2380      	movs	r3, #128	@ 0x80
 8001ab0:	025b      	lsls	r3, r3, #9
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d008      	beq.n	8001ac8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac0:	2180      	movs	r1, #128	@ 0x80
 8001ac2:	0049      	lsls	r1, r1, #1
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ada:	2180      	movs	r1, #128	@ 0x80
 8001adc:	0049      	lsls	r1, r1, #1
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2101      	movs	r1, #1
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e007      	b.n	8001b04 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2224      	movs	r2, #36	@ 0x24
 8001af8:	2100      	movs	r1, #0
 8001afa:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001afc:	2317      	movs	r3, #23
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	2202      	movs	r2, #2
 8001b02:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2224      	movs	r2, #36	@ 0x24
 8001b08:	2100      	movs	r1, #0
 8001b0a:	5499      	strb	r1, [r3, r2]

  return status;
 8001b0c:	2317      	movs	r3, #23
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	781b      	ldrb	r3, [r3, #0]
}
 8001b12:	0018      	movs	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b006      	add	sp, #24
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8001b24:	4b55      	ldr	r3, [pc, #340]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	221c      	movs	r2, #28
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	0013      	movs	r3, r2
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4013      	ands	r3, r2
 8001b44:	d027      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x7a>
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	2204      	movs	r2, #4
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d023      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2220      	movs	r2, #32
 8001b56:	4013      	ands	r3, r2
 8001b58:	d107      	bne.n	8001b6a <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2104      	movs	r1, #4
 8001b66:	438a      	bics	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001b6a:	4b44      	ldr	r3, [pc, #272]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001b6c:	6859      	ldr	r1, [r3, #4]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	221c      	movs	r2, #28
 8001b74:	4013      	ands	r3, r2
 8001b76:	2204      	movs	r2, #4
 8001b78:	409a      	lsls	r2, r3
 8001b7a:	4b40      	ldr	r3, [pc, #256]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d100      	bne.n	8001b8a <HAL_DMA_IRQHandler+0x6e>
 8001b88:	e073      	b.n	8001c72 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	0010      	movs	r0, r2
 8001b92:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b94:	e06d      	b.n	8001c72 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	221c      	movs	r2, #28
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	409a      	lsls	r2, r3
 8001ba2:	0013      	movs	r3, r2
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d02e      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xec>
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2202      	movs	r2, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d02a      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2220      	movs	r2, #32
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d10b      	bne.n	8001bd6 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	210a      	movs	r1, #10
 8001bca:	438a      	bics	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2225      	movs	r2, #37	@ 0x25
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8001bd6:	4b29      	ldr	r3, [pc, #164]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001bd8:	6859      	ldr	r1, [r3, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	221c      	movs	r2, #28
 8001be0:	4013      	ands	r3, r2
 8001be2:	2202      	movs	r2, #2
 8001be4:	409a      	lsls	r2, r3
 8001be6:	4b25      	ldr	r3, [pc, #148]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001be8:	430a      	orrs	r2, r1
 8001bea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2224      	movs	r2, #36	@ 0x24
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d03a      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	0010      	movs	r0, r2
 8001c04:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001c06:	e034      	b.n	8001c72 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	221c      	movs	r2, #28
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2208      	movs	r2, #8
 8001c12:	409a      	lsls	r2, r3
 8001c14:	0013      	movs	r3, r2
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d02b      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x158>
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	2208      	movs	r2, #8
 8001c20:	4013      	ands	r3, r2
 8001c22:	d027      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	210e      	movs	r1, #14
 8001c30:	438a      	bics	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001c36:	6859      	ldr	r1, [r3, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3c:	221c      	movs	r2, #28
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2201      	movs	r2, #1
 8001c42:	409a      	lsls	r2, r3
 8001c44:	4b0d      	ldr	r3, [pc, #52]	@ (8001c7c <HAL_DMA_IRQHandler+0x160>)
 8001c46:	430a      	orrs	r2, r1
 8001c48:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2225      	movs	r2, #37	@ 0x25
 8001c54:	2101      	movs	r1, #1
 8001c56:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2224      	movs	r2, #36	@ 0x24
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	0010      	movs	r0, r2
 8001c70:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c72:	46c0      	nop			@ (mov r8, r8)
 8001c74:	46c0      	nop			@ (mov r8, r8)
}
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b004      	add	sp, #16
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40020000 	.word	0x40020000

08001c80 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c96:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d004      	beq.n	8001caa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001ca8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001caa:	4b14      	ldr	r3, [pc, #80]	@ (8001cfc <DMA_SetConfig+0x7c>)
 8001cac:	6859      	ldr	r1, [r3, #4]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	221c      	movs	r2, #28
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <DMA_SetConfig+0x7c>)
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b10      	cmp	r3, #16
 8001cce:	d108      	bne.n	8001ce2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001ce0:	e007      	b.n	8001cf2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	60da      	str	r2, [r3, #12]
}
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b004      	add	sp, #16
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	46c0      	nop			@ (mov r8, r8)
 8001cfc:	40020000 	.word	0x40020000

08001d00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	001a      	movs	r2, r3
 8001d0e:	23ff      	movs	r3, #255	@ 0xff
 8001d10:	4013      	ands	r3, r2
 8001d12:	3b08      	subs	r3, #8
 8001d14:	2114      	movs	r1, #20
 8001d16:	0018      	movs	r0, r3
 8001d18:	f7fe f9f6 	bl	8000108 <__udivsi3>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d24:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001d26:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001d28:	4694      	mov	ip, r2
 8001d2a:	4463      	add	r3, ip
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	001a      	movs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a07      	ldr	r2, [pc, #28]	@ (8001d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001d38:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	221c      	movs	r2, #28
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2201      	movs	r2, #1
 8001d42:	409a      	lsls	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001d48:	46c0      	nop			@ (mov r8, r8)
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	b004      	add	sp, #16
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	10008200 	.word	0x10008200
 8001d54:	40020880 	.word	0x40020880

08001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	22ff      	movs	r2, #255	@ 0xff
 8001d66:	4013      	ands	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d6e:	4694      	mov	ip, r2
 8001d70:	4463      	add	r3, ip
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	001a      	movs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a07      	ldr	r2, [pc, #28]	@ (8001d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	2203      	movs	r2, #3
 8001d86:	4013      	ands	r3, r2
 8001d88:	2201      	movs	r2, #1
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001d90:	46c0      	nop			@ (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b004      	add	sp, #16
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	1000823f 	.word	0x1000823f
 8001d9c:	40020940 	.word	0x40020940

08001da0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001dae:	e14d      	b.n	800204c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4091      	lsls	r1, r2
 8001dba:	000a      	movs	r2, r1
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d100      	bne.n	8001dc8 <HAL_GPIO_Init+0x28>
 8001dc6:	e13e      	b.n	8002046 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d003      	beq.n	8001dd8 <HAL_GPIO_Init+0x38>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b12      	cmp	r3, #18
 8001dd6:	d125      	bne.n	8001e24 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	08da      	lsrs	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3208      	adds	r2, #8
 8001de0:	0092      	lsls	r2, r2, #2
 8001de2:	58d3      	ldr	r3, [r2, r3]
 8001de4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2207      	movs	r2, #7
 8001dea:	4013      	ands	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	220f      	movs	r2, #15
 8001df0:	409a      	lsls	r2, r3
 8001df2:	0013      	movs	r3, r2
 8001df4:	43da      	mvns	r2, r3
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	220f      	movs	r2, #15
 8001e02:	401a      	ands	r2, r3
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	2107      	movs	r1, #7
 8001e08:	400b      	ands	r3, r1
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	0013      	movs	r3, r2
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	08da      	lsrs	r2, r3, #3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3208      	adds	r2, #8
 8001e1e:	0092      	lsls	r2, r2, #2
 8001e20:	6979      	ldr	r1, [r7, #20]
 8001e22:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	2203      	movs	r2, #3
 8001e30:	409a      	lsls	r2, r3
 8001e32:	0013      	movs	r3, r2
 8001e34:	43da      	mvns	r2, r3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	2203      	movs	r2, #3
 8001e42:	401a      	ands	r2, r3
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	409a      	lsls	r2, r3
 8001e4a:	0013      	movs	r3, r2
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d00b      	beq.n	8001e78 <HAL_GPIO_Init+0xd8>
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d007      	beq.n	8001e78 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e6c:	2b11      	cmp	r3, #17
 8001e6e:	d003      	beq.n	8001e78 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b12      	cmp	r3, #18
 8001e76:	d130      	bne.n	8001eda <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	409a      	lsls	r2, r3
 8001e86:	0013      	movs	r3, r2
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	0013      	movs	r3, r2
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eae:	2201      	movs	r2, #1
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	409a      	lsls	r2, r3
 8001ecc:	0013      	movs	r3, r2
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	d017      	beq.n	8001f12 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	2203      	movs	r2, #3
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	0013      	movs	r3, r2
 8001ef2:	43da      	mvns	r2, r3
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	409a      	lsls	r2, r3
 8001f04:	0013      	movs	r3, r2
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	2380      	movs	r3, #128	@ 0x80
 8001f18:	055b      	lsls	r3, r3, #21
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d100      	bne.n	8001f20 <HAL_GPIO_Init+0x180>
 8001f1e:	e092      	b.n	8002046 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001f20:	4a50      	ldr	r2, [pc, #320]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	3318      	adds	r3, #24
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	589b      	ldr	r3, [r3, r2]
 8001f2c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	2203      	movs	r2, #3
 8001f32:	4013      	ands	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	220f      	movs	r2, #15
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	0013      	movs	r3, r2
 8001f3c:	43da      	mvns	r2, r3
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	4013      	ands	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	23a0      	movs	r3, #160	@ 0xa0
 8001f48:	05db      	lsls	r3, r3, #23
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d013      	beq.n	8001f76 <HAL_GPIO_Init+0x1d6>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a45      	ldr	r2, [pc, #276]	@ (8002068 <HAL_GPIO_Init+0x2c8>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d00d      	beq.n	8001f72 <HAL_GPIO_Init+0x1d2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a44      	ldr	r2, [pc, #272]	@ (800206c <HAL_GPIO_Init+0x2cc>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d007      	beq.n	8001f6e <HAL_GPIO_Init+0x1ce>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a43      	ldr	r2, [pc, #268]	@ (8002070 <HAL_GPIO_Init+0x2d0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d101      	bne.n	8001f6a <HAL_GPIO_Init+0x1ca>
 8001f66:	2305      	movs	r3, #5
 8001f68:	e006      	b.n	8001f78 <HAL_GPIO_Init+0x1d8>
 8001f6a:	2306      	movs	r3, #6
 8001f6c:	e004      	b.n	8001f78 <HAL_GPIO_Init+0x1d8>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e002      	b.n	8001f78 <HAL_GPIO_Init+0x1d8>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <HAL_GPIO_Init+0x1d8>
 8001f76:	2300      	movs	r3, #0
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	2103      	movs	r1, #3
 8001f7c:	400a      	ands	r2, r1
 8001f7e:	00d2      	lsls	r2, r2, #3
 8001f80:	4093      	lsls	r3, r2
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001f88:	4936      	ldr	r1, [pc, #216]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	089b      	lsrs	r3, r3, #2
 8001f8e:	3318      	adds	r3, #24
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001f96:	4a33      	ldr	r2, [pc, #204]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	58d3      	ldr	r3, [r2, r3]
 8001f9c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	43da      	mvns	r2, r3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	2380      	movs	r3, #128	@ 0x80
 8001fae:	025b      	lsls	r3, r3, #9
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001fbc:	4929      	ldr	r1, [pc, #164]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001fbe:	2280      	movs	r2, #128	@ 0x80
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001fc4:	4a27      	ldr	r2, [pc, #156]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001fc6:	2384      	movs	r3, #132	@ 0x84
 8001fc8:	58d3      	ldr	r3, [r2, r3]
 8001fca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	029b      	lsls	r3, r3, #10
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001fea:	491e      	ldr	r1, [pc, #120]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001fec:	2284      	movs	r2, #132	@ 0x84
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	4013      	ands	r3, r2
 8002000:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	2380      	movs	r3, #128	@ 0x80
 8002008:	035b      	lsls	r3, r3, #13
 800200a:	4013      	ands	r3, r2
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4313      	orrs	r3, r2
 8002014:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002016:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	43da      	mvns	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	4013      	ands	r3, r2
 800202a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	039b      	lsls	r3, r3, #14
 8002034:	4013      	ands	r3, r2
 8002036:	d003      	beq.n	8002040 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4313      	orrs	r3, r2
 800203e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <HAL_GPIO_Init+0x2c4>)
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	3301      	adds	r3, #1
 800204a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	40da      	lsrs	r2, r3
 8002054:	1e13      	subs	r3, r2, #0
 8002056:	d000      	beq.n	800205a <HAL_GPIO_Init+0x2ba>
 8002058:	e6aa      	b.n	8001db0 <HAL_GPIO_Init+0x10>
  }
}
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	46c0      	nop			@ (mov r8, r8)
 800205e:	46bd      	mov	sp, r7
 8002060:	b006      	add	sp, #24
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40021800 	.word	0x40021800
 8002068:	50000400 	.word	0x50000400
 800206c:	50000800 	.word	0x50000800
 8002070:	50001400 	.word	0x50001400

08002074 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	0002      	movs	r2, r0
 800207c:	1dbb      	adds	r3, r7, #6
 800207e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002080:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	1dba      	adds	r2, r7, #6
 8002086:	8812      	ldrh	r2, [r2, #0]
 8002088:	4013      	ands	r3, r2
 800208a:	d008      	beq.n	800209e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800208c:	4b0d      	ldr	r3, [pc, #52]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800208e:	1dba      	adds	r2, r7, #6
 8002090:	8812      	ldrh	r2, [r2, #0]
 8002092:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002094:	1dbb      	adds	r3, r7, #6
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	0018      	movs	r0, r3
 800209a:	f000 f815 	bl	80020c8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800209e:	4b09      	ldr	r3, [pc, #36]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	1dba      	adds	r2, r7, #6
 80020a4:	8812      	ldrh	r2, [r2, #0]
 80020a6:	4013      	ands	r3, r2
 80020a8:	d008      	beq.n	80020bc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80020aa:	4b06      	ldr	r3, [pc, #24]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80020ac:	1dba      	adds	r2, r7, #6
 80020ae:	8812      	ldrh	r2, [r2, #0]
 80020b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80020b2:	1dbb      	adds	r3, r7, #6
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	0018      	movs	r0, r3
 80020b8:	f000 f810 	bl	80020dc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80020bc:	46c0      	nop			@ (mov r8, r8)
 80020be:	46bd      	mov	sp, r7
 80020c0:	b002      	add	sp, #8
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40021800 	.word	0x40021800

080020c8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	0002      	movs	r2, r0
 80020d0:	1dbb      	adds	r3, r7, #6
 80020d2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b002      	add	sp, #8
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	0002      	movs	r2, r0
 80020e4:	1dbb      	adds	r3, r7, #6
 80020e6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80020e8:	46c0      	nop			@ (mov r8, r8)
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b002      	add	sp, #8
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e1d0      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2201      	movs	r2, #1
 8002108:	4013      	ands	r3, r2
 800210a:	d100      	bne.n	800210e <HAL_RCC_OscConfig+0x1e>
 800210c:	e069      	b.n	80021e2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800210e:	4bc8      	ldr	r3, [pc, #800]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	2238      	movs	r2, #56	@ 0x38
 8002114:	4013      	ands	r3, r2
 8002116:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b08      	cmp	r3, #8
 800211c:	d105      	bne.n	800212a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d15d      	bne.n	80021e2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e1bc      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	025b      	lsls	r3, r3, #9
 8002132:	429a      	cmp	r2, r3
 8002134:	d107      	bne.n	8002146 <HAL_RCC_OscConfig+0x56>
 8002136:	4bbe      	ldr	r3, [pc, #760]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4bbd      	ldr	r3, [pc, #756]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	0249      	lsls	r1, r1, #9
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	e020      	b.n	8002188 <HAL_RCC_OscConfig+0x98>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	23a0      	movs	r3, #160	@ 0xa0
 800214c:	02db      	lsls	r3, r3, #11
 800214e:	429a      	cmp	r2, r3
 8002150:	d10e      	bne.n	8002170 <HAL_RCC_OscConfig+0x80>
 8002152:	4bb7      	ldr	r3, [pc, #732]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4bb6      	ldr	r3, [pc, #728]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	02c9      	lsls	r1, r1, #11
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	4bb3      	ldr	r3, [pc, #716]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4bb2      	ldr	r3, [pc, #712]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002166:	2180      	movs	r1, #128	@ 0x80
 8002168:	0249      	lsls	r1, r1, #9
 800216a:	430a      	orrs	r2, r1
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	e00b      	b.n	8002188 <HAL_RCC_OscConfig+0x98>
 8002170:	4baf      	ldr	r3, [pc, #700]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4bae      	ldr	r3, [pc, #696]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002176:	49af      	ldr	r1, [pc, #700]	@ (8002434 <HAL_RCC_OscConfig+0x344>)
 8002178:	400a      	ands	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	4bac      	ldr	r3, [pc, #688]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4bab      	ldr	r3, [pc, #684]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002182:	49ad      	ldr	r1, [pc, #692]	@ (8002438 <HAL_RCC_OscConfig+0x348>)
 8002184:	400a      	ands	r2, r1
 8002186:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d014      	beq.n	80021ba <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002190:	f7fe fe20 	bl	8000dd4 <HAL_GetTick>
 8002194:	0003      	movs	r3, r0
 8002196:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800219a:	f7fe fe1b 	bl	8000dd4 <HAL_GetTick>
 800219e:	0002      	movs	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b64      	cmp	r3, #100	@ 0x64
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e17b      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021ac:	4ba0      	ldr	r3, [pc, #640]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	2380      	movs	r3, #128	@ 0x80
 80021b2:	029b      	lsls	r3, r3, #10
 80021b4:	4013      	ands	r3, r2
 80021b6:	d0f0      	beq.n	800219a <HAL_RCC_OscConfig+0xaa>
 80021b8:	e013      	b.n	80021e2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ba:	f7fe fe0b 	bl	8000dd4 <HAL_GetTick>
 80021be:	0003      	movs	r3, r0
 80021c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021c4:	f7fe fe06 	bl	8000dd4 <HAL_GetTick>
 80021c8:	0002      	movs	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b64      	cmp	r3, #100	@ 0x64
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e166      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021d6:	4b96      	ldr	r3, [pc, #600]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	029b      	lsls	r3, r3, #10
 80021de:	4013      	ands	r3, r2
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2202      	movs	r2, #2
 80021e8:	4013      	ands	r3, r2
 80021ea:	d100      	bne.n	80021ee <HAL_RCC_OscConfig+0xfe>
 80021ec:	e086      	b.n	80022fc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021ee:	4b90      	ldr	r3, [pc, #576]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2238      	movs	r2, #56	@ 0x38
 80021f4:	4013      	ands	r3, r2
 80021f6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d12f      	bne.n	800225e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e14c      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220a:	4b89      	ldr	r3, [pc, #548]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	4a8b      	ldr	r2, [pc, #556]	@ (800243c <HAL_RCC_OscConfig+0x34c>)
 8002210:	4013      	ands	r3, r2
 8002212:	0019      	movs	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	021a      	lsls	r2, r3, #8
 800221a:	4b85      	ldr	r3, [pc, #532]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800221c:	430a      	orrs	r2, r1
 800221e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d112      	bne.n	800224c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002226:	4b82      	ldr	r3, [pc, #520]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a85      	ldr	r2, [pc, #532]	@ (8002440 <HAL_RCC_OscConfig+0x350>)
 800222c:	4013      	ands	r3, r2
 800222e:	0019      	movs	r1, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	4b7e      	ldr	r3, [pc, #504]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800223a:	4b7d      	ldr	r3, [pc, #500]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	0adb      	lsrs	r3, r3, #11
 8002240:	2207      	movs	r2, #7
 8002242:	4013      	ands	r3, r2
 8002244:	4a7f      	ldr	r2, [pc, #508]	@ (8002444 <HAL_RCC_OscConfig+0x354>)
 8002246:	40da      	lsrs	r2, r3
 8002248:	4b7f      	ldr	r3, [pc, #508]	@ (8002448 <HAL_RCC_OscConfig+0x358>)
 800224a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800224c:	4b7f      	ldr	r3, [pc, #508]	@ (800244c <HAL_RCC_OscConfig+0x35c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	0018      	movs	r0, r3
 8002252:	f7fe fd63 	bl	8000d1c <HAL_InitTick>
 8002256:	1e03      	subs	r3, r0, #0
 8002258:	d050      	beq.n	80022fc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e122      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d030      	beq.n	80022c8 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002266:	4b72      	ldr	r3, [pc, #456]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a75      	ldr	r2, [pc, #468]	@ (8002440 <HAL_RCC_OscConfig+0x350>)
 800226c:	4013      	ands	r3, r2
 800226e:	0019      	movs	r1, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691a      	ldr	r2, [r3, #16]
 8002274:	4b6e      	ldr	r3, [pc, #440]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002276:	430a      	orrs	r2, r1
 8002278:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800227a:	4b6d      	ldr	r3, [pc, #436]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	4b6c      	ldr	r3, [pc, #432]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002280:	2180      	movs	r1, #128	@ 0x80
 8002282:	0049      	lsls	r1, r1, #1
 8002284:	430a      	orrs	r2, r1
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe fda4 	bl	8000dd4 <HAL_GetTick>
 800228c:	0003      	movs	r3, r0
 800228e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002292:	f7fe fd9f 	bl	8000dd4 <HAL_GetTick>
 8002296:	0002      	movs	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e0ff      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a4:	4b62      	ldr	r3, [pc, #392]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	2380      	movs	r3, #128	@ 0x80
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4013      	ands	r3, r2
 80022ae:	d0f0      	beq.n	8002292 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	4a61      	ldr	r2, [pc, #388]	@ (800243c <HAL_RCC_OscConfig+0x34c>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	021a      	lsls	r2, r3, #8
 80022c0:	4b5b      	ldr	r3, [pc, #364]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	e019      	b.n	80022fc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80022c8:	4b59      	ldr	r3, [pc, #356]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b58      	ldr	r3, [pc, #352]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022ce:	4960      	ldr	r1, [pc, #384]	@ (8002450 <HAL_RCC_OscConfig+0x360>)
 80022d0:	400a      	ands	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d4:	f7fe fd7e 	bl	8000dd4 <HAL_GetTick>
 80022d8:	0003      	movs	r3, r0
 80022da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80022de:	f7fe fd79 	bl	8000dd4 <HAL_GetTick>
 80022e2:	0002      	movs	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e0d9      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	2380      	movs	r3, #128	@ 0x80
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	4013      	ands	r3, r2
 80022fa:	d1f0      	bne.n	80022de <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2208      	movs	r2, #8
 8002302:	4013      	ands	r3, r2
 8002304:	d042      	beq.n	800238c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002306:	4b4a      	ldr	r3, [pc, #296]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2238      	movs	r2, #56	@ 0x38
 800230c:	4013      	ands	r3, r2
 800230e:	2b18      	cmp	r3, #24
 8002310:	d105      	bne.n	800231e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d138      	bne.n	800238c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e0c2      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d019      	beq.n	800235a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002326:	4b42      	ldr	r3, [pc, #264]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002328:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800232a:	4b41      	ldr	r3, [pc, #260]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800232c:	2101      	movs	r1, #1
 800232e:	430a      	orrs	r2, r1
 8002330:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002332:	f7fe fd4f 	bl	8000dd4 <HAL_GetTick>
 8002336:	0003      	movs	r3, r0
 8002338:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800233c:	f7fe fd4a 	bl	8000dd4 <HAL_GetTick>
 8002340:	0002      	movs	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e0aa      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800234e:	4b38      	ldr	r3, [pc, #224]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002352:	2202      	movs	r2, #2
 8002354:	4013      	ands	r3, r2
 8002356:	d0f1      	beq.n	800233c <HAL_RCC_OscConfig+0x24c>
 8002358:	e018      	b.n	800238c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800235a:	4b35      	ldr	r3, [pc, #212]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 800235c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800235e:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002360:	2101      	movs	r1, #1
 8002362:	438a      	bics	r2, r1
 8002364:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002366:	f7fe fd35 	bl	8000dd4 <HAL_GetTick>
 800236a:	0003      	movs	r3, r0
 800236c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002370:	f7fe fd30 	bl	8000dd4 <HAL_GetTick>
 8002374:	0002      	movs	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e090      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002382:	4b2b      	ldr	r3, [pc, #172]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002386:	2202      	movs	r2, #2
 8002388:	4013      	ands	r3, r2
 800238a:	d1f1      	bne.n	8002370 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2204      	movs	r2, #4
 8002392:	4013      	ands	r3, r2
 8002394:	d100      	bne.n	8002398 <HAL_RCC_OscConfig+0x2a8>
 8002396:	e084      	b.n	80024a2 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002398:	230f      	movs	r3, #15
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	2200      	movs	r2, #0
 800239e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80023a0:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2238      	movs	r2, #56	@ 0x38
 80023a6:	4013      	ands	r3, r2
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d000      	beq.n	80023b6 <HAL_RCC_OscConfig+0x2c6>
 80023b4:	e075      	b.n	80024a2 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e074      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d106      	bne.n	80023d0 <HAL_RCC_OscConfig+0x2e0>
 80023c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023c8:	2101      	movs	r1, #1
 80023ca:	430a      	orrs	r2, r1
 80023cc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023ce:	e01c      	b.n	800240a <HAL_RCC_OscConfig+0x31a>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2b05      	cmp	r3, #5
 80023d6:	d10c      	bne.n	80023f2 <HAL_RCC_OscConfig+0x302>
 80023d8:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023dc:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023de:	2104      	movs	r1, #4
 80023e0:	430a      	orrs	r2, r1
 80023e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023e8:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023ea:	2101      	movs	r1, #1
 80023ec:	430a      	orrs	r2, r1
 80023ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023f0:	e00b      	b.n	800240a <HAL_RCC_OscConfig+0x31a>
 80023f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 80023f8:	2101      	movs	r1, #1
 80023fa:	438a      	bics	r2, r1
 80023fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002400:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002402:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <HAL_RCC_OscConfig+0x340>)
 8002404:	2104      	movs	r1, #4
 8002406:	438a      	bics	r2, r1
 8002408:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d028      	beq.n	8002464 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002412:	f7fe fcdf 	bl	8000dd4 <HAL_GetTick>
 8002416:	0003      	movs	r3, r0
 8002418:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800241a:	e01d      	b.n	8002458 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800241c:	f7fe fcda 	bl	8000dd4 <HAL_GetTick>
 8002420:	0002      	movs	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	4a0b      	ldr	r2, [pc, #44]	@ (8002454 <HAL_RCC_OscConfig+0x364>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d915      	bls.n	8002458 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e039      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
 8002430:	40021000 	.word	0x40021000
 8002434:	fffeffff 	.word	0xfffeffff
 8002438:	fffbffff 	.word	0xfffbffff
 800243c:	ffff80ff 	.word	0xffff80ff
 8002440:	ffffc7ff 	.word	0xffffc7ff
 8002444:	02dc6c00 	.word	0x02dc6c00
 8002448:	20000000 	.word	0x20000000
 800244c:	20000004 	.word	0x20000004
 8002450:	fffffeff 	.word	0xfffffeff
 8002454:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002458:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <HAL_RCC_OscConfig+0x3bc>)
 800245a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245c:	2202      	movs	r2, #2
 800245e:	4013      	ands	r3, r2
 8002460:	d0dc      	beq.n	800241c <HAL_RCC_OscConfig+0x32c>
 8002462:	e013      	b.n	800248c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002464:	f7fe fcb6 	bl	8000dd4 <HAL_GetTick>
 8002468:	0003      	movs	r3, r0
 800246a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800246c:	e009      	b.n	8002482 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246e:	f7fe fcb1 	bl	8000dd4 <HAL_GetTick>
 8002472:	0002      	movs	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	4a0d      	ldr	r2, [pc, #52]	@ (80024b0 <HAL_RCC_OscConfig+0x3c0>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e010      	b.n	80024a4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002482:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <HAL_RCC_OscConfig+0x3bc>)
 8002484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002486:	2202      	movs	r2, #2
 8002488:	4013      	ands	r3, r2
 800248a:	d1f0      	bne.n	800246e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800248c:	230f      	movs	r3, #15
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d105      	bne.n	80024a2 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002496:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <HAL_RCC_OscConfig+0x3bc>)
 8002498:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800249a:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <HAL_RCC_OscConfig+0x3bc>)
 800249c:	4905      	ldr	r1, [pc, #20]	@ (80024b4 <HAL_RCC_OscConfig+0x3c4>)
 800249e:	400a      	ands	r2, r1
 80024a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b006      	add	sp, #24
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000
 80024b0:	00001388 	.word	0x00001388
 80024b4:	efffffff 	.word	0xefffffff

080024b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0df      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024cc:	4b71      	ldr	r3, [pc, #452]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2207      	movs	r2, #7
 80024d2:	4013      	ands	r3, r2
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d91e      	bls.n	8002518 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b6e      	ldr	r3, [pc, #440]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2207      	movs	r2, #7
 80024e0:	4393      	bics	r3, r2
 80024e2:	0019      	movs	r1, r3
 80024e4:	4b6b      	ldr	r3, [pc, #428]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024ec:	f7fe fc72 	bl	8000dd4 <HAL_GetTick>
 80024f0:	0003      	movs	r3, r0
 80024f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024f4:	e009      	b.n	800250a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024f6:	f7fe fc6d 	bl	8000dd4 <HAL_GetTick>
 80024fa:	0002      	movs	r2, r0
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	4a65      	ldr	r2, [pc, #404]	@ (8002698 <HAL_RCC_ClockConfig+0x1e0>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d901      	bls.n	800250a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e0c0      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800250a:	4b62      	ldr	r3, [pc, #392]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2207      	movs	r2, #7
 8002510:	4013      	ands	r3, r2
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d1ee      	bne.n	80024f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2202      	movs	r2, #2
 800251e:	4013      	ands	r3, r2
 8002520:	d017      	beq.n	8002552 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2204      	movs	r2, #4
 8002528:	4013      	ands	r3, r2
 800252a:	d008      	beq.n	800253e <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800252c:	4b5b      	ldr	r3, [pc, #364]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4a5b      	ldr	r2, [pc, #364]	@ (80026a0 <HAL_RCC_ClockConfig+0x1e8>)
 8002532:	401a      	ands	r2, r3
 8002534:	4b59      	ldr	r3, [pc, #356]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 8002536:	21b0      	movs	r1, #176	@ 0xb0
 8002538:	0109      	lsls	r1, r1, #4
 800253a:	430a      	orrs	r2, r1
 800253c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800253e:	4b57      	ldr	r3, [pc, #348]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	4a58      	ldr	r2, [pc, #352]	@ (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002544:	4013      	ands	r3, r2
 8002546:	0019      	movs	r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	4b53      	ldr	r3, [pc, #332]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 800254e:	430a      	orrs	r2, r1
 8002550:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2201      	movs	r2, #1
 8002558:	4013      	ands	r3, r2
 800255a:	d04b      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d107      	bne.n	8002574 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002564:	4b4d      	ldr	r3, [pc, #308]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	2380      	movs	r3, #128	@ 0x80
 800256a:	029b      	lsls	r3, r3, #10
 800256c:	4013      	ands	r3, r2
 800256e:	d11f      	bne.n	80025b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e08b      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d107      	bne.n	800258c <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257c:	4b47      	ldr	r3, [pc, #284]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	2380      	movs	r3, #128	@ 0x80
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4013      	ands	r3, r2
 8002586:	d113      	bne.n	80025b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e07f      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b03      	cmp	r3, #3
 8002592:	d106      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002594:	4b41      	ldr	r3, [pc, #260]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 8002596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002598:	2202      	movs	r2, #2
 800259a:	4013      	ands	r3, r2
 800259c:	d108      	bne.n	80025b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e074      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80025a2:	4b3e      	ldr	r3, [pc, #248]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 80025a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a6:	2202      	movs	r2, #2
 80025a8:	4013      	ands	r3, r2
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e06d      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025b0:	4b3a      	ldr	r3, [pc, #232]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2207      	movs	r2, #7
 80025b6:	4393      	bics	r3, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	4b37      	ldr	r3, [pc, #220]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 80025c0:	430a      	orrs	r2, r1
 80025c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025c4:	f7fe fc06 	bl	8000dd4 <HAL_GetTick>
 80025c8:	0003      	movs	r3, r0
 80025ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025cc:	e009      	b.n	80025e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025ce:	f7fe fc01 	bl	8000dd4 <HAL_GetTick>
 80025d2:	0002      	movs	r2, r0
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002698 <HAL_RCC_ClockConfig+0x1e0>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e054      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e2:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2238      	movs	r2, #56	@ 0x38
 80025e8:	401a      	ands	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d1ec      	bne.n	80025ce <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025f4:	4b27      	ldr	r3, [pc, #156]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2207      	movs	r2, #7
 80025fa:	4013      	ands	r3, r2
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d21e      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002602:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2207      	movs	r2, #7
 8002608:	4393      	bics	r3, r2
 800260a:	0019      	movs	r1, r3
 800260c:	4b21      	ldr	r3, [pc, #132]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002614:	f7fe fbde 	bl	8000dd4 <HAL_GetTick>
 8002618:	0003      	movs	r3, r0
 800261a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800261c:	e009      	b.n	8002632 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800261e:	f7fe fbd9 	bl	8000dd4 <HAL_GetTick>
 8002622:	0002      	movs	r2, r0
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	4a1b      	ldr	r2, [pc, #108]	@ (8002698 <HAL_RCC_ClockConfig+0x1e0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e02c      	b.n	800268c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002632:	4b18      	ldr	r3, [pc, #96]	@ (8002694 <HAL_RCC_ClockConfig+0x1dc>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2207      	movs	r2, #7
 8002638:	4013      	ands	r3, r2
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d1ee      	bne.n	800261e <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2204      	movs	r2, #4
 8002646:	4013      	ands	r3, r2
 8002648:	d009      	beq.n	800265e <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800264a:	4b14      	ldr	r3, [pc, #80]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	4a16      	ldr	r2, [pc, #88]	@ (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002650:	4013      	ands	r3, r2
 8002652:	0019      	movs	r1, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691a      	ldr	r2, [r3, #16]
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 800265a:	430a      	orrs	r2, r1
 800265c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800265e:	f000 f82b 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8002662:	0001      	movs	r1, r0
 8002664:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <HAL_RCC_ClockConfig+0x1e4>)
 8002666:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002668:	0a1b      	lsrs	r3, r3, #8
 800266a:	220f      	movs	r2, #15
 800266c:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800266e:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_RCC_ClockConfig+0x1f4>)
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002674:	221f      	movs	r2, #31
 8002676:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002678:	000a      	movs	r2, r1
 800267a:	40da      	lsrs	r2, r3
 800267c:	4b0c      	ldr	r3, [pc, #48]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f8>)
 800267e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002680:	4b0c      	ldr	r3, [pc, #48]	@ (80026b4 <HAL_RCC_ClockConfig+0x1fc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	0018      	movs	r0, r3
 8002686:	f7fe fb49 	bl	8000d1c <HAL_InitTick>
 800268a:	0003      	movs	r3, r0
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b004      	add	sp, #16
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40022000 	.word	0x40022000
 8002698:	00001388 	.word	0x00001388
 800269c:	40021000 	.word	0x40021000
 80026a0:	ffff84ff 	.word	0xffff84ff
 80026a4:	fffff0ff 	.word	0xfffff0ff
 80026a8:	ffff8fff 	.word	0xffff8fff
 80026ac:	08003e08 	.word	0x08003e08
 80026b0:	20000000 	.word	0x20000000
 80026b4:	20000004 	.word	0x20000004

080026b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026be:	4b1c      	ldr	r3, [pc, #112]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x78>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2238      	movs	r2, #56	@ 0x38
 80026c4:	4013      	ands	r3, r2
 80026c6:	d10f      	bne.n	80026e8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026c8:	4b19      	ldr	r3, [pc, #100]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x78>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	0adb      	lsrs	r3, r3, #11
 80026ce:	2207      	movs	r2, #7
 80026d0:	4013      	ands	r3, r2
 80026d2:	2201      	movs	r2, #1
 80026d4:	409a      	lsls	r2, r3
 80026d6:	0013      	movs	r3, r2
 80026d8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026da:	6839      	ldr	r1, [r7, #0]
 80026dc:	4815      	ldr	r0, [pc, #84]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x7c>)
 80026de:	f7fd fd13 	bl	8000108 <__udivsi3>
 80026e2:	0003      	movs	r3, r0
 80026e4:	607b      	str	r3, [r7, #4]
 80026e6:	e01e      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026e8:	4b11      	ldr	r3, [pc, #68]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x78>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2238      	movs	r2, #56	@ 0x38
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d102      	bne.n	80026fa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026f4:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <HAL_RCC_GetSysClockFreq+0x80>)
 80026f6:	607b      	str	r3, [r7, #4]
 80026f8:	e015      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80026fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x78>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	2238      	movs	r2, #56	@ 0x38
 8002700:	4013      	ands	r3, r2
 8002702:	2b20      	cmp	r3, #32
 8002704:	d103      	bne.n	800270e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002706:	2380      	movs	r3, #128	@ 0x80
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	607b      	str	r3, [r7, #4]
 800270c:	e00b      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800270e:	4b08      	ldr	r3, [pc, #32]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x78>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2238      	movs	r2, #56	@ 0x38
 8002714:	4013      	ands	r3, r2
 8002716:	2b18      	cmp	r3, #24
 8002718:	d103      	bne.n	8002722 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800271a:	23fa      	movs	r3, #250	@ 0xfa
 800271c:	01db      	lsls	r3, r3, #7
 800271e:	607b      	str	r3, [r7, #4]
 8002720:	e001      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002726:	687b      	ldr	r3, [r7, #4]
}
 8002728:	0018      	movs	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	b002      	add	sp, #8
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40021000 	.word	0x40021000
 8002734:	02dc6c00 	.word	0x02dc6c00
 8002738:	007a1200 	.word	0x007a1200

0800273c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002744:	2313      	movs	r3, #19
 8002746:	18fb      	adds	r3, r7, r3
 8002748:	2200      	movs	r2, #0
 800274a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800274c:	2312      	movs	r3, #18
 800274e:	18fb      	adds	r3, r7, r3
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2240      	movs	r2, #64	@ 0x40
 800275a:	4013      	ands	r3, r2
 800275c:	d100      	bne.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x24>
 800275e:	e079      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002760:	2011      	movs	r0, #17
 8002762:	183b      	adds	r3, r7, r0
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002768:	4b63      	ldr	r3, [pc, #396]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800276a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800276c:	2380      	movs	r3, #128	@ 0x80
 800276e:	055b      	lsls	r3, r3, #21
 8002770:	4013      	ands	r3, r2
 8002772:	d110      	bne.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002774:	4b60      	ldr	r3, [pc, #384]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002776:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002778:	4b5f      	ldr	r3, [pc, #380]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800277a:	2180      	movs	r1, #128	@ 0x80
 800277c:	0549      	lsls	r1, r1, #21
 800277e:	430a      	orrs	r2, r1
 8002780:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002782:	4b5d      	ldr	r3, [pc, #372]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002784:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002786:	2380      	movs	r3, #128	@ 0x80
 8002788:	055b      	lsls	r3, r3, #21
 800278a:	4013      	ands	r3, r2
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002790:	183b      	adds	r3, r7, r0
 8002792:	2201      	movs	r2, #1
 8002794:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002796:	4b58      	ldr	r3, [pc, #352]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002798:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800279a:	23c0      	movs	r3, #192	@ 0xc0
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4013      	ands	r3, r2
 80027a0:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d019      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d014      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80027b2:	4b51      	ldr	r3, [pc, #324]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b6:	4a51      	ldr	r2, [pc, #324]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027bc:	4b4e      	ldr	r3, [pc, #312]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027c0:	4b4d      	ldr	r3, [pc, #308]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027c2:	2180      	movs	r1, #128	@ 0x80
 80027c4:	0249      	lsls	r1, r1, #9
 80027c6:	430a      	orrs	r2, r1
 80027c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027ca:	4b4b      	ldr	r3, [pc, #300]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027ce:	4b4a      	ldr	r3, [pc, #296]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027d0:	494b      	ldr	r1, [pc, #300]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80027d2:	400a      	ands	r2, r1
 80027d4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80027d6:	4b48      	ldr	r3, [pc, #288]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	2201      	movs	r2, #1
 80027e0:	4013      	ands	r3, r2
 80027e2:	d016      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e4:	f7fe faf6 	bl	8000dd4 <HAL_GetTick>
 80027e8:	0003      	movs	r3, r0
 80027ea:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80027ec:	e00c      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7fe faf1 	bl	8000dd4 <HAL_GetTick>
 80027f2:	0002      	movs	r2, r0
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	4a42      	ldr	r2, [pc, #264]	@ (8002904 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d904      	bls.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80027fe:	2313      	movs	r3, #19
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2203      	movs	r2, #3
 8002804:	701a      	strb	r2, [r3, #0]
          break;
 8002806:	e004      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002808:	4b3b      	ldr	r3, [pc, #236]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800280a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280c:	2202      	movs	r2, #2
 800280e:	4013      	ands	r3, r2
 8002810:	d0ed      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002812:	2313      	movs	r3, #19
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d10a      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800281c:	4b36      	ldr	r3, [pc, #216]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800281e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002820:	4a36      	ldr	r2, [pc, #216]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002822:	4013      	ands	r3, r2
 8002824:	0019      	movs	r1, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	699a      	ldr	r2, [r3, #24]
 800282a:	4b33      	ldr	r3, [pc, #204]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800282c:	430a      	orrs	r2, r1
 800282e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002830:	e005      	b.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002832:	2312      	movs	r3, #18
 8002834:	18fb      	adds	r3, r7, r3
 8002836:	2213      	movs	r2, #19
 8002838:	18ba      	adds	r2, r7, r2
 800283a:	7812      	ldrb	r2, [r2, #0]
 800283c:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800283e:	2311      	movs	r3, #17
 8002840:	18fb      	adds	r3, r7, r3
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d105      	bne.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002848:	4b2b      	ldr	r3, [pc, #172]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800284a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800284c:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800284e:	492e      	ldr	r1, [pc, #184]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002850:	400a      	ands	r2, r1
 8002852:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2201      	movs	r2, #1
 800285a:	4013      	ands	r3, r2
 800285c:	d009      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800285e:	4b26      	ldr	r3, [pc, #152]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002862:	2203      	movs	r2, #3
 8002864:	4393      	bics	r3, r2
 8002866:	0019      	movs	r1, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	4b22      	ldr	r3, [pc, #136]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800286e:	430a      	orrs	r2, r1
 8002870:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2202      	movs	r2, #2
 8002878:	4013      	ands	r3, r2
 800287a:	d009      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800287c:	4b1e      	ldr	r3, [pc, #120]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800287e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002880:	4a22      	ldr	r2, [pc, #136]	@ (800290c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002882:	4013      	ands	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	4b1b      	ldr	r3, [pc, #108]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800288c:	430a      	orrs	r2, r1
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2220      	movs	r2, #32
 8002896:	4013      	ands	r3, r2
 8002898:	d008      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800289a:	4b17      	ldr	r3, [pc, #92]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800289c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	0899      	lsrs	r1, r3, #2
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695a      	ldr	r2, [r3, #20]
 80028a6:	4b14      	ldr	r3, [pc, #80]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028a8:	430a      	orrs	r2, r1
 80028aa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2204      	movs	r2, #4
 80028b2:	4013      	ands	r3, r2
 80028b4:	d009      	beq.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80028b6:	4b10      	ldr	r3, [pc, #64]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	4a15      	ldr	r2, [pc, #84]	@ (8002910 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028bc:	4013      	ands	r3, r2
 80028be:	0019      	movs	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028c6:	430a      	orrs	r2, r1
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2280      	movs	r2, #128	@ 0x80
 80028d0:	4013      	ands	r3, r2
 80028d2:	d009      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80028d4:	4b08      	ldr	r3, [pc, #32]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	22e0      	movs	r2, #224	@ 0xe0
 80028da:	4393      	bics	r3, r2
 80028dc:	0019      	movs	r1, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
  }
  return status;
 80028e8:	2312      	movs	r3, #18
 80028ea:	18fb      	adds	r3, r7, r3
 80028ec:	781b      	ldrb	r3, [r3, #0]
}
 80028ee:	0018      	movs	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	b006      	add	sp, #24
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	40021000 	.word	0x40021000
 80028fc:	fffffcff 	.word	0xfffffcff
 8002900:	fffeffff 	.word	0xfffeffff
 8002904:	00001388 	.word	0x00001388
 8002908:	efffffff 	.word	0xefffffff
 800290c:	ffffcfff 	.word	0xffffcfff
 8002910:	ffff3fff 	.word	0xffff3fff

08002914 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e04a      	b.n	80029bc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	223d      	movs	r2, #61	@ 0x3d
 800292a:	5c9b      	ldrb	r3, [r3, r2]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d107      	bne.n	8002942 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	223c      	movs	r2, #60	@ 0x3c
 8002936:	2100      	movs	r1, #0
 8002938:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	0018      	movs	r0, r3
 800293e:	f7fe f8c9 	bl	8000ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	223d      	movs	r2, #61	@ 0x3d
 8002946:	2102      	movs	r1, #2
 8002948:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3304      	adds	r3, #4
 8002952:	0019      	movs	r1, r3
 8002954:	0010      	movs	r0, r2
 8002956:	f000 fd3d 	bl	80033d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2248      	movs	r2, #72	@ 0x48
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	223e      	movs	r2, #62	@ 0x3e
 8002966:	2101      	movs	r1, #1
 8002968:	5499      	strb	r1, [r3, r2]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	223f      	movs	r2, #63	@ 0x3f
 800296e:	2101      	movs	r1, #1
 8002970:	5499      	strb	r1, [r3, r2]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2240      	movs	r2, #64	@ 0x40
 8002976:	2101      	movs	r1, #1
 8002978:	5499      	strb	r1, [r3, r2]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2241      	movs	r2, #65	@ 0x41
 800297e:	2101      	movs	r1, #1
 8002980:	5499      	strb	r1, [r3, r2]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2242      	movs	r2, #66	@ 0x42
 8002986:	2101      	movs	r1, #1
 8002988:	5499      	strb	r1, [r3, r2]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2243      	movs	r2, #67	@ 0x43
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2244      	movs	r2, #68	@ 0x44
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2245      	movs	r2, #69	@ 0x45
 800299e:	2101      	movs	r1, #1
 80029a0:	5499      	strb	r1, [r3, r2]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2246      	movs	r2, #70	@ 0x46
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2247      	movs	r2, #71	@ 0x47
 80029ae:	2101      	movs	r1, #1
 80029b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	223d      	movs	r2, #61	@ 0x3d
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	0018      	movs	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e04a      	b.n	8002a6c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	223d      	movs	r2, #61	@ 0x3d
 80029da:	5c9b      	ldrb	r3, [r3, r2]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d107      	bne.n	80029f2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	223c      	movs	r2, #60	@ 0x3c
 80029e6:	2100      	movs	r1, #0
 80029e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	0018      	movs	r0, r3
 80029ee:	f000 f841 	bl	8002a74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	223d      	movs	r2, #61	@ 0x3d
 80029f6:	2102      	movs	r1, #2
 80029f8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3304      	adds	r3, #4
 8002a02:	0019      	movs	r1, r3
 8002a04:	0010      	movs	r0, r2
 8002a06:	f000 fce5 	bl	80033d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2248      	movs	r2, #72	@ 0x48
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	223e      	movs	r2, #62	@ 0x3e
 8002a16:	2101      	movs	r1, #1
 8002a18:	5499      	strb	r1, [r3, r2]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	223f      	movs	r2, #63	@ 0x3f
 8002a1e:	2101      	movs	r1, #1
 8002a20:	5499      	strb	r1, [r3, r2]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2240      	movs	r2, #64	@ 0x40
 8002a26:	2101      	movs	r1, #1
 8002a28:	5499      	strb	r1, [r3, r2]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2241      	movs	r2, #65	@ 0x41
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2242      	movs	r2, #66	@ 0x42
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2243      	movs	r2, #67	@ 0x43
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2244      	movs	r2, #68	@ 0x44
 8002a46:	2101      	movs	r1, #1
 8002a48:	5499      	strb	r1, [r3, r2]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2245      	movs	r2, #69	@ 0x45
 8002a4e:	2101      	movs	r1, #1
 8002a50:	5499      	strb	r1, [r3, r2]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2246      	movs	r2, #70	@ 0x46
 8002a56:	2101      	movs	r1, #1
 8002a58:	5499      	strb	r1, [r3, r2]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2247      	movs	r2, #71	@ 0x47
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	223d      	movs	r2, #61	@ 0x3d
 8002a66:	2101      	movs	r1, #1
 8002a68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	b002      	add	sp, #8
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a7c:	46c0      	nop			@ (mov r8, r8)
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b002      	add	sp, #8
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
 8002a90:	001a      	movs	r2, r3
 8002a92:	1cbb      	adds	r3, r7, #2
 8002a94:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a96:	2317      	movs	r3, #23
 8002a98:	18fb      	adds	r3, r7, r3
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <HAL_TIM_PWM_Start_DMA+0x32>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	223e      	movs	r2, #62	@ 0x3e
 8002aa8:	5c9b      	ldrb	r3, [r3, r2]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	3b02      	subs	r3, #2
 8002aae:	425a      	negs	r2, r3
 8002ab0:	4153      	adcs	r3, r2
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	e037      	b.n	8002b26 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2b04      	cmp	r3, #4
 8002aba:	d108      	bne.n	8002ace <HAL_TIM_PWM_Start_DMA+0x4a>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	223f      	movs	r2, #63	@ 0x3f
 8002ac0:	5c9b      	ldrb	r3, [r3, r2]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	3b02      	subs	r3, #2
 8002ac6:	425a      	negs	r2, r3
 8002ac8:	4153      	adcs	r3, r2
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	e02b      	b.n	8002b26 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d108      	bne.n	8002ae6 <HAL_TIM_PWM_Start_DMA+0x62>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2240      	movs	r2, #64	@ 0x40
 8002ad8:	5c9b      	ldrb	r3, [r3, r2]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	3b02      	subs	r3, #2
 8002ade:	425a      	negs	r2, r3
 8002ae0:	4153      	adcs	r3, r2
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	e01f      	b.n	8002b26 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b0c      	cmp	r3, #12
 8002aea:	d108      	bne.n	8002afe <HAL_TIM_PWM_Start_DMA+0x7a>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2241      	movs	r2, #65	@ 0x41
 8002af0:	5c9b      	ldrb	r3, [r3, r2]
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	3b02      	subs	r3, #2
 8002af6:	425a      	negs	r2, r3
 8002af8:	4153      	adcs	r3, r2
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	e013      	b.n	8002b26 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2b10      	cmp	r3, #16
 8002b02:	d108      	bne.n	8002b16 <HAL_TIM_PWM_Start_DMA+0x92>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2242      	movs	r2, #66	@ 0x42
 8002b08:	5c9b      	ldrb	r3, [r3, r2]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	3b02      	subs	r3, #2
 8002b0e:	425a      	negs	r2, r3
 8002b10:	4153      	adcs	r3, r2
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	e007      	b.n	8002b26 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2243      	movs	r2, #67	@ 0x43
 8002b1a:	5c9b      	ldrb	r3, [r3, r2]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	3b02      	subs	r3, #2
 8002b20:	425a      	negs	r2, r3
 8002b22:	4153      	adcs	r3, r2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e183      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d108      	bne.n	8002b46 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	223e      	movs	r2, #62	@ 0x3e
 8002b38:	5c9b      	ldrb	r3, [r3, r2]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	425a      	negs	r2, r3
 8002b40:	4153      	adcs	r3, r2
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	e037      	b.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d108      	bne.n	8002b5e <HAL_TIM_PWM_Start_DMA+0xda>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	223f      	movs	r2, #63	@ 0x3f
 8002b50:	5c9b      	ldrb	r3, [r3, r2]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	425a      	negs	r2, r3
 8002b58:	4153      	adcs	r3, r2
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	e02b      	b.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d108      	bne.n	8002b76 <HAL_TIM_PWM_Start_DMA+0xf2>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	5c9b      	ldrb	r3, [r3, r2]
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	425a      	negs	r2, r3
 8002b70:	4153      	adcs	r3, r2
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	e01f      	b.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	2b0c      	cmp	r3, #12
 8002b7a:	d108      	bne.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x10a>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2241      	movs	r2, #65	@ 0x41
 8002b80:	5c9b      	ldrb	r3, [r3, r2]
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	3b01      	subs	r3, #1
 8002b86:	425a      	negs	r2, r3
 8002b88:	4153      	adcs	r3, r2
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	e013      	b.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d108      	bne.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x122>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2242      	movs	r2, #66	@ 0x42
 8002b98:	5c9b      	ldrb	r3, [r3, r2]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	425a      	negs	r2, r3
 8002ba0:	4153      	adcs	r3, r2
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	e007      	b.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x132>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2243      	movs	r2, #67	@ 0x43
 8002baa:	5c9b      	ldrb	r3, [r3, r2]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	425a      	negs	r2, r3
 8002bb2:	4153      	adcs	r3, r2
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d035      	beq.n	8002c26 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_TIM_PWM_Start_DMA+0x144>
 8002bc0:	1cbb      	adds	r3, r7, #2
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e134      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d104      	bne.n	8002bdc <HAL_TIM_PWM_Start_DMA+0x158>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	223e      	movs	r2, #62	@ 0x3e
 8002bd6:	2102      	movs	r1, #2
 8002bd8:	5499      	strb	r1, [r3, r2]
 8002bda:	e026      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d104      	bne.n	8002bec <HAL_TIM_PWM_Start_DMA+0x168>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	223f      	movs	r2, #63	@ 0x3f
 8002be6:	2102      	movs	r1, #2
 8002be8:	5499      	strb	r1, [r3, r2]
 8002bea:	e01e      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d104      	bne.n	8002bfc <HAL_TIM_PWM_Start_DMA+0x178>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2240      	movs	r2, #64	@ 0x40
 8002bf6:	2102      	movs	r1, #2
 8002bf8:	5499      	strb	r1, [r3, r2]
 8002bfa:	e016      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2b0c      	cmp	r3, #12
 8002c00:	d104      	bne.n	8002c0c <HAL_TIM_PWM_Start_DMA+0x188>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2241      	movs	r2, #65	@ 0x41
 8002c06:	2102      	movs	r1, #2
 8002c08:	5499      	strb	r1, [r3, r2]
 8002c0a:	e00e      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b10      	cmp	r3, #16
 8002c10:	d104      	bne.n	8002c1c <HAL_TIM_PWM_Start_DMA+0x198>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2242      	movs	r2, #66	@ 0x42
 8002c16:	2102      	movs	r1, #2
 8002c18:	5499      	strb	r1, [r3, r2]
 8002c1a:	e006      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2243      	movs	r2, #67	@ 0x43
 8002c20:	2102      	movs	r1, #2
 8002c22:	5499      	strb	r1, [r3, r2]
 8002c24:	e001      	b.n	8002c2a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e105      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	d100      	bne.n	8002c32 <HAL_TIM_PWM_Start_DMA+0x1ae>
 8002c30:	e080      	b.n	8002d34 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b0c      	cmp	r3, #12
 8002c36:	d900      	bls.n	8002c3a <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002c38:	e0a1      	b.n	8002d7e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	2b08      	cmp	r3, #8
 8002c3e:	d054      	beq.n	8002cea <HAL_TIM_PWM_Start_DMA+0x266>
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d900      	bls.n	8002c48 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8002c46:	e09a      	b.n	8002d7e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_TIM_PWM_Start_DMA+0x1d2>
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d025      	beq.n	8002ca0 <HAL_TIM_PWM_Start_DMA+0x21c>
 8002c54:	e093      	b.n	8002d7e <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	4a79      	ldr	r2, [pc, #484]	@ (8002e40 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c62:	4a78      	ldr	r2, [pc, #480]	@ (8002e44 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002c64:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6a:	4a77      	ldr	r2, [pc, #476]	@ (8002e48 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002c6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3334      	adds	r3, #52	@ 0x34
 8002c7a:	001a      	movs	r2, r3
 8002c7c:	1cbb      	adds	r3, r7, #2
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	f7fe fec4 	bl	8001a0c <HAL_DMA_Start_IT>
 8002c84:	1e03      	subs	r3, r0, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0d4      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2180      	movs	r1, #128	@ 0x80
 8002c98:	0089      	lsls	r1, r1, #2
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	60da      	str	r2, [r3, #12]
      break;
 8002c9e:	e073      	b.n	8002d88 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	4a66      	ldr	r2, [pc, #408]	@ (8002e40 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002ca6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	4a65      	ldr	r2, [pc, #404]	@ (8002e44 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb4:	4a64      	ldr	r2, [pc, #400]	@ (8002e48 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002cb6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	3338      	adds	r3, #56	@ 0x38
 8002cc4:	001a      	movs	r2, r3
 8002cc6:	1cbb      	adds	r3, r7, #2
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	f7fe fe9f 	bl	8001a0c <HAL_DMA_Start_IT>
 8002cce:	1e03      	subs	r3, r0, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e0af      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	00c9      	lsls	r1, r1, #3
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	60da      	str	r2, [r3, #12]
      break;
 8002ce8:	e04e      	b.n	8002d88 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cee:	4a54      	ldr	r2, [pc, #336]	@ (8002e40 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	4a53      	ldr	r2, [pc, #332]	@ (8002e44 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002cf8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfe:	4a52      	ldr	r2, [pc, #328]	@ (8002e48 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002d00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	333c      	adds	r3, #60	@ 0x3c
 8002d0e:	001a      	movs	r2, r3
 8002d10:	1cbb      	adds	r3, r7, #2
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	f7fe fe7a 	bl	8001a0c <HAL_DMA_Start_IT>
 8002d18:	1e03      	subs	r3, r0, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e08a      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2180      	movs	r1, #128	@ 0x80
 8002d2c:	0109      	lsls	r1, r1, #4
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	60da      	str	r2, [r3, #12]
      break;
 8002d32:	e029      	b.n	8002d88 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d38:	4a41      	ldr	r2, [pc, #260]	@ (8002e40 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d40:	4a40      	ldr	r2, [pc, #256]	@ (8002e44 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002d42:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d48:	4a3f      	ldr	r2, [pc, #252]	@ (8002e48 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002d4a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	3340      	adds	r3, #64	@ 0x40
 8002d58:	001a      	movs	r2, r3
 8002d5a:	1cbb      	adds	r3, r7, #2
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	f7fe fe55 	bl	8001a0c <HAL_DMA_Start_IT>
 8002d62:	1e03      	subs	r3, r0, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e065      	b.n	8002e36 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2180      	movs	r1, #128	@ 0x80
 8002d76:	0149      	lsls	r1, r1, #5
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	60da      	str	r2, [r3, #12]
      break;
 8002d7c:	e004      	b.n	8002d88 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8002d7e:	2317      	movs	r3, #23
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	2201      	movs	r2, #1
 8002d84:	701a      	strb	r2, [r3, #0]
      break;
 8002d86:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002d88:	2317      	movs	r3, #23
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d14e      	bne.n	8002e30 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68b9      	ldr	r1, [r7, #8]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 fec4 	bl	8003b28 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a29      	ldr	r2, [pc, #164]	@ (8002e4c <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d009      	beq.n	8002dbe <HAL_TIM_PWM_Start_DMA+0x33a>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a28      	ldr	r2, [pc, #160]	@ (8002e50 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d004      	beq.n	8002dbe <HAL_TIM_PWM_Start_DMA+0x33a>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a26      	ldr	r2, [pc, #152]	@ (8002e54 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d101      	bne.n	8002dc2 <HAL_TIM_PWM_Start_DMA+0x33e>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <HAL_TIM_PWM_Start_DMA+0x340>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2180      	movs	r1, #128	@ 0x80
 8002dd4:	0209      	lsls	r1, r1, #8
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a1b      	ldr	r2, [pc, #108]	@ (8002e4c <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d004      	beq.n	8002dee <HAL_TIM_PWM_Start_DMA+0x36a>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1b      	ldr	r2, [pc, #108]	@ (8002e58 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d116      	bne.n	8002e1c <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	4a19      	ldr	r2, [pc, #100]	@ (8002e5c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8002df6:	4013      	ands	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	2b06      	cmp	r3, #6
 8002dfe:	d016      	beq.n	8002e2e <HAL_TIM_PWM_Start_DMA+0x3aa>
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	025b      	lsls	r3, r3, #9
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d011      	beq.n	8002e2e <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2101      	movs	r1, #1
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e1a:	e008      	b.n	8002e2e <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2101      	movs	r1, #1
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	e000      	b.n	8002e30 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2e:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8002e30:	2317      	movs	r3, #23
 8002e32:	18fb      	adds	r3, r7, r3
 8002e34:	781b      	ldrb	r3, [r3, #0]
}
 8002e36:	0018      	movs	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	b006      	add	sp, #24
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	46c0      	nop			@ (mov r8, r8)
 8002e40:	080032c1 	.word	0x080032c1
 8002e44:	0800336b 	.word	0x0800336b
 8002e48:	0800322d 	.word	0x0800322d
 8002e4c:	40012c00 	.word	0x40012c00
 8002e50:	40014400 	.word	0x40014400
 8002e54:	40014800 	.word	0x40014800
 8002e58:	40000400 	.word	0x40000400
 8002e5c:	00010007 	.word	0x00010007

08002e60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e6c:	2317      	movs	r3, #23
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	2200      	movs	r2, #0
 8002e72:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	223c      	movs	r2, #60	@ 0x3c
 8002e78:	5c9b      	ldrb	r3, [r3, r2]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e0e5      	b.n	800304e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	223c      	movs	r2, #60	@ 0x3c
 8002e86:	2101      	movs	r1, #1
 8002e88:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b14      	cmp	r3, #20
 8002e8e:	d900      	bls.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002e90:	e0d1      	b.n	8003036 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	009a      	lsls	r2, r3, #2
 8002e96:	4b70      	ldr	r3, [pc, #448]	@ (8003058 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002e98:	18d3      	adds	r3, r2, r3
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	0011      	movs	r1, r2
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f000 fb06 	bl	80034b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699a      	ldr	r2, [r3, #24]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2108      	movs	r1, #8
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699a      	ldr	r2, [r3, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2104      	movs	r1, #4
 8002ec8:	438a      	bics	r2, r1
 8002eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6999      	ldr	r1, [r3, #24]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	691a      	ldr	r2, [r3, #16]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	619a      	str	r2, [r3, #24]
      break;
 8002ede:	e0af      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	0011      	movs	r1, r2
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 fb65 	bl	80035b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699a      	ldr	r2, [r3, #24]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2180      	movs	r1, #128	@ 0x80
 8002efa:	0109      	lsls	r1, r1, #4
 8002efc:	430a      	orrs	r2, r1
 8002efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699a      	ldr	r2, [r3, #24]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4954      	ldr	r1, [pc, #336]	@ (800305c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002f0c:	400a      	ands	r2, r1
 8002f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6999      	ldr	r1, [r3, #24]
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	021a      	lsls	r2, r3, #8
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	619a      	str	r2, [r3, #24]
      break;
 8002f24:	e08c      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	0011      	movs	r1, r2
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 fbc0 	bl	80036b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	69da      	ldr	r2, [r3, #28]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2108      	movs	r1, #8
 8002f40:	430a      	orrs	r2, r1
 8002f42:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	69da      	ldr	r2, [r3, #28]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2104      	movs	r1, #4
 8002f50:	438a      	bics	r2, r1
 8002f52:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69d9      	ldr	r1, [r3, #28]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	691a      	ldr	r2, [r3, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	61da      	str	r2, [r3, #28]
      break;
 8002f66:	e06b      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	0011      	movs	r1, r2
 8002f70:	0018      	movs	r0, r3
 8002f72:	f000 fc21 	bl	80037b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	69da      	ldr	r2, [r3, #28]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2180      	movs	r1, #128	@ 0x80
 8002f82:	0109      	lsls	r1, r1, #4
 8002f84:	430a      	orrs	r2, r1
 8002f86:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4932      	ldr	r1, [pc, #200]	@ (800305c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002f94:	400a      	ands	r2, r1
 8002f96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	69d9      	ldr	r1, [r3, #28]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	021a      	lsls	r2, r3, #8
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	61da      	str	r2, [r3, #28]
      break;
 8002fac:	e048      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	0011      	movs	r1, r2
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f000 fc62 	bl	8003880 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2108      	movs	r1, #8
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2104      	movs	r1, #4
 8002fd8:	438a      	bics	r2, r1
 8002fda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	691a      	ldr	r2, [r3, #16]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002fee:	e027      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	0011      	movs	r1, r2
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f000 fc9b 	bl	8003934 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2180      	movs	r1, #128	@ 0x80
 800300a:	0109      	lsls	r1, r1, #4
 800300c:	430a      	orrs	r2, r1
 800300e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4910      	ldr	r1, [pc, #64]	@ (800305c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800301c:	400a      	ands	r2, r1
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	021a      	lsls	r2, r3, #8
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003034:	e004      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003036:	2317      	movs	r3, #23
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	2201      	movs	r2, #1
 800303c:	701a      	strb	r2, [r3, #0]
      break;
 800303e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	223c      	movs	r2, #60	@ 0x3c
 8003044:	2100      	movs	r1, #0
 8003046:	5499      	strb	r1, [r3, r2]

  return status;
 8003048:	2317      	movs	r3, #23
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	781b      	ldrb	r3, [r3, #0]
}
 800304e:	0018      	movs	r0, r3
 8003050:	46bd      	mov	sp, r7
 8003052:	b006      	add	sp, #24
 8003054:	bd80      	pop	{r7, pc}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	08003e48 	.word	0x08003e48
 800305c:	fffffbff 	.word	0xfffffbff

08003060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800306a:	230f      	movs	r3, #15
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	223c      	movs	r2, #60	@ 0x3c
 8003076:	5c9b      	ldrb	r3, [r3, r2]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_TIM_ConfigClockSource+0x20>
 800307c:	2302      	movs	r3, #2
 800307e:	e0bc      	b.n	80031fa <HAL_TIM_ConfigClockSource+0x19a>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	223c      	movs	r2, #60	@ 0x3c
 8003084:	2101      	movs	r1, #1
 8003086:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	223d      	movs	r2, #61	@ 0x3d
 800308c:	2102      	movs	r1, #2
 800308e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	4a5a      	ldr	r2, [pc, #360]	@ (8003204 <HAL_TIM_ConfigClockSource+0x1a4>)
 800309c:	4013      	ands	r3, r2
 800309e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4a59      	ldr	r2, [pc, #356]	@ (8003208 <HAL_TIM_ConfigClockSource+0x1a8>)
 80030a4:	4013      	ands	r3, r2
 80030a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2280      	movs	r2, #128	@ 0x80
 80030b6:	0192      	lsls	r2, r2, #6
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d040      	beq.n	800313e <HAL_TIM_ConfigClockSource+0xde>
 80030bc:	2280      	movs	r2, #128	@ 0x80
 80030be:	0192      	lsls	r2, r2, #6
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d900      	bls.n	80030c6 <HAL_TIM_ConfigClockSource+0x66>
 80030c4:	e088      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030c6:	2280      	movs	r2, #128	@ 0x80
 80030c8:	0152      	lsls	r2, r2, #5
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d100      	bne.n	80030d0 <HAL_TIM_ConfigClockSource+0x70>
 80030ce:	e088      	b.n	80031e2 <HAL_TIM_ConfigClockSource+0x182>
 80030d0:	2280      	movs	r2, #128	@ 0x80
 80030d2:	0152      	lsls	r2, r2, #5
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d900      	bls.n	80030da <HAL_TIM_ConfigClockSource+0x7a>
 80030d8:	e07e      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030da:	2b70      	cmp	r3, #112	@ 0x70
 80030dc:	d018      	beq.n	8003110 <HAL_TIM_ConfigClockSource+0xb0>
 80030de:	d900      	bls.n	80030e2 <HAL_TIM_ConfigClockSource+0x82>
 80030e0:	e07a      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030e2:	2b60      	cmp	r3, #96	@ 0x60
 80030e4:	d04f      	beq.n	8003186 <HAL_TIM_ConfigClockSource+0x126>
 80030e6:	d900      	bls.n	80030ea <HAL_TIM_ConfigClockSource+0x8a>
 80030e8:	e076      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030ea:	2b50      	cmp	r3, #80	@ 0x50
 80030ec:	d03b      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0x106>
 80030ee:	d900      	bls.n	80030f2 <HAL_TIM_ConfigClockSource+0x92>
 80030f0:	e072      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030f2:	2b40      	cmp	r3, #64	@ 0x40
 80030f4:	d057      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x146>
 80030f6:	d900      	bls.n	80030fa <HAL_TIM_ConfigClockSource+0x9a>
 80030f8:	e06e      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 80030fa:	2b30      	cmp	r3, #48	@ 0x30
 80030fc:	d063      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x166>
 80030fe:	d86b      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 8003100:	2b20      	cmp	r3, #32
 8003102:	d060      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x166>
 8003104:	d868      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
 8003106:	2b00      	cmp	r3, #0
 8003108:	d05d      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x166>
 800310a:	2b10      	cmp	r3, #16
 800310c:	d05b      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x166>
 800310e:	e063      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003120:	f000 fce2 	bl	8003ae8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2277      	movs	r2, #119	@ 0x77
 8003130:	4313      	orrs	r3, r2
 8003132:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	609a      	str	r2, [r3, #8]
      break;
 800313c:	e052      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800314e:	f000 fccb 	bl	8003ae8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2180      	movs	r1, #128	@ 0x80
 800315e:	01c9      	lsls	r1, r1, #7
 8003160:	430a      	orrs	r2, r1
 8003162:	609a      	str	r2, [r3, #8]
      break;
 8003164:	e03e      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003172:	001a      	movs	r2, r3
 8003174:	f000 fc3c 	bl	80039f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2150      	movs	r1, #80	@ 0x50
 800317e:	0018      	movs	r0, r3
 8003180:	f000 fc96 	bl	8003ab0 <TIM_ITRx_SetConfig>
      break;
 8003184:	e02e      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003192:	001a      	movs	r2, r3
 8003194:	f000 fc5a 	bl	8003a4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2160      	movs	r1, #96	@ 0x60
 800319e:	0018      	movs	r0, r3
 80031a0:	f000 fc86 	bl	8003ab0 <TIM_ITRx_SetConfig>
      break;
 80031a4:	e01e      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031b2:	001a      	movs	r2, r3
 80031b4:	f000 fc1c 	bl	80039f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2140      	movs	r1, #64	@ 0x40
 80031be:	0018      	movs	r0, r3
 80031c0:	f000 fc76 	bl	8003ab0 <TIM_ITRx_SetConfig>
      break;
 80031c4:	e00e      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	0019      	movs	r1, r3
 80031d0:	0010      	movs	r0, r2
 80031d2:	f000 fc6d 	bl	8003ab0 <TIM_ITRx_SetConfig>
      break;
 80031d6:	e005      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80031d8:	230f      	movs	r3, #15
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	2201      	movs	r2, #1
 80031de:	701a      	strb	r2, [r3, #0]
      break;
 80031e0:	e000      	b.n	80031e4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80031e2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	223d      	movs	r2, #61	@ 0x3d
 80031e8:	2101      	movs	r1, #1
 80031ea:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	223c      	movs	r2, #60	@ 0x3c
 80031f0:	2100      	movs	r1, #0
 80031f2:	5499      	strb	r1, [r3, r2]

  return status;
 80031f4:	230f      	movs	r3, #15
 80031f6:	18fb      	adds	r3, r7, r3
 80031f8:	781b      	ldrb	r3, [r3, #0]
}
 80031fa:	0018      	movs	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	b004      	add	sp, #16
 8003200:	bd80      	pop	{r7, pc}
 8003202:	46c0      	nop			@ (mov r8, r8)
 8003204:	ffceff88 	.word	0xffceff88
 8003208:	ffff00ff 	.word	0xffff00ff

0800320c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003214:	46c0      	nop			@ (mov r8, r8)
 8003216:	46bd      	mov	sp, r7
 8003218:	b002      	add	sp, #8
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003224:	46c0      	nop			@ (mov r8, r8)
 8003226:	46bd      	mov	sp, r7
 8003228:	b002      	add	sp, #8
 800322a:	bd80      	pop	{r7, pc}

0800322c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003238:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	429a      	cmp	r2, r3
 8003242:	d107      	bne.n	8003254 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2201      	movs	r2, #1
 8003248:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	223e      	movs	r2, #62	@ 0x3e
 800324e:	2101      	movs	r1, #1
 8003250:	5499      	strb	r1, [r3, r2]
 8003252:	e02a      	b.n	80032aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	d107      	bne.n	800326e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2202      	movs	r2, #2
 8003262:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	223f      	movs	r2, #63	@ 0x3f
 8003268:	2101      	movs	r1, #1
 800326a:	5499      	strb	r1, [r3, r2]
 800326c:	e01d      	b.n	80032aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	429a      	cmp	r2, r3
 8003276:	d107      	bne.n	8003288 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2204      	movs	r2, #4
 800327c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2240      	movs	r2, #64	@ 0x40
 8003282:	2101      	movs	r1, #1
 8003284:	5499      	strb	r1, [r3, r2]
 8003286:	e010      	b.n	80032aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	429a      	cmp	r2, r3
 8003290:	d107      	bne.n	80032a2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2208      	movs	r2, #8
 8003296:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2241      	movs	r2, #65	@ 0x41
 800329c:	2101      	movs	r1, #1
 800329e:	5499      	strb	r1, [r3, r2]
 80032a0:	e003      	b.n	80032aa <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	223d      	movs	r2, #61	@ 0x3d
 80032a6:	2101      	movs	r1, #1
 80032a8:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	0018      	movs	r0, r3
 80032ae:	f7ff ffb5 	bl	800321c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
}
 80032b8:	46c0      	nop			@ (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b004      	add	sp, #16
 80032be:	bd80      	pop	{r7, pc}

080032c0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d10b      	bne.n	80032f0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d136      	bne.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	223e      	movs	r2, #62	@ 0x3e
 80032ea:	2101      	movs	r1, #1
 80032ec:	5499      	strb	r1, [r3, r2]
 80032ee:	e031      	b.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d10b      	bne.n	8003312 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2202      	movs	r2, #2
 80032fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d125      	bne.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	223f      	movs	r2, #63	@ 0x3f
 800330c:	2101      	movs	r1, #1
 800330e:	5499      	strb	r1, [r3, r2]
 8003310:	e020      	b.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	429a      	cmp	r2, r3
 800331a:	d10b      	bne.n	8003334 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2204      	movs	r2, #4
 8003320:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d114      	bne.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2240      	movs	r2, #64	@ 0x40
 800332e:	2101      	movs	r1, #1
 8003330:	5499      	strb	r1, [r3, r2]
 8003332:	e00f      	b.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	429a      	cmp	r2, r3
 800333c:	d10a      	bne.n	8003354 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2208      	movs	r2, #8
 8003342:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d103      	bne.n	8003354 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2241      	movs	r2, #65	@ 0x41
 8003350:	2101      	movs	r1, #1
 8003352:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	0018      	movs	r0, r3
 8003358:	f7fd f882 	bl	8000460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	771a      	strb	r2, [r3, #28]
}
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	46bd      	mov	sp, r7
 8003366:	b004      	add	sp, #16
 8003368:	bd80      	pop	{r7, pc}

0800336a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b084      	sub	sp, #16
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	429a      	cmp	r2, r3
 8003380:	d103      	bne.n	800338a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	771a      	strb	r2, [r3, #28]
 8003388:	e019      	b.n	80033be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	429a      	cmp	r2, r3
 8003392:	d103      	bne.n	800339c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2202      	movs	r2, #2
 8003398:	771a      	strb	r2, [r3, #28]
 800339a:	e010      	b.n	80033be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d103      	bne.n	80033ae <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2204      	movs	r2, #4
 80033aa:	771a      	strb	r2, [r3, #28]
 80033ac:	e007      	b.n	80033be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d102      	bne.n	80033be <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2208      	movs	r2, #8
 80033bc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7ff ff23 	bl	800320c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	771a      	strb	r2, [r3, #28]
}
 80033cc:	46c0      	nop			@ (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b004      	add	sp, #16
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a2e      	ldr	r2, [pc, #184]	@ (80034a0 <TIM_Base_SetConfig+0xcc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d003      	beq.n	80033f4 <TIM_Base_SetConfig+0x20>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a2d      	ldr	r2, [pc, #180]	@ (80034a4 <TIM_Base_SetConfig+0xd0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d108      	bne.n	8003406 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2270      	movs	r2, #112	@ 0x70
 80033f8:	4393      	bics	r3, r2
 80033fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a25      	ldr	r2, [pc, #148]	@ (80034a0 <TIM_Base_SetConfig+0xcc>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00f      	beq.n	800342e <TIM_Base_SetConfig+0x5a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a24      	ldr	r2, [pc, #144]	@ (80034a4 <TIM_Base_SetConfig+0xd0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00b      	beq.n	800342e <TIM_Base_SetConfig+0x5a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a23      	ldr	r2, [pc, #140]	@ (80034a8 <TIM_Base_SetConfig+0xd4>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d007      	beq.n	800342e <TIM_Base_SetConfig+0x5a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a22      	ldr	r2, [pc, #136]	@ (80034ac <TIM_Base_SetConfig+0xd8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d003      	beq.n	800342e <TIM_Base_SetConfig+0x5a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a21      	ldr	r2, [pc, #132]	@ (80034b0 <TIM_Base_SetConfig+0xdc>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d108      	bne.n	8003440 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4a20      	ldr	r2, [pc, #128]	@ (80034b4 <TIM_Base_SetConfig+0xe0>)
 8003432:	4013      	ands	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2280      	movs	r2, #128	@ 0x80
 8003444:	4393      	bics	r3, r2
 8003446:	001a      	movs	r2, r3
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a0f      	ldr	r2, [pc, #60]	@ (80034a0 <TIM_Base_SetConfig+0xcc>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d007      	beq.n	8003478 <TIM_Base_SetConfig+0xa4>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a10      	ldr	r2, [pc, #64]	@ (80034ac <TIM_Base_SetConfig+0xd8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d003      	beq.n	8003478 <TIM_Base_SetConfig+0xa4>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a0f      	ldr	r2, [pc, #60]	@ (80034b0 <TIM_Base_SetConfig+0xdc>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d103      	bne.n	8003480 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	691a      	ldr	r2, [r3, #16]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2204      	movs	r2, #4
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	601a      	str	r2, [r3, #0]
}
 8003498:	46c0      	nop			@ (mov r8, r8)
 800349a:	46bd      	mov	sp, r7
 800349c:	b004      	add	sp, #16
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40002000 	.word	0x40002000
 80034ac:	40014400 	.word	0x40014400
 80034b0:	40014800 	.word	0x40014800
 80034b4:	fffffcff 	.word	0xfffffcff

080034b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	2201      	movs	r2, #1
 80034ce:	4393      	bics	r3, r2
 80034d0:	001a      	movs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4a2e      	ldr	r2, [pc, #184]	@ (80035a0 <TIM_OC1_SetConfig+0xe8>)
 80034e6:	4013      	ands	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2203      	movs	r2, #3
 80034ee:	4393      	bics	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2202      	movs	r2, #2
 8003500:	4393      	bics	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a24      	ldr	r2, [pc, #144]	@ (80035a4 <TIM_OC1_SetConfig+0xec>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d007      	beq.n	8003526 <TIM_OC1_SetConfig+0x6e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a23      	ldr	r2, [pc, #140]	@ (80035a8 <TIM_OC1_SetConfig+0xf0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d003      	beq.n	8003526 <TIM_OC1_SetConfig+0x6e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a22      	ldr	r2, [pc, #136]	@ (80035ac <TIM_OC1_SetConfig+0xf4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d10c      	bne.n	8003540 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2208      	movs	r2, #8
 800352a:	4393      	bics	r3, r2
 800352c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	4313      	orrs	r3, r2
 8003536:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2204      	movs	r2, #4
 800353c:	4393      	bics	r3, r2
 800353e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a18      	ldr	r2, [pc, #96]	@ (80035a4 <TIM_OC1_SetConfig+0xec>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d007      	beq.n	8003558 <TIM_OC1_SetConfig+0xa0>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a17      	ldr	r2, [pc, #92]	@ (80035a8 <TIM_OC1_SetConfig+0xf0>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d003      	beq.n	8003558 <TIM_OC1_SetConfig+0xa0>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a16      	ldr	r2, [pc, #88]	@ (80035ac <TIM_OC1_SetConfig+0xf4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d111      	bne.n	800357c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	4a15      	ldr	r2, [pc, #84]	@ (80035b0 <TIM_OC1_SetConfig+0xf8>)
 800355c:	4013      	ands	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4a14      	ldr	r2, [pc, #80]	@ (80035b4 <TIM_OC1_SetConfig+0xfc>)
 8003564:	4013      	ands	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4313      	orrs	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	621a      	str	r2, [r3, #32]
}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b006      	add	sp, #24
 800359c:	bd80      	pop	{r7, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	fffeff8f 	.word	0xfffeff8f
 80035a4:	40012c00 	.word	0x40012c00
 80035a8:	40014400 	.word	0x40014400
 80035ac:	40014800 	.word	0x40014800
 80035b0:	fffffeff 	.word	0xfffffeff
 80035b4:	fffffdff 	.word	0xfffffdff

080035b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	2210      	movs	r2, #16
 80035ce:	4393      	bics	r3, r2
 80035d0:	001a      	movs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003698 <TIM_OC2_SetConfig+0xe0>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4a2b      	ldr	r2, [pc, #172]	@ (800369c <TIM_OC2_SetConfig+0xe4>)
 80035ee:	4013      	ands	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	021b      	lsls	r3, r3, #8
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2220      	movs	r2, #32
 8003602:	4393      	bics	r3, r2
 8003604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	4313      	orrs	r3, r2
 8003610:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a22      	ldr	r2, [pc, #136]	@ (80036a0 <TIM_OC2_SetConfig+0xe8>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d10d      	bne.n	8003636 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2280      	movs	r2, #128	@ 0x80
 800361e:	4393      	bics	r3, r2
 8003620:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	4313      	orrs	r3, r2
 800362c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2240      	movs	r2, #64	@ 0x40
 8003632:	4393      	bics	r3, r2
 8003634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a19      	ldr	r2, [pc, #100]	@ (80036a0 <TIM_OC2_SetConfig+0xe8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d007      	beq.n	800364e <TIM_OC2_SetConfig+0x96>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a18      	ldr	r2, [pc, #96]	@ (80036a4 <TIM_OC2_SetConfig+0xec>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <TIM_OC2_SetConfig+0x96>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a17      	ldr	r2, [pc, #92]	@ (80036a8 <TIM_OC2_SetConfig+0xf0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d113      	bne.n	8003676 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	4a16      	ldr	r2, [pc, #88]	@ (80036ac <TIM_OC2_SetConfig+0xf4>)
 8003652:	4013      	ands	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4a15      	ldr	r2, [pc, #84]	@ (80036b0 <TIM_OC2_SetConfig+0xf8>)
 800365a:	4013      	ands	r3, r2
 800365c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4313      	orrs	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	621a      	str	r2, [r3, #32]
}
 8003690:	46c0      	nop			@ (mov r8, r8)
 8003692:	46bd      	mov	sp, r7
 8003694:	b006      	add	sp, #24
 8003696:	bd80      	pop	{r7, pc}
 8003698:	feff8fff 	.word	0xfeff8fff
 800369c:	fffffcff 	.word	0xfffffcff
 80036a0:	40012c00 	.word	0x40012c00
 80036a4:	40014400 	.word	0x40014400
 80036a8:	40014800 	.word	0x40014800
 80036ac:	fffffbff 	.word	0xfffffbff
 80036b0:	fffff7ff 	.word	0xfffff7ff

080036b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	4a31      	ldr	r2, [pc, #196]	@ (8003790 <TIM_OC3_SetConfig+0xdc>)
 80036ca:	401a      	ands	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4a2d      	ldr	r2, [pc, #180]	@ (8003794 <TIM_OC3_SetConfig+0xe0>)
 80036e0:	4013      	ands	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2203      	movs	r2, #3
 80036e8:	4393      	bics	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	4a27      	ldr	r2, [pc, #156]	@ (8003798 <TIM_OC3_SetConfig+0xe4>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a23      	ldr	r2, [pc, #140]	@ (800379c <TIM_OC3_SetConfig+0xe8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10d      	bne.n	800372e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	4a22      	ldr	r2, [pc, #136]	@ (80037a0 <TIM_OC3_SetConfig+0xec>)
 8003716:	4013      	ands	r3, r2
 8003718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	4a1e      	ldr	r2, [pc, #120]	@ (80037a4 <TIM_OC3_SetConfig+0xf0>)
 800372a:	4013      	ands	r3, r2
 800372c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a1a      	ldr	r2, [pc, #104]	@ (800379c <TIM_OC3_SetConfig+0xe8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d007      	beq.n	8003746 <TIM_OC3_SetConfig+0x92>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a1b      	ldr	r2, [pc, #108]	@ (80037a8 <TIM_OC3_SetConfig+0xf4>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d003      	beq.n	8003746 <TIM_OC3_SetConfig+0x92>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a1a      	ldr	r2, [pc, #104]	@ (80037ac <TIM_OC3_SetConfig+0xf8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d113      	bne.n	800376e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4a19      	ldr	r2, [pc, #100]	@ (80037b0 <TIM_OC3_SetConfig+0xfc>)
 800374a:	4013      	ands	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	4a18      	ldr	r2, [pc, #96]	@ (80037b4 <TIM_OC3_SetConfig+0x100>)
 8003752:	4013      	ands	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	621a      	str	r2, [r3, #32]
}
 8003788:	46c0      	nop			@ (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	b006      	add	sp, #24
 800378e:	bd80      	pop	{r7, pc}
 8003790:	fffffeff 	.word	0xfffffeff
 8003794:	fffeff8f 	.word	0xfffeff8f
 8003798:	fffffdff 	.word	0xfffffdff
 800379c:	40012c00 	.word	0x40012c00
 80037a0:	fffff7ff 	.word	0xfffff7ff
 80037a4:	fffffbff 	.word	0xfffffbff
 80037a8:	40014400 	.word	0x40014400
 80037ac:	40014800 	.word	0x40014800
 80037b0:	ffffefff 	.word	0xffffefff
 80037b4:	ffffdfff 	.word	0xffffdfff

080037b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	4a24      	ldr	r2, [pc, #144]	@ (8003860 <TIM_OC4_SetConfig+0xa8>)
 80037ce:	401a      	ands	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4a20      	ldr	r2, [pc, #128]	@ (8003864 <TIM_OC4_SetConfig+0xac>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003868 <TIM_OC4_SetConfig+0xb0>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	4a1b      	ldr	r2, [pc, #108]	@ (800386c <TIM_OC4_SetConfig+0xb4>)
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	031b      	lsls	r3, r3, #12
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a17      	ldr	r2, [pc, #92]	@ (8003870 <TIM_OC4_SetConfig+0xb8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d007      	beq.n	8003828 <TIM_OC4_SetConfig+0x70>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a16      	ldr	r2, [pc, #88]	@ (8003874 <TIM_OC4_SetConfig+0xbc>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d003      	beq.n	8003828 <TIM_OC4_SetConfig+0x70>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a15      	ldr	r2, [pc, #84]	@ (8003878 <TIM_OC4_SetConfig+0xc0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d109      	bne.n	800383c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	4a14      	ldr	r2, [pc, #80]	@ (800387c <TIM_OC4_SetConfig+0xc4>)
 800382c:	4013      	ands	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	019b      	lsls	r3, r3, #6
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	621a      	str	r2, [r3, #32]
}
 8003856:	46c0      	nop			@ (mov r8, r8)
 8003858:	46bd      	mov	sp, r7
 800385a:	b006      	add	sp, #24
 800385c:	bd80      	pop	{r7, pc}
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	ffffefff 	.word	0xffffefff
 8003864:	feff8fff 	.word	0xfeff8fff
 8003868:	fffffcff 	.word	0xfffffcff
 800386c:	ffffdfff 	.word	0xffffdfff
 8003870:	40012c00 	.word	0x40012c00
 8003874:	40014400 	.word	0x40014400
 8003878:	40014800 	.word	0x40014800
 800387c:	ffffbfff 	.word	0xffffbfff

08003880 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4a21      	ldr	r2, [pc, #132]	@ (800391c <TIM_OC5_SetConfig+0x9c>)
 8003896:	401a      	ands	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003920 <TIM_OC5_SetConfig+0xa0>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <TIM_OC5_SetConfig+0xa4>)
 80038be:	4013      	ands	r3, r2
 80038c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a15      	ldr	r2, [pc, #84]	@ (8003928 <TIM_OC5_SetConfig+0xa8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d007      	beq.n	80038e6 <TIM_OC5_SetConfig+0x66>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a14      	ldr	r2, [pc, #80]	@ (800392c <TIM_OC5_SetConfig+0xac>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d003      	beq.n	80038e6 <TIM_OC5_SetConfig+0x66>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a13      	ldr	r2, [pc, #76]	@ (8003930 <TIM_OC5_SetConfig+0xb0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d109      	bne.n	80038fa <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	4a0c      	ldr	r2, [pc, #48]	@ (800391c <TIM_OC5_SetConfig+0x9c>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	021b      	lsls	r3, r3, #8
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	621a      	str	r2, [r3, #32]
}
 8003914:	46c0      	nop			@ (mov r8, r8)
 8003916:	46bd      	mov	sp, r7
 8003918:	b006      	add	sp, #24
 800391a:	bd80      	pop	{r7, pc}
 800391c:	fffeffff 	.word	0xfffeffff
 8003920:	fffeff8f 	.word	0xfffeff8f
 8003924:	fffdffff 	.word	0xfffdffff
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40014400 	.word	0x40014400
 8003930:	40014800 	.word	0x40014800

08003934 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	4a22      	ldr	r2, [pc, #136]	@ (80039d4 <TIM_OC6_SetConfig+0xa0>)
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	4a1e      	ldr	r2, [pc, #120]	@ (80039d8 <TIM_OC6_SetConfig+0xa4>)
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	021b      	lsls	r3, r3, #8
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4313      	orrs	r3, r2
 800396e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4a1a      	ldr	r2, [pc, #104]	@ (80039dc <TIM_OC6_SetConfig+0xa8>)
 8003974:	4013      	ands	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	051b      	lsls	r3, r3, #20
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a16      	ldr	r2, [pc, #88]	@ (80039e0 <TIM_OC6_SetConfig+0xac>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d007      	beq.n	800399c <TIM_OC6_SetConfig+0x68>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a15      	ldr	r2, [pc, #84]	@ (80039e4 <TIM_OC6_SetConfig+0xb0>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d003      	beq.n	800399c <TIM_OC6_SetConfig+0x68>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a14      	ldr	r2, [pc, #80]	@ (80039e8 <TIM_OC6_SetConfig+0xb4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d109      	bne.n	80039b0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	4a13      	ldr	r2, [pc, #76]	@ (80039ec <TIM_OC6_SetConfig+0xb8>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	029b      	lsls	r3, r3, #10
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	621a      	str	r2, [r3, #32]
}
 80039ca:	46c0      	nop			@ (mov r8, r8)
 80039cc:	46bd      	mov	sp, r7
 80039ce:	b006      	add	sp, #24
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	ffefffff 	.word	0xffefffff
 80039d8:	feff8fff 	.word	0xfeff8fff
 80039dc:	ffdfffff 	.word	0xffdfffff
 80039e0:	40012c00 	.word	0x40012c00
 80039e4:	40014400 	.word	0x40014400
 80039e8:	40014800 	.word	0x40014800
 80039ec:	fffbffff 	.word	0xfffbffff

080039f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	2201      	movs	r2, #1
 8003a08:	4393      	bics	r3, r2
 8003a0a:	001a      	movs	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	22f0      	movs	r2, #240	@ 0xf0
 8003a1a:	4393      	bics	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	220a      	movs	r2, #10
 8003a2c:	4393      	bics	r3, r2
 8003a2e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	621a      	str	r2, [r3, #32]
}
 8003a44:	46c0      	nop			@ (mov r8, r8)
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b006      	add	sp, #24
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	2210      	movs	r2, #16
 8003a64:	4393      	bics	r3, r2
 8003a66:	001a      	movs	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	4a0d      	ldr	r2, [pc, #52]	@ (8003aac <TIM_TI2_ConfigInputStage+0x60>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	031b      	lsls	r3, r3, #12
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	22a0      	movs	r2, #160	@ 0xa0
 8003a88:	4393      	bics	r3, r2
 8003a8a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	621a      	str	r2, [r3, #32]
}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	b006      	add	sp, #24
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	46c0      	nop			@ (mov r8, r8)
 8003aac:	ffff0fff 	.word	0xffff0fff

08003ab0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4a08      	ldr	r2, [pc, #32]	@ (8003ae4 <TIM_ITRx_SetConfig+0x34>)
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	2207      	movs	r2, #7
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	609a      	str	r2, [r3, #8]
}
 8003ada:	46c0      	nop			@ (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b004      	add	sp, #16
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	ffcfff8f 	.word	0xffcfff8f

08003ae8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	4a09      	ldr	r2, [pc, #36]	@ (8003b24 <TIM_ETR_SetConfig+0x3c>)
 8003b00:	4013      	ands	r3, r2
 8003b02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	021a      	lsls	r2, r3, #8
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	609a      	str	r2, [r3, #8]
}
 8003b1c:	46c0      	nop			@ (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b006      	add	sp, #24
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	ffff00ff 	.word	0xffff00ff

08003b28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	221f      	movs	r2, #31
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	0013      	movs	r3, r2
 8003b40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	43d2      	mvns	r2, r2
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a1a      	ldr	r2, [r3, #32]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	211f      	movs	r1, #31
 8003b58:	400b      	ands	r3, r1
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4099      	lsls	r1, r3
 8003b5e:	000b      	movs	r3, r1
 8003b60:	431a      	orrs	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	621a      	str	r2, [r3, #32]
}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	b006      	add	sp, #24
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	223c      	movs	r2, #60	@ 0x3c
 8003b7e:	5c9b      	ldrb	r3, [r3, r2]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d101      	bne.n	8003b88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b84:	2302      	movs	r3, #2
 8003b86:	e04a      	b.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	223c      	movs	r2, #60	@ 0x3c
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	223d      	movs	r2, #61	@ 0x3d
 8003b94:	2102      	movs	r1, #2
 8003b96:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a1e      	ldr	r2, [pc, #120]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d108      	bne.n	8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2270      	movs	r2, #112	@ 0x70
 8003bc8:	4393      	bics	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a11      	ldr	r2, [pc, #68]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d004      	beq.n	8003bf2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a10      	ldr	r2, [pc, #64]	@ (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d10c      	bne.n	8003c0c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2280      	movs	r2, #128	@ 0x80
 8003bf6:	4393      	bics	r3, r2
 8003bf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	223d      	movs	r2, #61	@ 0x3d
 8003c10:	2101      	movs	r1, #1
 8003c12:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	223c      	movs	r2, #60	@ 0x3c
 8003c18:	2100      	movs	r1, #0
 8003c1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	0018      	movs	r0, r3
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b004      	add	sp, #16
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	ff0fffff 	.word	0xff0fffff
 8003c30:	40000400 	.word	0x40000400

08003c34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	223c      	movs	r2, #60	@ 0x3c
 8003c46:	5c9b      	ldrb	r3, [r3, r2]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e06f      	b.n	8003d30 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	223c      	movs	r2, #60	@ 0x3c
 8003c54:	2101      	movs	r1, #1
 8003c56:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	22ff      	movs	r2, #255	@ 0xff
 8003c5c:	4393      	bics	r3, r2
 8003c5e:	001a      	movs	r2, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4a33      	ldr	r2, [pc, #204]	@ (8003d38 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003c6c:	401a      	ands	r2, r3
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	4a30      	ldr	r2, [pc, #192]	@ (8003d3c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003c7a:	401a      	ands	r2, r3
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a2e      	ldr	r2, [pc, #184]	@ (8003d40 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003c88:	401a      	ands	r2, r3
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a2b      	ldr	r2, [pc, #172]	@ (8003d44 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003c96:	401a      	ands	r2, r3
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4a29      	ldr	r2, [pc, #164]	@ (8003d48 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003ca4:	401a      	ands	r2, r3
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4a26      	ldr	r2, [pc, #152]	@ (8003d4c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	4a24      	ldr	r2, [pc, #144]	@ (8003d50 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003cc0:	401a      	ands	r2, r3
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	041b      	lsls	r3, r3, #16
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4a21      	ldr	r2, [pc, #132]	@ (8003d54 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003cd0:	401a      	ands	r2, r3
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a1e      	ldr	r2, [pc, #120]	@ (8003d58 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d11c      	bne.n	8003d1e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8003d5c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003ce8:	401a      	ands	r2, r3
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cee:	051b      	lsls	r3, r3, #20
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a1a      	ldr	r2, [pc, #104]	@ (8003d60 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003cf8:	401a      	ands	r2, r3
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4a17      	ldr	r2, [pc, #92]	@ (8003d64 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003d06:	401a      	ands	r2, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4a15      	ldr	r2, [pc, #84]	@ (8003d68 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003d14:	401a      	ands	r2, r3
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	223c      	movs	r2, #60	@ 0x3c
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	0018      	movs	r0, r3
 8003d32:	46bd      	mov	sp, r7
 8003d34:	b004      	add	sp, #16
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	fffffcff 	.word	0xfffffcff
 8003d3c:	fffffbff 	.word	0xfffffbff
 8003d40:	fffff7ff 	.word	0xfffff7ff
 8003d44:	ffffefff 	.word	0xffffefff
 8003d48:	ffffdfff 	.word	0xffffdfff
 8003d4c:	ffffbfff 	.word	0xffffbfff
 8003d50:	fff0ffff 	.word	0xfff0ffff
 8003d54:	efffffff 	.word	0xefffffff
 8003d58:	40012c00 	.word	0x40012c00
 8003d5c:	ff0fffff 	.word	0xff0fffff
 8003d60:	feffffff 	.word	0xfeffffff
 8003d64:	fdffffff 	.word	0xfdffffff
 8003d68:	dfffffff 	.word	0xdfffffff

08003d6c <memset>:
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	1882      	adds	r2, r0, r2
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d100      	bne.n	8003d76 <memset+0xa>
 8003d74:	4770      	bx	lr
 8003d76:	7019      	strb	r1, [r3, #0]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	e7f9      	b.n	8003d70 <memset+0x4>

08003d7c <__libc_init_array>:
 8003d7c:	b570      	push	{r4, r5, r6, lr}
 8003d7e:	2600      	movs	r6, #0
 8003d80:	4c0c      	ldr	r4, [pc, #48]	@ (8003db4 <__libc_init_array+0x38>)
 8003d82:	4d0d      	ldr	r5, [pc, #52]	@ (8003db8 <__libc_init_array+0x3c>)
 8003d84:	1b64      	subs	r4, r4, r5
 8003d86:	10a4      	asrs	r4, r4, #2
 8003d88:	42a6      	cmp	r6, r4
 8003d8a:	d109      	bne.n	8003da0 <__libc_init_array+0x24>
 8003d8c:	2600      	movs	r6, #0
 8003d8e:	f000 f823 	bl	8003dd8 <_init>
 8003d92:	4c0a      	ldr	r4, [pc, #40]	@ (8003dbc <__libc_init_array+0x40>)
 8003d94:	4d0a      	ldr	r5, [pc, #40]	@ (8003dc0 <__libc_init_array+0x44>)
 8003d96:	1b64      	subs	r4, r4, r5
 8003d98:	10a4      	asrs	r4, r4, #2
 8003d9a:	42a6      	cmp	r6, r4
 8003d9c:	d105      	bne.n	8003daa <__libc_init_array+0x2e>
 8003d9e:	bd70      	pop	{r4, r5, r6, pc}
 8003da0:	00b3      	lsls	r3, r6, #2
 8003da2:	58eb      	ldr	r3, [r5, r3]
 8003da4:	4798      	blx	r3
 8003da6:	3601      	adds	r6, #1
 8003da8:	e7ee      	b.n	8003d88 <__libc_init_array+0xc>
 8003daa:	00b3      	lsls	r3, r6, #2
 8003dac:	58eb      	ldr	r3, [r5, r3]
 8003dae:	4798      	blx	r3
 8003db0:	3601      	adds	r6, #1
 8003db2:	e7f2      	b.n	8003d9a <__libc_init_array+0x1e>
 8003db4:	08003e9c 	.word	0x08003e9c
 8003db8:	08003e9c 	.word	0x08003e9c
 8003dbc:	08003ea0 	.word	0x08003ea0
 8003dc0:	08003e9c 	.word	0x08003e9c

08003dc4 <memcpy>:
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d100      	bne.n	8003dce <memcpy+0xa>
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	5ccc      	ldrb	r4, [r1, r3]
 8003dd0:	54c4      	strb	r4, [r0, r3]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	e7f8      	b.n	8003dc8 <memcpy+0x4>
	...

08003dd8 <_init>:
 8003dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dde:	bc08      	pop	{r3}
 8003de0:	469e      	mov	lr, r3
 8003de2:	4770      	bx	lr

08003de4 <_fini>:
 8003de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003de6:	46c0      	nop			@ (mov r8, r8)
 8003de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dea:	bc08      	pop	{r3}
 8003dec:	469e      	mov	lr, r3
 8003dee:	4770      	bx	lr
