aurora_8b10b_0_reset_logic.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v,
aurora_8b10b_0_core.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v,
aurora_8b10b_0_axi_to_ll.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v,
aurora_8b10b_0_chbond_count_dec_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_chbond_count_dec_4byte.v,
aurora_8b10b_0_hotplug.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v,
aurora_8b10b_0_left_align_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_left_align_control.v,
aurora_8b10b_0_left_align_mux.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_left_align_mux.v,
aurora_8b10b_0_ll_to_axi.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v,
aurora_8b10b_0_output_mux.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_output_mux.v,
aurora_8b10b_0_output_switch_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_output_switch_control.v,
aurora_8b10b_0_rx_aurora_lane_simplex_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_aurora_lane_simplex_4byte.v,
aurora_8b10b_0_rx_channel_err_detect_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_channel_err_detect_simplex.v,
aurora_8b10b_0_rx_channel_init_sm_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_channel_init_sm_simplex.v,
aurora_8b10b_0_rx_err_detect_simplex_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_err_detect_simplex_4byte.v,
aurora_8b10b_0_rx_global_logic_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_global_logic_simplex.v,
aurora_8b10b_0_rx_lane_init_sm_simplex_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte.v,
aurora_8b10b_0_rx_ll.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll.v,
aurora_8b10b_0_rx_ll_deframer.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_deframer.v,
aurora_8b10b_0_rx_ll_pdu_datapath.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_pdu_datapath.v,
aurora_8b10b_0_sideband_output.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sideband_output.v,
aurora_8b10b_0_storage_ce_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_ce_control.v,
aurora_8b10b_0_storage_count_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_count_control.v,
aurora_8b10b_0_storage_mux.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_mux.v,
aurora_8b10b_0_storage_switch_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_switch_control.v,
aurora_8b10b_0_sym_dec_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_dec_4byte.v,
aurora_8b10b_0_cdc_sync.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v,
aurora_8b10b_0_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v,
aurora_8b10b_0_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v,
aurora_8b10b_0_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v,
aurora_8b10b_0_multi_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v,
aurora_8b10b_0_transceiver_wrapper.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v,
aurora_8b10b_0_valid_data_counter.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_valid_data_counter.v,
aurora_8b10b_0.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
